{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553903977016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553903977019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:59:36 2019 " "Processing started: Fri Mar 29 19:59:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553903977019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903977019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903977019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1553903977634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985854 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "missile_l_sprite_control.v(131) " "Verilog HDL information at missile_l_sprite_control.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553903985861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "missile_l_sprite_control.v 1 1 " "Found 1 design units, including 1 entities, in source file missile_l_sprite_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 missile_l_sprite_control " "Found entity 1: missile_l_sprite_control" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "missile_r_sprite_control.v(131) " "Verilog HDL information at missile_r_sprite_control.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553903985869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "missile_r_sprite_control.v 1 1 " "Found 1 design units, including 1 entities, in source file missile_r_sprite_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 missile_r_sprite_control " "Found entity 1: missile_r_sprite_control" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rand8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rand8bit " "Found entity 1: rand8bit" {  } { { "rand8bit.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/rand8bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd.v 1 1 " "Found 1 design units, including 1 entities, in source file rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd " "Found entity 1: rd" {  } { { "rd.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "start_sprite_control.v(83) " "Verilog HDL information at start_sprite_control.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553903985897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_sprite_control.v 1 1 " "Found 1 design units, including 1 entities, in source file start_sprite_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_sprite_control " "Found entity 1: start_sprite_control" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.v(360) " "Verilog HDL information at fsm.v(360): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/fsm.v" 360 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553903985914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985915 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "balloon_sprite_control.v(323) " "Verilog HDL information at balloon_sprite_control.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553903985921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "balloon_sprite_control.v 1 1 " "Found 1 design units, including 1 entities, in source file balloon_sprite_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 balloon_sprite_control " "Found entity 1: balloon_sprite_control" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985922 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "balloon_i_sprite_control.v(323) " "Verilog HDL information at balloon_i_sprite_control.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553903985927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "balloon_i_sprite_control.v 1 1 " "Found 1 design units, including 1 entities, in source file balloon_i_sprite_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 balloon_i_sprite_control " "Found entity 1: balloon_i_sprite_control" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903985928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903985928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553903986014 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "blow_toggle sprite_translator.v(25) " "Verilog HDL warning at sprite_translator.v(25): initial value for variable blow_toggle should be constant" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1553903986015 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blow sprite_translator.v(32) " "Verilog HDL Always Construct warning at sprite_translator.v(32): inferring latch(es) for variable \"blow\", which holds its previous value in one or more paths through the always construct" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blow sprite_translator.v(32) " "Inferred latch for \"blow\" at sprite_translator.v(32)" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986019 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd rd:RateDivider " "Elaborating entity \"rd\" for hierarchy \"rd:RateDivider\"" {  } { { "sprite_translator.v" "RateDivider" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM\"" {  } { { "sprite_translator.v" "FSM" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "velocity fsm.v(34) " "Verilog HDL or VHDL warning at fsm.v(34): object \"velocity\" assigned a value but never read" {  } { { "fsm.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/fsm.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553903986052 "|project|fsm:FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.v(166) " "Verilog HDL Case Statement information at fsm.v(166): all case item expressions in this case statement are onehot" {  } { { "fsm.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/fsm.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553903986053 "|project|fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "sprite_translator.v" "VGA" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986122 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553903986122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63g1 " "Found entity 1: altsyncram_63g1" {  } { { "db/altsyncram_63g1.tdf" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/altsyncram_63g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903986168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_63g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated " "Elaborating entity \"altsyncram_63g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903986206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_63g1.tdf" "decode2" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/altsyncram_63g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903986245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_63g1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/altsyncram_63g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553903986283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_63g1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_63g1.tdf" "mux3" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/db/altsyncram_63g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553903986318 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553903986318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "balloon_sprite_control balloon_sprite_control:player " "Elaborating entity \"balloon_sprite_control\" for hierarchy \"balloon_sprite_control:player\"" {  } { { "sprite_translator.v" "player" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986323 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posy balloon_sprite_control.v(323) " "Verilog HDL Always Construct warning at balloon_sprite_control.v(323): inferring latch(es) for variable \"posy\", which holds its previous value in one or more paths through the always construct" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posx balloon_sprite_control.v(323) " "Verilog HDL Always Construct warning at balloon_sprite_control.v(323): inferring latch(es) for variable \"posx\", which holds its previous value in one or more paths through the always construct" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 balloon_sprite_control.v(21) " "Net \"sprite.data_a\" at balloon_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 balloon_sprite_control.v(21) " "Net \"sprite.waddr_a\" at balloon_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 balloon_sprite_control.v(21) " "Net \"sprite.we_a\" at balloon_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[0\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[0\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[1\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[1\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[2\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[2\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[3\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[3\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[4\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[4\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[5\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[5\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[6\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[6\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[7\] balloon_sprite_control.v(323) " "Inferred latch for \"posx\[7\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[0\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[0\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[1\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[1\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[2\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[2\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[3\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[3\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[4\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[4\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[5\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[5\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[6\] balloon_sprite_control.v(323) " "Inferred latch for \"posy\[6\]\" at balloon_sprite_control.v(323)" {  } { { "balloon_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986326 "|project|balloon_sprite_control:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "balloon_i_sprite_control balloon_i_sprite_control:d_player " "Elaborating entity \"balloon_i_sprite_control\" for hierarchy \"balloon_i_sprite_control:d_player\"" {  } { { "sprite_translator.v" "d_player" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986328 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posy balloon_i_sprite_control.v(323) " "Verilog HDL Always Construct warning at balloon_i_sprite_control.v(323): inferring latch(es) for variable \"posy\", which holds its previous value in one or more paths through the always construct" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986330 "|project|balloon_i_sprite_control:d_player"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posx balloon_i_sprite_control.v(323) " "Verilog HDL Always Construct warning at balloon_i_sprite_control.v(323): inferring latch(es) for variable \"posx\", which holds its previous value in one or more paths through the always construct" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986330 "|project|balloon_i_sprite_control:d_player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 balloon_i_sprite_control.v(21) " "Net \"sprite.data_a\" at balloon_i_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986330 "|project|balloon_i_sprite_control:d_player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 balloon_i_sprite_control.v(21) " "Net \"sprite.waddr_a\" at balloon_i_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986330 "|project|balloon_i_sprite_control:d_player"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 balloon_i_sprite_control.v(21) " "Net \"sprite.we_a\" at balloon_i_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[0\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[0\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[1\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[1\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[2\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[2\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[3\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[3\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[4\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[4\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[5\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[5\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[6\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[6\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[7\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posx\[7\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[0\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[0\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[1\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[1\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[2\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[2\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[3\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[3\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[4\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[4\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[5\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[5\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[6\] balloon_i_sprite_control.v(323) " "Inferred latch for \"posy\[6\]\" at balloon_i_sprite_control.v(323)" {  } { { "balloon_i_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/balloon_i_sprite_control.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986331 "|project|balloon_i_sprite_control:d_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "missile_r_sprite_control missile_r_sprite_control:m1 " "Elaborating entity \"missile_r_sprite_control\" for hierarchy \"missile_r_sprite_control:m1\"" {  } { { "sprite_translator.v" "m1" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986332 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posy missile_r_sprite_control.v(131) " "Verilog HDL Always Construct warning at missile_r_sprite_control.v(131): inferring latch(es) for variable \"posy\", which holds its previous value in one or more paths through the always construct" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posx missile_r_sprite_control.v(131) " "Verilog HDL Always Construct warning at missile_r_sprite_control.v(131): inferring latch(es) for variable \"posx\", which holds its previous value in one or more paths through the always construct" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 missile_r_sprite_control.v(21) " "Net \"sprite.data_a\" at missile_r_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 missile_r_sprite_control.v(21) " "Net \"sprite.waddr_a\" at missile_r_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 missile_r_sprite_control.v(21) " "Net \"sprite.we_a\" at missile_r_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[0\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[0\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[1\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[1\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[2\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[2\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[3\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[3\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[4\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[4\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[5\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[5\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[6\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[6\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[7\] missile_r_sprite_control.v(131) " "Inferred latch for \"posx\[7\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[0\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[0\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[1\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[1\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[2\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[2\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[3\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[3\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[4\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[4\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[5\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[5\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[6\] missile_r_sprite_control.v(131) " "Inferred latch for \"posy\[6\]\" at missile_r_sprite_control.v(131)" {  } { { "missile_r_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986335 "|project|missile_r_sprite_control:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "missile_l_sprite_control missile_l_sprite_control:m2 " "Elaborating entity \"missile_l_sprite_control\" for hierarchy \"missile_l_sprite_control:m2\"" {  } { { "sprite_translator.v" "m2" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986337 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posy missile_l_sprite_control.v(131) " "Verilog HDL Always Construct warning at missile_l_sprite_control.v(131): inferring latch(es) for variable \"posy\", which holds its previous value in one or more paths through the always construct" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posx missile_l_sprite_control.v(131) " "Verilog HDL Always Construct warning at missile_l_sprite_control.v(131): inferring latch(es) for variable \"posx\", which holds its previous value in one or more paths through the always construct" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 missile_l_sprite_control.v(21) " "Net \"sprite.data_a\" at missile_l_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 missile_l_sprite_control.v(21) " "Net \"sprite.waddr_a\" at missile_l_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 missile_l_sprite_control.v(21) " "Net \"sprite.we_a\" at missile_l_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[0\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[0\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[1\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[1\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[2\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[2\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[3\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[3\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[4\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[4\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[5\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[5\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[6\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[6\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[7\] missile_l_sprite_control.v(131) " "Inferred latch for \"posx\[7\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[0\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[0\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[1\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[1\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[2\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[2\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[3\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[3\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[4\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[4\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[5\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[5\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[6\] missile_l_sprite_control.v(131) " "Inferred latch for \"posy\[6\]\" at missile_l_sprite_control.v(131)" {  } { { "missile_l_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986339 "|project|missile_l_sprite_control:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_sprite_control start_sprite_control:s " "Elaborating entity \"start_sprite_control\" for hierarchy \"start_sprite_control:s\"" {  } { { "sprite_translator.v" "s" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986341 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posy start_sprite_control.v(83) " "Verilog HDL Always Construct warning at start_sprite_control.v(83): inferring latch(es) for variable \"posy\", which holds its previous value in one or more paths through the always construct" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posx start_sprite_control.v(83) " "Verilog HDL Always Construct warning at start_sprite_control.v(83): inferring latch(es) for variable \"posx\", which holds its previous value in one or more paths through the always construct" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 start_sprite_control.v(21) " "Net \"sprite.data_a\" at start_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 start_sprite_control.v(21) " "Net \"sprite.waddr_a\" at start_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 start_sprite_control.v(21) " "Net \"sprite.we_a\" at start_sprite_control.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[0\] start_sprite_control.v(83) " "Inferred latch for \"posx\[0\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[1\] start_sprite_control.v(83) " "Inferred latch for \"posx\[1\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[2\] start_sprite_control.v(83) " "Inferred latch for \"posx\[2\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[3\] start_sprite_control.v(83) " "Inferred latch for \"posx\[3\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[4\] start_sprite_control.v(83) " "Inferred latch for \"posx\[4\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[5\] start_sprite_control.v(83) " "Inferred latch for \"posx\[5\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[6\] start_sprite_control.v(83) " "Inferred latch for \"posx\[6\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posx\[7\] start_sprite_control.v(83) " "Inferred latch for \"posx\[7\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[0\] start_sprite_control.v(83) " "Inferred latch for \"posy\[0\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[1\] start_sprite_control.v(83) " "Inferred latch for \"posy\[1\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[2\] start_sprite_control.v(83) " "Inferred latch for \"posy\[2\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[3\] start_sprite_control.v(83) " "Inferred latch for \"posy\[3\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[4\] start_sprite_control.v(83) " "Inferred latch for \"posy\[4\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[5\] start_sprite_control.v(83) " "Inferred latch for \"posy\[5\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posy\[6\] start_sprite_control.v(83) " "Inferred latch for \"posy\[6\]\" at start_sprite_control.v(83)" {  } { { "start_sprite_control.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903986343 "|project|start_sprite_control:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:h0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:h0\"" {  } { { "sprite_translator.v" "h0" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903986345 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "start_sprite_control:s\|sprite " "RAM logic \"start_sprite_control:s\|sprite\" is uninferred due to inappropriate RAM size" {  } { { "start_sprite_control.v" "sprite" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/start_sprite_control.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1553903986799 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "missile_l_sprite_control:m2\|sprite " "RAM logic \"missile_l_sprite_control:m2\|sprite\" is uninferred due to inappropriate RAM size" {  } { { "missile_l_sprite_control.v" "sprite" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_l_sprite_control.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1553903986799 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "missile_r_sprite_control:m1\|sprite " "RAM logic \"missile_r_sprite_control:m1\|sprite\" is uninferred due to inappropriate RAM size" {  } { { "missile_r_sprite_control.v" "sprite" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/missile_r_sprite_control.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1553903986799 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1553903986799 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553903987312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553903987595 "|project|VGA_B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553903987595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553903987694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553903989030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w19/wangda63/FinalAssignment/output_files/project.map.smsg " "Generated suppressed messages file /courses/courses/cscb58w19/wangda63/FinalAssignment/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903989118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553903989415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553903989415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553903989597 "|project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553903989597 "|project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553903989597 "|project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553903989597 "|project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "sprite_translator.v" "" { Text "/courses/courses/cscb58w19/wangda63/FinalAssignment/sprite_translator.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553903989597 "|project|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553903989597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1355 " "Implemented 1355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553903989598 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553903989598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1231 " "Implemented 1231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553903989598 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553903989598 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553903989598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553903989598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553903989667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:59:49 2019 " "Processing ended: Fri Mar 29 19:59:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553903989667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553903989667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553903989667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553903989667 ""}
