#!/bin/bash

# Define the name of the project
PROJECT_NAME="ScoreBoard-wTimer"

# Define the list of Verilog files to be included in the project
VERILOG_FILES="clock_divider.v constraints.v topModule.v"

# Compile the Verilog files into a gate-level netlist
vlog -work work $VERILOG_FILES

# Simulate the design using ModelSim
vsim -c -do "run -all; quit" work.topModule
