v 20121123 2
C 47400 45500 1 0 0 asic-nmos-1.sym
{
T 48800 46300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48200 46300 5 10 1 1 0 0 1
refdes=M1
T 48200 46100 5 8 1 1 0 0 1
model-name=nmos5u
T 48200 45800 5 8 1 0 0 0 1
w=22u
T 48200 45600 5 8 1 0 0 0 1
l=0.6u
}
C 47100 46800 1 90 0 resistor-1.sym
{
T 46700 47100 5 10 0 0 90 0 1
device=RESISTOR
T 47400 47300 5 10 1 1 180 0 1
refdes=R1
T 47100 46900 5 10 1 1 0 0 1
value=2Meg
}
C 47100 44100 1 90 0 resistor-1.sym
{
T 46700 44400 5 10 0 0 90 0 1
device=RESISTOR
T 47400 44600 5 10 1 1 180 0 1
refdes=R2
T 47100 44200 5 10 1 1 0 0 1
value=1.3Meg
}
C 48100 46800 1 90 0 resistor-1.sym
{
T 47700 47100 5 10 0 0 90 0 1
device=RESISTOR
T 48400 47300 5 10 1 1 180 0 1
refdes=R3
T 48100 47000 5 10 1 1 0 0 1
value=4.2k
}
C 48100 44100 1 90 0 resistor-1.sym
{
T 47700 44400 5 10 0 0 90 0 1
device=RESISTOR
T 48400 44600 5 10 1 1 180 0 1
refdes=R4
T 48100 44200 5 10 1 1 0 0 1
value=630
}
C 45400 46100 1 180 0 resistor-1.sym
{
T 45100 45700 5 10 0 0 180 0 1
device=RESISTOR
T 44900 46200 5 10 1 1 0 0 1
refdes=R5
T 45200 46200 5 10 1 1 0 0 1
value=10K
}
C 50600 45100 1 90 0 resistor-1.sym
{
T 50200 45400 5 10 0 0 90 0 1
device=RESISTOR
T 50900 45600 5 10 1 1 180 0 1
refdes=R6
T 50600 45200 5 10 1 1 0 0 1
value=50k
}
C 42800 45300 1 270 0 voltage-3.sym
{
T 43500 45100 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 43300 44800 5 10 1 1 0 0 1
refdes=V1
T 43200 44500 5 10 1 1 0 0 1
value=AC SIN(0 1m 10k)
}
C 52300 47500 1 270 0 voltage-3.sym
{
T 53000 47300 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 52800 47000 5 10 1 1 0 0 1
refdes=V2
T 52800 46800 5 10 1 1 0 0 1
value=3.3
}
C 47900 43200 1 0 0 gnd-1.sym
C 52400 45700 1 0 0 gnd-1.sym
C 47300 48000 1 0 0 vdd-1.sym
C 52300 47500 1 0 0 vdd-1.sym
N 43000 46000 44500 46000 4
C 46000 45800 1 0 0 capacitor-1.sym
{
T 46200 46500 5 10 0 0 0 0 1
device=CAPACITOR
T 46200 46300 5 10 1 1 0 0 1
refdes=C1
T 46200 46700 5 10 0 0 0 0 1
symversion=0.1
T 46500 46300 5 10 1 1 0 0 1
value=10u
}
C 49000 46300 1 0 0 capacitor-1.sym
{
T 49200 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 49200 46800 5 10 1 1 0 0 1
refdes=C2
T 49200 47200 5 10 0 0 0 0 1
symversion=0.1
T 49500 46800 5 10 1 1 0 0 1
value=10u
}
C 49200 44100 1 90 0 capacitor-1.sym
{
T 48500 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 49500 44700 5 10 1 1 180 0 1
refdes=C3
T 48300 44300 5 10 0 0 90 0 1
symversion=0.1
T 49200 44300 5 10 1 1 0 0 1
value=10u
}
N 45400 46000 46000 46000 4
N 46900 46000 47400 46000 4
N 47000 46800 47000 46000 4
N 47000 45000 47000 46000 4
N 48000 45000 48000 45500 4
N 48000 46500 48000 46800 4
N 48000 48000 47000 48000 4
N 49000 46500 48000 46500 4
N 49900 46500 50500 46500 4
N 50500 46500 50500 46000 4
{
T 50500 46500 5 10 1 1 0 0 1
netname=output
}
N 50500 45100 50500 43500 4
N 50500 43500 48000 43500 4
N 43000 46000 43000 45300 4
{
T 42500 45900 5 10 1 1 0 0 1
netname=input
}
N 43000 44400 43000 43500 4
N 43000 43500 48100 43500 4
N 47000 44100 47000 43500 4
N 48000 44100 48000 43500 4
N 52500 46600 52500 46000 4
N 49000 45000 49000 45200 4
N 49000 45200 48000 45200 4
N 49000 44100 49000 43500 4
N 48100 46000 48100 45400 4
N 48100 45400 48000 45400 4
C 44100 46800 1 0 0 spice-model-1.sym
{
T 44200 47500 5 10 0 1 0 0 1
device=model
T 44200 47400 5 10 1 1 0 0 1
refdes=A1
T 45400 47100 5 10 1 1 0 0 1
model-name=nmos5u
T 44600 46900 5 10 1 1 0 0 1
file=../../models/nmos5u.mod
}
N 47000 48000 47000 47700 4
N 48000 48000 48000 47700 4
