

================================================================
== Vitis HLS Report for 'FFT0_1_Pipeline_FFT_label1'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       37|       37|         8|          2|          1|    16|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%butterfly_span = alloca i32 1"   --->   Operation 11 'alloca' 'butterfly_span' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%butterfly_pass = alloca i32 1"   --->   Operation 12 'alloca' 'butterfly_pass' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln26"   --->   Operation 14 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_cast"   --->   Operation 15 'read' 'sub_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%FFT_stage_offset_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %FFT_stage_offset_cast"   --->   Operation 16 'read' 'FFT_stage_offset_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pass_shift_offset_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %pass_shift_offset_cast"   --->   Operation 17 'read' 'pass_shift_offset_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index_shift_offset_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %index_shift_offset_cast"   --->   Operation 18 'read' 'index_shift_offset_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln26_cast = zext i4 %zext_ln26_read"   --->   Operation 19 'zext' 'zext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_cast_cast = zext i4 %sub_cast_read"   --->   Operation 20 'zext' 'sub_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%FFT_stage_offset_cast_cast = zext i4 %FFT_stage_offset_cast_read"   --->   Operation 21 'zext' 'FFT_stage_offset_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pass_shift_offset_cast_cast = zext i3 %pass_shift_offset_cast_read"   --->   Operation 22 'zext' 'pass_shift_offset_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%index_shift_offset_cast_cast = zext i3 %index_shift_offset_cast_read"   --->   Operation 23 'zext' 'index_shift_offset_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %butterfly_pass"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %butterfly_span"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.99>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [../vhls/fixed/fft.cpp:26]   --->   Operation 28 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_5, i5 16" [../vhls/fixed/fft.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i_5, i5 1" [../vhls/fixed/fft.cpp:26]   --->   Operation 32 'add' 'i_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv, void %.exitStub" [../vhls/fixed/fft.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%butterfly_span_load = load i32 %butterfly_span"   --->   Operation 34 'load' 'butterfly_span_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %butterfly_span_load"   --->   Operation 35 'trunc' 'empty_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.66ns)   --->   "%index = shl i5 %empty_20, i5 %index_shift_offset_cast_cast" [../vhls/fixed/fft.cpp:27]   --->   Operation 36 'shl' 'index' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %index" [../vhls/fixed/fft.cpp:30]   --->   Operation 37 'zext' 'zext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i10 %W_M_real_V, i64 0, i64 %zext_ln30" [../vhls/fixed/fft.cpp:30]   --->   Operation 38 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%r_V = load i4 %p_x_M_real_V"   --->   Operation 39 'load' 'r_V' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_slt  i32 %butterfly_span_load, i32 %sub_cast_cast" [../vhls/fixed/fft.cpp:33]   --->   Operation 40 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%butterfly_span_3 = add i32 %butterfly_span_load, i32 1" [../vhls/fixed/fft.cpp:34]   --->   Operation 41 'add' 'butterfly_span_3' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%butterfly_span_4 = select i1 %icmp_ln33, i32 %butterfly_span_3, i32 0" [../vhls/fixed/fft.cpp:33]   --->   Operation 42 'select' 'butterfly_span_4' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %i_6, i5 %i" [../vhls/fixed/fft.cpp:26]   --->   Operation 43 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %butterfly_span_4, i32 %butterfly_span" [../vhls/fixed/fft.cpp:33]   --->   Operation 44 'store' 'store_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%butterfly_pass_load = load i32 %butterfly_pass"   --->   Operation 45 'load' 'butterfly_pass_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%empty_19 = trunc i32 %butterfly_pass_load"   --->   Operation 46 'trunc' 'empty_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%shl_ln28 = shl i5 %empty_19, i5 %pass_shift_offset_cast_cast" [../vhls/fixed/fft.cpp:28]   --->   Operation 47 'shl' 'shl_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.66ns) (out node of the LUT)   --->   "%Ulimit = add i5 %empty_20, i5 %shl_ln28" [../vhls/fixed/fft.cpp:28]   --->   Operation 48 'add' 'Ulimit' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%Llimit = add i5 %Ulimit, i5 %FFT_stage_offset_cast_cast" [../vhls/fixed/fft.cpp:29]   --->   Operation 49 'add' 'Llimit' <Predicate = (!icmp_ln26)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %Llimit" [../vhls/fixed/fft.cpp:30]   --->   Operation 50 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (2.32ns)   --->   "%r_V = load i4 %p_x_M_real_V"   --->   Operation 51 'load' 'r_V' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%data_IN_M_real_0_0_0_addr = getelementptr i16 %data_IN_M_real_0_0_0, i64 0, i64 %zext_ln30_1"   --->   Operation 52 'getelementptr' 'data_IN_M_real_0_0_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%data_IN_M_real_0_0_0_load = load i5 %data_IN_M_real_0_0_0_addr"   --->   Operation 53 'load' 'data_IN_M_real_0_0_0_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_IN_M_imag_0_0_0_addr = getelementptr i16 %data_IN_M_imag_0_0_0, i64 0, i64 %zext_ln30_1"   --->   Operation 54 'getelementptr' 'data_IN_M_imag_0_0_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%data_IN_M_imag_0_0_0_load = load i5 %data_IN_M_imag_0_0_0_addr"   --->   Operation 55 'load' 'data_IN_M_imag_0_0_0_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_slt  i32 %butterfly_pass_load, i32 %zext_ln26_cast" [../vhls/fixed/fft.cpp:35]   --->   Operation 56 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln26 & !icmp_ln33)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%butterfly_pass_1 = add i32 %butterfly_pass_load, i32 1" [../vhls/fixed/fft.cpp:36]   --->   Operation 57 'add' 'butterfly_pass_1' <Predicate = (!icmp_ln26 & !icmp_ln33)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node butterfly_pass_3)   --->   "%butterfly_pass_2 = select i1 %icmp_ln35, i32 %butterfly_pass_1, i32 0" [../vhls/fixed/fft.cpp:35]   --->   Operation 58 'select' 'butterfly_pass_2' <Predicate = (!icmp_ln26 & !icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.69ns) (out node of the LUT)   --->   "%butterfly_pass_3 = select i1 %icmp_ln33, i32 %butterfly_pass_load, i32 %butterfly_pass_2" [../vhls/fixed/fft.cpp:33]   --->   Operation 59 'select' 'butterfly_pass_3' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %butterfly_pass_3, i32 %butterfly_pass" [../vhls/fixed/fft.cpp:33]   --->   Operation 60 'store' 'store_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.47>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i9 %W_M_imag_V, i64 0, i64 %zext_ln30" [../vhls/fixed/fft.cpp:30]   --->   Operation 61 'getelementptr' 'p_x_M_imag_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%r_V_2 = load i4 %p_x_M_imag_V"   --->   Operation 62 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_4 : Operation 63 [1/2] (2.32ns)   --->   "%data_IN_M_real_0_0_0_load = load i5 %data_IN_M_real_0_0_0_addr"   --->   Operation 63 'load' 'data_IN_M_real_0_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %data_IN_M_real_0_0_0_load"   --->   Operation 64 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i10 %r_V"   --->   Operation 65 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%data_IN_M_imag_0_0_0_load = load i5 %data_IN_M_imag_0_0_0_addr"   --->   Operation 66 'load' 'data_IN_M_imag_0_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i16 %data_IN_M_imag_0_0_0_load"   --->   Operation 67 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 68 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 69 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 70 [1/2] (2.32ns)   --->   "%r_V_2 = load i4 %p_x_M_imag_V"   --->   Operation 70 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i9 %r_V_2"   --->   Operation 71 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 72 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 73 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 74 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 75 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 76 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 76 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 77 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 78 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 79 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 80 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 80 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 81 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln712, i24 %mul_ln1246"   --->   Operation 82 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 83 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 84 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i24 %mul_ln712_1, i24 %mul_ln1245"   --->   Operation 85 'add' 'ret_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %Ulimit" [../vhls/fixed/fft.cpp:31]   --->   Operation 86 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%data_IN_M_real_0_0_0_addr_1 = getelementptr i16 %data_IN_M_real_0_0_0, i64 0, i64 %zext_ln31"   --->   Operation 87 'getelementptr' 'data_IN_M_real_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (2.32ns)   --->   "%p_r_M_real_V = load i5 %data_IN_M_real_0_0_0_addr_1"   --->   Operation 88 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%data_IN_M_imag_0_0_0_addr_1 = getelementptr i16 %data_IN_M_imag_0_0_0, i64 0, i64 %zext_ln31"   --->   Operation 89 'getelementptr' 'data_IN_M_imag_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (2.32ns)   --->   "%p_r_M_imag_V = load i5 %data_IN_M_imag_0_0_0_addr_1"   --->   Operation 90 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.72>
ST_8 : Operation 91 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln712, i24 %mul_ln1246"   --->   Operation 91 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 92 'partselect' 'p_r_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i24 %mul_ln712_1, i24 %mul_ln1245"   --->   Operation 93 'add' 'ret_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_2, i32 8, i32 23"   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (2.32ns)   --->   "%p_r_M_real_V = load i5 %data_IN_M_real_0_0_0_addr_1"   --->   Operation 95 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 96 [1/2] (2.32ns)   --->   "%p_r_M_imag_V = load i5 %data_IN_M_imag_0_0_0_addr_1"   --->   Operation 96 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 97 [1/1] (2.07ns)   --->   "%p_r_M_real_V_3 = sub i16 %p_r_M_real_V, i16 %p_r_V"   --->   Operation 97 'sub' 'p_r_M_real_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_3 = sub i16 %p_r_M_imag_V, i16 %trunc_ln"   --->   Operation 98 'sub' 'p_r_M_imag_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%data_OUT_M_real_0_0_0_addr = getelementptr i16 %data_OUT_M_real_0_0_0, i64 0, i64 %zext_ln30_1" [../vhls/fixed/fft.cpp:31]   --->   Operation 99 'getelementptr' 'data_OUT_M_real_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %p_r_M_real_V_3, i5 %data_OUT_M_real_0_0_0_addr" [../vhls/fixed/fft.cpp:31]   --->   Operation 100 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_0_0_0_addr = getelementptr i16 %data_OUT_M_imag_0_0_0, i64 0, i64 %zext_ln30_1" [../vhls/fixed/fft.cpp:31]   --->   Operation 101 'getelementptr' 'data_OUT_M_imag_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %p_r_M_imag_V_3, i5 %data_OUT_M_imag_0_0_0_addr" [../vhls/fixed/fft.cpp:31]   --->   Operation 102 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 103 [1/1] (2.07ns)   --->   "%p_r_M_real_V_4 = add i16 %p_r_M_real_V, i16 %p_r_V"   --->   Operation 103 'add' 'p_r_M_real_V_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_4 = add i16 %p_r_M_imag_V, i16 %trunc_ln"   --->   Operation 104 'add' 'p_r_M_imag_V_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../vhls/fixed/fft.cpp:25]   --->   Operation 105 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%data_OUT_M_real_0_0_0_addr_1 = getelementptr i16 %data_OUT_M_real_0_0_0, i64 0, i64 %zext_ln31" [../vhls/fixed/fft.cpp:32]   --->   Operation 106 'getelementptr' 'data_OUT_M_real_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln32 = store i16 %p_r_M_real_V_4, i5 %data_OUT_M_real_0_0_0_addr_1" [../vhls/fixed/fft.cpp:32]   --->   Operation 107 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_0_0_0_addr_1 = getelementptr i16 %data_OUT_M_imag_0_0_0, i64 0, i64 %zext_ln31" [../vhls/fixed/fft.cpp:32]   --->   Operation 108 'getelementptr' 'data_OUT_M_imag_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln32 = store i16 %p_r_M_imag_V_4, i5 %data_OUT_M_imag_0_0_0_addr_1" [../vhls/fixed/fft.cpp:32]   --->   Operation 109 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index_shift_offset_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_shift_offset_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FFT_stage_offset_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_IN_M_real_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
butterfly_span               (alloca           ) [ 0110000000]
butterfly_pass               (alloca           ) [ 0111000000]
i                            (alloca           ) [ 0110000000]
zext_ln26_read               (read             ) [ 0000000000]
sub_cast_read                (read             ) [ 0000000000]
FFT_stage_offset_cast_read   (read             ) [ 0000000000]
pass_shift_offset_cast_read  (read             ) [ 0000000000]
index_shift_offset_cast_read (read             ) [ 0000000000]
zext_ln26_cast               (zext             ) [ 0111000000]
sub_cast_cast                (zext             ) [ 0010000000]
FFT_stage_offset_cast_cast   (zext             ) [ 0111000000]
pass_shift_offset_cast_cast  (zext             ) [ 0111000000]
index_shift_offset_cast_cast (zext             ) [ 0010000000]
store_ln0                    (store            ) [ 0000000000]
store_ln0                    (store            ) [ 0000000000]
store_ln0                    (store            ) [ 0000000000]
br_ln0                       (br               ) [ 0000000000]
i_5                          (load             ) [ 0000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000]
icmp_ln26                    (icmp             ) [ 0111111100]
empty                        (speclooptripcount) [ 0000000000]
i_6                          (add              ) [ 0000000000]
br_ln26                      (br               ) [ 0000000000]
butterfly_span_load          (load             ) [ 0000000000]
empty_20                     (trunc            ) [ 0101000000]
index                        (shl              ) [ 0000000000]
zext_ln30                    (zext             ) [ 0111100000]
p_x_M_real_V                 (getelementptr    ) [ 0101000000]
icmp_ln33                    (icmp             ) [ 0101000000]
butterfly_span_3             (add              ) [ 0000000000]
butterfly_span_4             (select           ) [ 0000000000]
store_ln26                   (store            ) [ 0000000000]
store_ln33                   (store            ) [ 0000000000]
butterfly_pass_load          (load             ) [ 0000000000]
empty_19                     (trunc            ) [ 0000000000]
shl_ln28                     (shl              ) [ 0000000000]
Ulimit                       (add              ) [ 0110111100]
Llimit                       (add              ) [ 0000000000]
zext_ln30_1                  (zext             ) [ 0110111110]
r_V                          (load             ) [ 0010100000]
data_IN_M_real_0_0_0_addr    (getelementptr    ) [ 0010100000]
data_IN_M_imag_0_0_0_addr    (getelementptr    ) [ 0010100000]
icmp_ln35                    (icmp             ) [ 0000000000]
butterfly_pass_1             (add              ) [ 0000000000]
butterfly_pass_2             (select           ) [ 0000000000]
butterfly_pass_3             (select           ) [ 0000000000]
store_ln33                   (store            ) [ 0000000000]
p_x_M_imag_V                 (getelementptr    ) [ 0100010000]
data_IN_M_real_0_0_0_load    (load             ) [ 0000000000]
sext_ln1171                  (sext             ) [ 0110011100]
sext_ln1171_1                (sext             ) [ 0110011100]
data_IN_M_imag_0_0_0_load    (load             ) [ 0000000000]
sext_ln1171_2                (sext             ) [ 0110011100]
r_V_2                        (load             ) [ 0000000000]
sext_ln1171_3                (sext             ) [ 0110001100]
mul_ln712                    (mul              ) [ 0010000010]
mul_ln1246                   (mul              ) [ 0010000010]
mul_ln712_1                  (mul              ) [ 0010000010]
mul_ln1245                   (mul              ) [ 0010000010]
zext_ln31                    (zext             ) [ 0110000011]
data_IN_M_real_0_0_0_addr_1  (getelementptr    ) [ 0010000010]
data_IN_M_imag_0_0_0_addr_1  (getelementptr    ) [ 0010000010]
ret_V                        (sub              ) [ 0000000000]
p_r_V                        (partselect       ) [ 0000000000]
ret_V_2                      (add              ) [ 0000000000]
trunc_ln                     (partselect       ) [ 0000000000]
p_r_M_real_V                 (load             ) [ 0000000000]
p_r_M_imag_V                 (load             ) [ 0000000000]
p_r_M_real_V_3               (sub              ) [ 0000000000]
p_r_M_imag_V_3               (sub              ) [ 0000000000]
data_OUT_M_real_0_0_0_addr   (getelementptr    ) [ 0000000000]
store_ln31                   (store            ) [ 0000000000]
data_OUT_M_imag_0_0_0_addr   (getelementptr    ) [ 0000000000]
store_ln31                   (store            ) [ 0000000000]
p_r_M_real_V_4               (add              ) [ 0100000001]
p_r_M_imag_V_4               (add              ) [ 0100000001]
specloopname_ln25            (specloopname     ) [ 0000000000]
data_OUT_M_real_0_0_0_addr_1 (getelementptr    ) [ 0000000000]
store_ln32                   (store            ) [ 0000000000]
data_OUT_M_imag_0_0_0_addr_1 (getelementptr    ) [ 0000000000]
store_ln32                   (store            ) [ 0000000000]
br_ln0                       (br               ) [ 0000000000]
ret_ln0                      (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index_shift_offset_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_shift_offset_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pass_shift_offset_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_shift_offset_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_stage_offset_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_stage_offset_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_IN_M_real_0_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_IN_M_imag_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_OUT_M_real_0_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT_M_imag_0_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln26">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_real_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="butterfly_span_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="butterfly_span/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="butterfly_pass_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="butterfly_pass/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln26_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln26_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_cast_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_cast_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="FFT_stage_offset_cast_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FFT_stage_offset_cast_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pass_shift_offset_cast_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_shift_offset_cast_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="index_shift_offset_cast_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_shift_offset_cast_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_x_M_real_V_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_real_V/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_IN_M_real_0_0_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_0_0_0_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
<pin id="128" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_IN_M_real_0_0_0_load/3 p_r_M_real_V/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_IN_M_imag_0_0_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_0_0_0_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="143" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
<pin id="145" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_IN_M_imag_0_0_0_load/3 p_r_M_imag_V/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_x_M_imag_V_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="2"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_imag_V/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_IN_M_real_0_0_0_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_0_0_0_addr_1/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="data_IN_M_imag_0_0_0_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_0_0_0_addr_1/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_OUT_M_real_0_0_0_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="5"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_0_0_0_addr/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 store_ln32/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="data_OUT_M_imag_0_0_0_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="5"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_0_0_0_addr/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 store_ln32/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data_OUT_M_real_0_0_0_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="2"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_0_0_0_addr_1/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_OUT_M_imag_0_0_0_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="2"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_0_0_0_addr_1/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln26_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_cast_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_cast_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="FFT_stage_offset_cast_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="FFT_stage_offset_cast_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="pass_shift_offset_cast_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pass_shift_offset_cast_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="index_shift_offset_cast_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_shift_offset_cast_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_5_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln26_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_6_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="butterfly_span_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="butterfly_span_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_20_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="index_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="1"/>
<pin id="278" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln30_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln33_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="1"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="butterfly_span_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_span_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="butterfly_span_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_span_4/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln26_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="1"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln33_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="butterfly_pass_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="butterfly_pass_load/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_19_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln28_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="2"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Ulimit_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="1"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ulimit/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="Llimit_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="2"/>
<pin id="334" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Llimit/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln30_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln35_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="2"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="butterfly_pass_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_pass_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="butterfly_pass_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_2/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="butterfly_pass_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_3/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln33_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1171_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1171_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="1"/>
<pin id="379" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1171_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln1171_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln31_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="4"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_r_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_r_M_real_V_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_r_M_real_V_3/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_r_M_imag_V_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_r_M_imag_V_3/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_r_M_real_V_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_real_V_4/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_r_M_imag_V_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_imag_V_4/8 "/>
</bind>
</comp>

<comp id="437" class="1007" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712/4 "/>
</bind>
</comp>

<comp id="443" class="1007" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="10" slack="0"/>
<pin id="446" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_1/4 "/>
</bind>
</comp>

<comp id="449" class="1007" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="0" index="1" bw="9" slack="0"/>
<pin id="452" dir="0" index="2" bw="24" slack="0"/>
<pin id="453" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246/5 ret_V/7 "/>
</bind>
</comp>

<comp id="457" class="1007" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="0" index="1" bw="9" slack="0"/>
<pin id="460" dir="0" index="2" bw="24" slack="0"/>
<pin id="461" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/5 ret_V_2/7 "/>
</bind>
</comp>

<comp id="465" class="1005" name="butterfly_span_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="butterfly_span "/>
</bind>
</comp>

<comp id="472" class="1005" name="butterfly_pass_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="butterfly_pass "/>
</bind>
</comp>

<comp id="479" class="1005" name="i_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="486" class="1005" name="zext_ln26_cast_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2"/>
<pin id="488" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_cast "/>
</bind>
</comp>

<comp id="491" class="1005" name="sub_cast_cast_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast_cast "/>
</bind>
</comp>

<comp id="496" class="1005" name="FFT_stage_offset_cast_cast_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="2"/>
<pin id="498" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="FFT_stage_offset_cast_cast "/>
</bind>
</comp>

<comp id="501" class="1005" name="pass_shift_offset_cast_cast_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="2"/>
<pin id="503" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="pass_shift_offset_cast_cast "/>
</bind>
</comp>

<comp id="506" class="1005" name="index_shift_offset_cast_cast_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="1"/>
<pin id="508" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="index_shift_offset_cast_cast "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln26_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="515" class="1005" name="empty_20_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="1"/>
<pin id="517" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln30_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="2"/>
<pin id="522" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_x_M_real_V_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_V "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln33_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="535" class="1005" name="Ulimit_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="4"/>
<pin id="537" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="Ulimit "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln30_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="5"/>
<pin id="542" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln30_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="r_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="551" class="1005" name="data_IN_M_real_0_0_0_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="1"/>
<pin id="553" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_0_0_0_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="data_IN_M_imag_0_0_0_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="1"/>
<pin id="558" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_0_0_0_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_x_M_imag_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="1"/>
<pin id="563" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V "/>
</bind>
</comp>

<comp id="566" class="1005" name="sext_ln1171_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="24" slack="1"/>
<pin id="568" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sext_ln1171_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="24" slack="1"/>
<pin id="574" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sext_ln1171_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="24" slack="1"/>
<pin id="580" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="sext_ln1171_3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="24" slack="1"/>
<pin id="586" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="mul_ln712_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="24" slack="1"/>
<pin id="592" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712 "/>
</bind>
</comp>

<comp id="595" class="1005" name="mul_ln712_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="1"/>
<pin id="597" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln31_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="2"/>
<pin id="602" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="606" class="1005" name="data_IN_M_real_0_0_0_addr_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="1"/>
<pin id="608" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_0_0_0_addr_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="data_IN_M_imag_0_0_0_addr_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="1"/>
<pin id="613" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_0_0_0_addr_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="p_r_M_real_V_4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V_4 "/>
</bind>
</comp>

<comp id="621" class="1005" name="p_r_M_imag_V_4_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="1"/>
<pin id="623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="221"><net_src comp="70" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="76" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="82" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="88" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="94" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="289"><net_src comp="268" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="268" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="262" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="296" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="346"><net_src comp="314" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="314" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="22" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="342" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="314" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="120" pin="7"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="137" pin="7"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="154" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="120" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="393" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="422"><net_src comp="137" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="402" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="418" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="429"><net_src comp="120" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="393" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="137" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="402" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="373" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="377" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="380" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="377" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="384" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="437" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="456"><net_src comp="449" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="462"><net_src comp="384" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="443" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="464"><net_src comp="457" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="468"><net_src comp="58" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="475"><net_src comp="62" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="482"><net_src comp="66" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="489"><net_src comp="218" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="494"><net_src comp="222" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="499"><net_src comp="226" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="504"><net_src comp="230" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="509"><net_src comp="234" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="514"><net_src comp="256" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="271" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="523"><net_src comp="280" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="528"><net_src comp="100" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="533"><net_src comp="285" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="538"><net_src comp="326" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="543"><net_src comp="336" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="549"><net_src comp="107" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="554"><net_src comp="113" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="559"><net_src comp="130" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="564"><net_src comp="147" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="569"><net_src comp="373" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="575"><net_src comp="377" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="581"><net_src comp="380" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="587"><net_src comp="384" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="593"><net_src comp="437" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="598"><net_src comp="443" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="603"><net_src comp="388" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="609"><net_src comp="160" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="614"><net_src comp="168" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="619"><net_src comp="425" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="624"><net_src comp="431" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="196" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT_M_real_0_0_0 | {8 9 }
	Port: data_OUT_M_imag_0_0_0 | {8 9 }
 - Input state : 
	Port: FFT0.1_Pipeline_FFT_label1 : index_shift_offset_cast | {1 }
	Port: FFT0.1_Pipeline_FFT_label1 : pass_shift_offset_cast | {1 }
	Port: FFT0.1_Pipeline_FFT_label1 : FFT_stage_offset_cast | {1 }
	Port: FFT0.1_Pipeline_FFT_label1 : data_IN_M_real_0_0_0 | {3 4 7 8 }
	Port: FFT0.1_Pipeline_FFT_label1 : data_IN_M_imag_0_0_0 | {3 4 7 8 }
	Port: FFT0.1_Pipeline_FFT_label1 : sub_cast | {1 }
	Port: FFT0.1_Pipeline_FFT_label1 : zext_ln26 | {1 }
	Port: FFT0.1_Pipeline_FFT_label1 : W_M_real_V | {2 3 }
	Port: FFT0.1_Pipeline_FFT_label1 : W_M_imag_V | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln26 : 1
		i_6 : 1
		br_ln26 : 2
		empty_20 : 1
		index : 2
		zext_ln30 : 3
		p_x_M_real_V : 4
		r_V : 5
		icmp_ln33 : 1
		butterfly_span_3 : 1
		butterfly_span_4 : 2
		store_ln26 : 2
		store_ln33 : 3
	State 3
		empty_19 : 1
		shl_ln28 : 2
		Ulimit : 3
		Llimit : 4
		zext_ln30_1 : 5
		data_IN_M_real_0_0_0_addr : 6
		data_IN_M_real_0_0_0_load : 7
		data_IN_M_imag_0_0_0_addr : 6
		data_IN_M_imag_0_0_0_load : 7
		icmp_ln35 : 1
		butterfly_pass_1 : 1
		butterfly_pass_2 : 2
		butterfly_pass_3 : 3
		store_ln33 : 4
	State 4
		r_V_2 : 1
		sext_ln1171 : 1
		sext_ln1171_2 : 1
		mul_ln712 : 2
		mul_ln712_1 : 2
	State 5
		sext_ln1171_3 : 1
		mul_ln1246 : 2
		mul_ln1245 : 2
	State 6
	State 7
		ret_V : 1
		ret_V_2 : 1
		data_IN_M_real_0_0_0_addr_1 : 1
		p_r_M_real_V : 2
		data_IN_M_imag_0_0_0_addr_1 : 1
		p_r_M_imag_V : 2
	State 8
		p_r_V : 1
		trunc_ln : 1
		p_r_M_real_V_3 : 2
		p_r_M_imag_V_3 : 2
		store_ln31 : 3
		store_ln31 : 3
		p_r_M_real_V_4 : 2
		p_r_M_imag_V_4 : 2
	State 9
		store_ln32 : 1
		store_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                i_6_fu_262               |    0    |    0    |    13   |
|          |         butterfly_span_3_fu_290         |    0    |    0    |    39   |
|          |              Ulimit_fu_326              |    0    |    0    |    13   |
|    add   |              Llimit_fu_331              |    0    |    0    |    13   |
|          |         butterfly_pass_1_fu_347         |    0    |    0    |    39   |
|          |          p_r_M_real_V_4_fu_425          |    0    |    0    |    23   |
|          |          p_r_M_imag_V_4_fu_431          |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|          |         butterfly_span_4_fu_296         |    0    |    0    |    32   |
|  select  |         butterfly_pass_2_fu_353         |    0    |    0    |    32   |
|          |         butterfly_pass_3_fu_361         |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |          p_r_M_real_V_3_fu_411          |    0    |    0    |    23   |
|          |          p_r_M_imag_V_3_fu_418          |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             icmp_ln26_fu_256            |    0    |    0    |    9    |
|   icmp   |             icmp_ln33_fu_285            |    0    |    0    |    18   |
|          |             icmp_ln35_fu_342            |    0    |    0    |    18   |
|----------|-----------------------------------------|---------|---------|---------|
|    shl   |               index_fu_275              |    0    |    0    |    11   |
|          |             shl_ln28_fu_321             |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |                grp_fu_437               |    1    |    0    |    0    |
|          |                grp_fu_443               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|  mulsub  |                grp_fu_449               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|  muladd  |                grp_fu_457               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        zext_ln26_read_read_fu_70        |    0    |    0    |    0    |
|          |         sub_cast_read_read_fu_76        |    0    |    0    |    0    |
|   read   |  FFT_stage_offset_cast_read_read_fu_82  |    0    |    0    |    0    |
|          |  pass_shift_offset_cast_read_read_fu_88 |    0    |    0    |    0    |
|          | index_shift_offset_cast_read_read_fu_94 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          zext_ln26_cast_fu_218          |    0    |    0    |    0    |
|          |           sub_cast_cast_fu_222          |    0    |    0    |    0    |
|          |    FFT_stage_offset_cast_cast_fu_226    |    0    |    0    |    0    |
|   zext   |    pass_shift_offset_cast_cast_fu_230   |    0    |    0    |    0    |
|          |   index_shift_offset_cast_cast_fu_234   |    0    |    0    |    0    |
|          |             zext_ln30_fu_280            |    0    |    0    |    0    |
|          |            zext_ln30_1_fu_336           |    0    |    0    |    0    |
|          |             zext_ln31_fu_388            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |             empty_20_fu_271             |    0    |    0    |    0    |
|          |             empty_19_fu_317             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            sext_ln1171_fu_373           |    0    |    0    |    0    |
|   sext   |           sext_ln1171_1_fu_377          |    0    |    0    |    0    |
|          |           sext_ln1171_2_fu_380          |    0    |    0    |    0    |
|          |           sext_ln1171_3_fu_384          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|               p_r_V_fu_393              |    0    |    0    |    0    |
|          |             trunc_ln_fu_402             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    4    |    0    |   372   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
| FFT_stage_offset_cast_cast_reg_496 |    5   |
|           Ulimit_reg_535           |    5   |
|       butterfly_pass_reg_472       |   32   |
|       butterfly_span_reg_465       |   32   |
| data_IN_M_imag_0_0_0_addr_1_reg_611|    5   |
|  data_IN_M_imag_0_0_0_addr_reg_556 |    5   |
| data_IN_M_real_0_0_0_addr_1_reg_606|    5   |
|  data_IN_M_real_0_0_0_addr_reg_551 |    5   |
|          empty_20_reg_515          |    5   |
|              i_reg_479             |    5   |
|          icmp_ln26_reg_511         |    1   |
|          icmp_ln33_reg_530         |    1   |
|index_shift_offset_cast_cast_reg_506|    5   |
|         mul_ln712_1_reg_595        |   24   |
|          mul_ln712_reg_590         |   24   |
|       p_r_M_imag_V_4_reg_621       |   16   |
|       p_r_M_real_V_4_reg_616       |   16   |
|        p_x_M_imag_V_reg_561        |    4   |
|        p_x_M_real_V_reg_525        |    4   |
| pass_shift_offset_cast_cast_reg_501|    5   |
|             r_V_reg_546            |   10   |
|        sext_ln1171_1_reg_572       |   24   |
|        sext_ln1171_2_reg_578       |   24   |
|        sext_ln1171_3_reg_584       |   24   |
|         sext_ln1171_reg_566        |   24   |
|        sub_cast_cast_reg_491       |   32   |
|       zext_ln26_cast_reg_486       |   32   |
|         zext_ln30_1_reg_540        |   64   |
|          zext_ln30_reg_520         |   64   |
|          zext_ln31_reg_600         |   64   |
+------------------------------------+--------+
|                Total               |   566  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_137 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_183 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_196 |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_437    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_437    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_443    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_443    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_449    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_449    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_457    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_457    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   324  ||  28.584 ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   372  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |   566  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   28   |   566  |   534  |
+-----------+--------+--------+--------+--------+
