// instruction pattern -> code generation
nop -> 0 0 0 0
add r0, r1 -> 0 0 0 [r0 | r1]
sub r0, r1 -> 0 0 0 [r0 | r1]
