Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FIFO36E1.v" Line 462: Timing violation in scope /top_tb/u_top/u_memory/u_FIFO36E1/TChk462_8082 at time 1523399380 ps $recrem (negedge RST,posedge RDCLK,(0:0:0),(0:0:0),notifier_rdclk,rdclk_en_p,rdclk_en_p,RST_dly,RDCLK_dly)  $removal violation detected. Time: 1523399380 ps, Ref Event Time Stamp: 1523399380 ps, Data Event Time Stamp: 1523398313 ps, Limit: 2068 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[12].Firstff/TChk170_8162 at time 2000237241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237241 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[13].Firstff/TChk170_8162 at time 2000237241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237241 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[14].Firstff/TChk170_8162 at time 2000237241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237241 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[7].Firstff/TChk170_8162 at time 2000237242 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237242 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237242 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk170_8162 at time 2000237339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000237339 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000237200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk170_8162 at time 2000237339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237339 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk170_8162 at time 2000237339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000237339 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000237200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk170_8162 at time 2000237339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237339 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk170_8162 at time 2000237339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000237339 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000237200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk170_8162 at time 2000237339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237339 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk170_8162 at time 2000237340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000237340 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000237200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk170_8162 at time 2000237340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000237340 ps, Ref Event Time Stamp: 2000237200 ps, Data Event Time Stamp: 2000237340 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk170_8162 at time 2000242247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242247 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk170_8162 at time 2000242247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242247 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk170_8162 at time 2000242247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242247 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk170_8162 at time 2000242247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242247 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk170_8162 at time 2000242247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242247 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk170_8162 at time 2000242247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242247 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk170_8162 at time 2000242248 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242248 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk170_8162 at time 2000242248 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242248 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242248 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk170_8162 at time 2000242345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242345 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk170_8162 at time 2000242345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242345 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk170_8162 at time 2000242345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242345 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk170_8162 at time 2000242345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242345 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk170_8162 at time 2000242345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242345 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk170_8162 at time 2000242345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242345 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk170_8162 at time 2000242346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000242346 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000242200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk170_8162 at time 2000242346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000242346 ps, Ref Event Time Stamp: 2000242200 ps, Data Event Time Stamp: 2000242346 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[12].Firstff/TChk168_8160 at time 2000262241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262241 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[13].Firstff/TChk168_8160 at time 2000262241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262241 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[14].Firstff/TChk168_8160 at time 2000262241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262241 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[7].Firstff/TChk168_8160 at time 2000262242 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262242 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262242 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk168_8160 at time 2000262339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000262339 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000262200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk168_8160 at time 2000262339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262339 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk168_8160 at time 2000262339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000262339 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000262200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk168_8160 at time 2000262339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262339 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk168_8160 at time 2000262339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000262339 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000262200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk168_8160 at time 2000262339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262339 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk168_8160 at time 2000262340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000262340 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000262200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk168_8160 at time 2000262340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000262340 ps, Ref Event Time Stamp: 2000262200 ps, Data Event Time Stamp: 2000262340 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk168_8160 at time 2000267247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267247 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk168_8160 at time 2000267247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267247 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk168_8160 at time 2000267247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267247 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk168_8160 at time 2000267247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267247 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk168_8160 at time 2000267247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267247 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk168_8160 at time 2000267247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267247 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk168_8160 at time 2000267248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267248 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk168_8160 at time 2000267248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267248 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267248 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk168_8160 at time 2000267345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267345 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk168_8160 at time 2000267345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267345 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk168_8160 at time 2000267345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267345 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk168_8160 at time 2000267345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267345 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk168_8160 at time 2000267345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267345 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk168_8160 at time 2000267345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267345 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk168_8160 at time 2000267346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2000267346 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2000267200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk168_8160 at time 2000267346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2000267346 ps, Ref Event Time Stamp: 2000267200 ps, Data Event Time Stamp: 2000267346 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk170_8162 at time 2001287259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287259 ps, Data Event Time Stamp: 2000241259 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk170_8162 at time 2001287259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287259 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk170_8162 at time 2001287259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287259 ps, Data Event Time Stamp: 2000241259 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk170_8162 at time 2001287259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287259 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk170_8162 at time 2001287259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287259 ps, Data Event Time Stamp: 2000241259 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk170_8162 at time 2001287259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287259 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk170_8162 at time 2001287260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287260 ps, Data Event Time Stamp: 2000241260 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk170_8162 at time 2001287260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287260 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287260 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk170_8162 at time 2001287357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287357 ps, Data Event Time Stamp: 2000241357 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk170_8162 at time 2001287357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287357 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk170_8162 at time 2001287357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287357 ps, Data Event Time Stamp: 2000241357 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk170_8162 at time 2001287357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287357 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk170_8162 at time 2001287357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287357 ps, Data Event Time Stamp: 2000241357 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk170_8162 at time 2001287357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287357 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk170_8162 at time 2001287358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001287358 ps, Data Event Time Stamp: 2000241358 ps, Ref Event Time Stamp: 2001287200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk170_8162 at time 2001287358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001287358 ps, Ref Event Time Stamp: 2001287200 ps, Data Event Time Stamp: 2001287358 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk168_8160 at time 2001302259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302259 ps, Data Event Time Stamp: 2000266259 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk168_8160 at time 2001302259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302259 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk168_8160 at time 2001302259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302259 ps, Data Event Time Stamp: 2000266259 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk168_8160 at time 2001302259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302259 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk168_8160 at time 2001302259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302259 ps, Data Event Time Stamp: 2000266259 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk168_8160 at time 2001302259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302259 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk168_8160 at time 2001302260 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302260 ps, Data Event Time Stamp: 2000266260 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk168_8160 at time 2001302260 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302260 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302260 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk168_8160 at time 2001302357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302357 ps, Data Event Time Stamp: 2000266357 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk168_8160 at time 2001302357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302357 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk168_8160 at time 2001302357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302357 ps, Data Event Time Stamp: 2000266357 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk168_8160 at time 2001302357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302357 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk168_8160 at time 2001302357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302357 ps, Data Event Time Stamp: 2000266357 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk168_8160 at time 2001302357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302357 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk168_8160 at time 2001302358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2001302358 ps, Data Event Time Stamp: 2000266358 ps, Ref Event Time Stamp: 2001302200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk168_8160 at time 2001302358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2001302358 ps, Ref Event Time Stamp: 2001302200 ps, Data Event Time Stamp: 2001302358 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk170_8162 at time 2002372279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372279 ps, Data Event Time Stamp: 2001286279 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk170_8162 at time 2002372279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372279 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk170_8162 at time 2002372279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372279 ps, Data Event Time Stamp: 2001286279 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk170_8162 at time 2002372279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372279 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk170_8162 at time 2002372279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372279 ps, Data Event Time Stamp: 2001286279 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk170_8162 at time 2002372279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372279 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk170_8162 at time 2002372280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372280 ps, Data Event Time Stamp: 2001286280 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk170_8162 at time 2002372280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372280 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372280 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk170_8162 at time 2002372377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372377 ps, Data Event Time Stamp: 2001286377 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk170_8162 at time 2002372377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372377 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk170_8162 at time 2002372377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372377 ps, Data Event Time Stamp: 2001286377 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk170_8162 at time 2002372377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372377 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk170_8162 at time 2002372377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372377 ps, Data Event Time Stamp: 2001286377 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk170_8162 at time 2002372377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372377 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk170_8162 at time 2002372378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002372378 ps, Data Event Time Stamp: 2001286378 ps, Ref Event Time Stamp: 2002372200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk170_8162 at time 2002372378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002372378 ps, Ref Event Time Stamp: 2002372200 ps, Data Event Time Stamp: 2002372378 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk168_8160 at time 2002387279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387279 ps, Data Event Time Stamp: 2001301279 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk168_8160 at time 2002387279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387279 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk168_8160 at time 2002387279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387279 ps, Data Event Time Stamp: 2001301279 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk168_8160 at time 2002387279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387279 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk168_8160 at time 2002387279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387279 ps, Data Event Time Stamp: 2001301279 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk168_8160 at time 2002387279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387279 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk168_8160 at time 2002387280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387280 ps, Data Event Time Stamp: 2001301280 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk168_8160 at time 2002387280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387280 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387280 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk168_8160 at time 2002387377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387377 ps, Data Event Time Stamp: 2001301377 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk168_8160 at time 2002387377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387377 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk168_8160 at time 2002387377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387377 ps, Data Event Time Stamp: 2001301377 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk168_8160 at time 2002387377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387377 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk168_8160 at time 2002387377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387377 ps, Data Event Time Stamp: 2001301377 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk168_8160 at time 2002387377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387377 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk168_8160 at time 2002387378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2002387378 ps, Data Event Time Stamp: 2001301378 ps, Ref Event Time Stamp: 2002387200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk168_8160 at time 2002387378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2002387378 ps, Ref Event Time Stamp: 2002387200 ps, Data Event Time Stamp: 2002387378 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[92].Firstff/TChk170_8162 at time 2003457201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457201 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[93].Firstff/TChk170_8162 at time 2003457201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457201 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[94].Firstff/TChk170_8162 at time 2003457201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457201 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[87].Firstff/TChk170_8162 at time 2003457202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457202 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457202 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk170_8162 at time 2003457299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457299 ps, Data Event Time Stamp: 2002371299 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk170_8162 at time 2003457299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457299 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk170_8162 at time 2003457299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457299 ps, Data Event Time Stamp: 2002371299 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk170_8162 at time 2003457299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457299 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk170_8162 at time 2003457299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457299 ps, Data Event Time Stamp: 2002371299 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk170_8162 at time 2003457299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457299 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk170_8162 at time 2003457300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457300 ps, Data Event Time Stamp: 2002371300 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk170_8162 at time 2003457300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457300 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457300 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk170_8162 at time 2003457397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457397 ps, Data Event Time Stamp: 2002371397 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk170_8162 at time 2003457397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457397 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk170_8162 at time 2003457397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457397 ps, Data Event Time Stamp: 2002371397 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk170_8162 at time 2003457397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457397 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk170_8162 at time 2003457397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003457397 ps, Data Event Time Stamp: 2002371397 ps, Ref Event Time Stamp: 2003457200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk170_8162 at time 2003457397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003457397 ps, Ref Event Time Stamp: 2003457200 ps, Data Event Time Stamp: 2003457397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[92].Firstff/TChk168_8160 at time 2003472201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472201 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[93].Firstff/TChk168_8160 at time 2003472201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472201 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[94].Firstff/TChk168_8160 at time 2003472201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472201 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[87].Firstff/TChk168_8160 at time 2003472202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472202 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472202 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk168_8160 at time 2003472299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472299 ps, Data Event Time Stamp: 2002386299 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk168_8160 at time 2003472299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472299 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk168_8160 at time 2003472299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472299 ps, Data Event Time Stamp: 2002386299 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk168_8160 at time 2003472299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472299 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk168_8160 at time 2003472299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472299 ps, Data Event Time Stamp: 2002386299 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk168_8160 at time 2003472299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472299 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk168_8160 at time 2003472300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472300 ps, Data Event Time Stamp: 2002386300 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk168_8160 at time 2003472300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472300 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472300 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk168_8160 at time 2003472397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472397 ps, Data Event Time Stamp: 2002386397 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk168_8160 at time 2003472397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472397 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk168_8160 at time 2003472397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472397 ps, Data Event Time Stamp: 2002386397 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk168_8160 at time 2003472397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472397 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk168_8160 at time 2003472397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2003472397 ps, Data Event Time Stamp: 2002386397 ps, Ref Event Time Stamp: 2003472200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk168_8160 at time 2003472397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2003472397 ps, Ref Event Time Stamp: 2003472200 ps, Data Event Time Stamp: 2003472397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[52].Firstff/TChk170_8162 at time 2004542221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542221 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[53].Firstff/TChk170_8162 at time 2004542221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542221 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[54].Firstff/TChk170_8162 at time 2004542221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542221 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[47].Firstff/TChk170_8162 at time 2004542222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542222 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542222 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk170_8162 at time 2004542319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004542319 ps, Data Event Time Stamp: 2003456319 ps, Ref Event Time Stamp: 2004542200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk170_8162 at time 2004542319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542319 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk170_8162 at time 2004542319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004542319 ps, Data Event Time Stamp: 2003456319 ps, Ref Event Time Stamp: 2004542200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk170_8162 at time 2004542319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542319 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk170_8162 at time 2004542319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004542319 ps, Data Event Time Stamp: 2003456319 ps, Ref Event Time Stamp: 2004542200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk170_8162 at time 2004542319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542319 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk170_8162 at time 2004542320 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004542320 ps, Data Event Time Stamp: 2003456320 ps, Ref Event Time Stamp: 2004542200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk170_8162 at time 2004542320 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004542320 ps, Ref Event Time Stamp: 2004542200 ps, Data Event Time Stamp: 2004542320 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[52].Firstff/TChk168_8160 at time 2004557221 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557221 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[53].Firstff/TChk168_8160 at time 2004557221 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557221 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[54].Firstff/TChk168_8160 at time 2004557221 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557221 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[47].Firstff/TChk168_8160 at time 2004557222 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557222 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557222 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk168_8160 at time 2004557319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004557319 ps, Data Event Time Stamp: 2003471319 ps, Ref Event Time Stamp: 2004557200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk168_8160 at time 2004557319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557319 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk168_8160 at time 2004557319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004557319 ps, Data Event Time Stamp: 2003471319 ps, Ref Event Time Stamp: 2004557200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk168_8160 at time 2004557319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557319 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk168_8160 at time 2004557319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004557319 ps, Data Event Time Stamp: 2003471319 ps, Ref Event Time Stamp: 2004557200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk168_8160 at time 2004557319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557319 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk168_8160 at time 2004557320 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2004557320 ps, Data Event Time Stamp: 2003471320 ps, Ref Event Time Stamp: 2004557200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk168_8160 at time 2004557320 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2004557320 ps, Ref Event Time Stamp: 2004557200 ps, Data Event Time Stamp: 2004557320 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[12].Firstff/TChk170_8162 at time 2005627241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627241 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[13].Firstff/TChk170_8162 at time 2005627241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627241 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[14].Firstff/TChk170_8162 at time 2005627241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627241 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[7].Firstff/TChk170_8162 at time 2005627242 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627242 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627242 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk170_8162 at time 2005627339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005627339 ps, Data Event Time Stamp: 2004541339 ps, Ref Event Time Stamp: 2005627200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk170_8162 at time 2005627339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627339 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk170_8162 at time 2005627339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005627339 ps, Data Event Time Stamp: 2004541339 ps, Ref Event Time Stamp: 2005627200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk170_8162 at time 2005627339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627339 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk170_8162 at time 2005627339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005627339 ps, Data Event Time Stamp: 2004541339 ps, Ref Event Time Stamp: 2005627200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk170_8162 at time 2005627339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627339 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk170_8162 at time 2005627340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005627340 ps, Data Event Time Stamp: 2004541340 ps, Ref Event Time Stamp: 2005627200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk170_8162 at time 2005627340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005627340 ps, Ref Event Time Stamp: 2005627200 ps, Data Event Time Stamp: 2005627340 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk170_8162 at time 2005632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632247 ps, Data Event Time Stamp: 2004546247 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk170_8162 at time 2005632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632247 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk170_8162 at time 2005632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632247 ps, Data Event Time Stamp: 2004546247 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk170_8162 at time 2005632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632247 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk170_8162 at time 2005632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632247 ps, Data Event Time Stamp: 2004546247 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk170_8162 at time 2005632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632247 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk170_8162 at time 2005632248 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632248 ps, Data Event Time Stamp: 2004546248 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk170_8162 at time 2005632248 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632248 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632248 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk170_8162 at time 2005632345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632345 ps, Data Event Time Stamp: 2004546345 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk170_8162 at time 2005632345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632345 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk170_8162 at time 2005632345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632345 ps, Data Event Time Stamp: 2004546345 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk170_8162 at time 2005632345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632345 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk170_8162 at time 2005632345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632345 ps, Data Event Time Stamp: 2004546345 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk170_8162 at time 2005632345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632345 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk170_8162 at time 2005632346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005632346 ps, Data Event Time Stamp: 2004546346 ps, Ref Event Time Stamp: 2005632200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk170_8162 at time 2005632346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005632346 ps, Ref Event Time Stamp: 2005632200 ps, Data Event Time Stamp: 2005632346 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[12].Firstff/TChk168_8160 at time 2005642241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642241 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[13].Firstff/TChk168_8160 at time 2005642241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642241 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[14].Firstff/TChk168_8160 at time 2005642241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642241 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[7].Firstff/TChk168_8160 at time 2005642242 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642242 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642242 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk168_8160 at time 2005642339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005642339 ps, Data Event Time Stamp: 2004556339 ps, Ref Event Time Stamp: 2005642200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk168_8160 at time 2005642339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642339 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk168_8160 at time 2005642339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005642339 ps, Data Event Time Stamp: 2004556339 ps, Ref Event Time Stamp: 2005642200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk168_8160 at time 2005642339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642339 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk168_8160 at time 2005642339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005642339 ps, Data Event Time Stamp: 2004556339 ps, Ref Event Time Stamp: 2005642200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk168_8160 at time 2005642339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642339 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk168_8160 at time 2005642340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005642340 ps, Data Event Time Stamp: 2004556340 ps, Ref Event Time Stamp: 2005642200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk168_8160 at time 2005642340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005642340 ps, Ref Event Time Stamp: 2005642200 ps, Data Event Time Stamp: 2005642340 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk168_8160 at time 2005647247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647247 ps, Data Event Time Stamp: 2004561247 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk168_8160 at time 2005647247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647247 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk168_8160 at time 2005647247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647247 ps, Data Event Time Stamp: 2004561247 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk168_8160 at time 2005647247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647247 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk168_8160 at time 2005647247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647247 ps, Data Event Time Stamp: 2004561247 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk168_8160 at time 2005647247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647247 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk168_8160 at time 2005647248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647248 ps, Data Event Time Stamp: 2004561248 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk168_8160 at time 2005647248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647248 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647248 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk168_8160 at time 2005647345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647345 ps, Data Event Time Stamp: 2004561345 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk168_8160 at time 2005647345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647345 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk168_8160 at time 2005647345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647345 ps, Data Event Time Stamp: 2004561345 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk168_8160 at time 2005647345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647345 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk168_8160 at time 2005647345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647345 ps, Data Event Time Stamp: 2004561345 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk168_8160 at time 2005647345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647345 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk168_8160 at time 2005647346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2005647346 ps, Data Event Time Stamp: 2004561346 ps, Ref Event Time Stamp: 2005647200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk168_8160 at time 2005647346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2005647346 ps, Ref Event Time Stamp: 2005647200 ps, Data Event Time Stamp: 2005647346 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk170_8162 at time 2006717259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717259 ps, Data Event Time Stamp: 2005631259 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk170_8162 at time 2006717259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717259 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk170_8162 at time 2006717259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717259 ps, Data Event Time Stamp: 2005631259 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk170_8162 at time 2006717259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717259 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk170_8162 at time 2006717259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717259 ps, Data Event Time Stamp: 2005631259 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk170_8162 at time 2006717259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717259 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk170_8162 at time 2006717260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717260 ps, Data Event Time Stamp: 2005631260 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk170_8162 at time 2006717260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717260 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717260 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk170_8162 at time 2006717357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717357 ps, Data Event Time Stamp: 2005631357 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk170_8162 at time 2006717357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717357 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk170_8162 at time 2006717357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717357 ps, Data Event Time Stamp: 2005631357 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk170_8162 at time 2006717357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717357 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk170_8162 at time 2006717357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717357 ps, Data Event Time Stamp: 2005631357 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk170_8162 at time 2006717357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717357 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk170_8162 at time 2006717358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006717358 ps, Data Event Time Stamp: 2005631358 ps, Ref Event Time Stamp: 2006717200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk170_8162 at time 2006717358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006717358 ps, Ref Event Time Stamp: 2006717200 ps, Data Event Time Stamp: 2006717358 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk168_8160 at time 2006732259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732259 ps, Data Event Time Stamp: 2005646259 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk168_8160 at time 2006732259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732259 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk168_8160 at time 2006732259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732259 ps, Data Event Time Stamp: 2005646259 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk168_8160 at time 2006732259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732259 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk168_8160 at time 2006732259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732259 ps, Data Event Time Stamp: 2005646259 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk168_8160 at time 2006732259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732259 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk168_8160 at time 2006732260 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732260 ps, Data Event Time Stamp: 2005646260 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk168_8160 at time 2006732260 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732260 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732260 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk168_8160 at time 2006732357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732357 ps, Data Event Time Stamp: 2005646357 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk168_8160 at time 2006732357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732357 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk168_8160 at time 2006732357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732357 ps, Data Event Time Stamp: 2005646357 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk168_8160 at time 2006732357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732357 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk168_8160 at time 2006732357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732357 ps, Data Event Time Stamp: 2005646357 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk168_8160 at time 2006732357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732357 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk168_8160 at time 2006732358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2006732358 ps, Data Event Time Stamp: 2005646358 ps, Ref Event Time Stamp: 2006732200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk168_8160 at time 2006732358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2006732358 ps, Ref Event Time Stamp: 2006732200 ps, Data Event Time Stamp: 2006732358 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk170_8162 at time 2007802279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802279 ps, Data Event Time Stamp: 2006716279 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk170_8162 at time 2007802279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802279 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk170_8162 at time 2007802279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802279 ps, Data Event Time Stamp: 2006716279 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk170_8162 at time 2007802279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802279 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk170_8162 at time 2007802279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802279 ps, Data Event Time Stamp: 2006716279 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk170_8162 at time 2007802279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802279 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk170_8162 at time 2007802280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802280 ps, Data Event Time Stamp: 2006716280 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk170_8162 at time 2007802280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802280 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802280 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk170_8162 at time 2007802377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802377 ps, Data Event Time Stamp: 2006716377 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk170_8162 at time 2007802377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802377 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk170_8162 at time 2007802377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802377 ps, Data Event Time Stamp: 2006716377 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk170_8162 at time 2007802377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802377 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk170_8162 at time 2007802377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802377 ps, Data Event Time Stamp: 2006716377 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk170_8162 at time 2007802377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802377 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk170_8162 at time 2007802378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007802378 ps, Data Event Time Stamp: 2006716378 ps, Ref Event Time Stamp: 2007802200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk170_8162 at time 2007802378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007802378 ps, Ref Event Time Stamp: 2007802200 ps, Data Event Time Stamp: 2007802378 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk168_8160 at time 2007817279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817279 ps, Data Event Time Stamp: 2006731279 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk168_8160 at time 2007817279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817279 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk168_8160 at time 2007817279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817279 ps, Data Event Time Stamp: 2006731279 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk168_8160 at time 2007817279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817279 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk168_8160 at time 2007817279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817279 ps, Data Event Time Stamp: 2006731279 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk168_8160 at time 2007817279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817279 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk168_8160 at time 2007817280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817280 ps, Data Event Time Stamp: 2006731280 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk168_8160 at time 2007817280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817280 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817280 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk168_8160 at time 2007817377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817377 ps, Data Event Time Stamp: 2006731377 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk168_8160 at time 2007817377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817377 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk168_8160 at time 2007817377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817377 ps, Data Event Time Stamp: 2006731377 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk168_8160 at time 2007817377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817377 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk168_8160 at time 2007817377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817377 ps, Data Event Time Stamp: 2006731377 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk168_8160 at time 2007817377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817377 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk168_8160 at time 2007817378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2007817378 ps, Data Event Time Stamp: 2006731378 ps, Ref Event Time Stamp: 2007817200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk168_8160 at time 2007817378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2007817378 ps, Ref Event Time Stamp: 2007817200 ps, Data Event Time Stamp: 2007817378 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[92].Firstff/TChk170_8162 at time 2008887201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887201 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[93].Firstff/TChk170_8162 at time 2008887201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887201 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[94].Firstff/TChk170_8162 at time 2008887201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887201 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[87].Firstff/TChk170_8162 at time 2008887202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887202 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887202 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk170_8162 at time 2008887299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887299 ps, Data Event Time Stamp: 2007801299 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk170_8162 at time 2008887299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887299 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk170_8162 at time 2008887299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887299 ps, Data Event Time Stamp: 2007801299 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk170_8162 at time 2008887299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887299 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk170_8162 at time 2008887299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887299 ps, Data Event Time Stamp: 2007801299 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk170_8162 at time 2008887299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887299 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk170_8162 at time 2008887300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887300 ps, Data Event Time Stamp: 2007801300 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk170_8162 at time 2008887300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887300 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887300 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk170_8162 at time 2008887397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887397 ps, Data Event Time Stamp: 2007801397 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk170_8162 at time 2008887397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887397 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk170_8162 at time 2008887397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887397 ps, Data Event Time Stamp: 2007801397 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk170_8162 at time 2008887397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887397 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk170_8162 at time 2008887397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008887397 ps, Data Event Time Stamp: 2007801397 ps, Ref Event Time Stamp: 2008887200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk170_8162 at time 2008887397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008887397 ps, Ref Event Time Stamp: 2008887200 ps, Data Event Time Stamp: 2008887397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[92].Firstff/TChk168_8160 at time 2008902201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902201 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[93].Firstff/TChk168_8160 at time 2008902201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902201 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[94].Firstff/TChk168_8160 at time 2008902201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902201 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[87].Firstff/TChk168_8160 at time 2008902202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902202 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902202 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk168_8160 at time 2008902299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902299 ps, Data Event Time Stamp: 2007816299 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk168_8160 at time 2008902299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902299 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk168_8160 at time 2008902299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902299 ps, Data Event Time Stamp: 2007816299 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk168_8160 at time 2008902299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902299 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk168_8160 at time 2008902299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902299 ps, Data Event Time Stamp: 2007816299 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk168_8160 at time 2008902299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902299 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk168_8160 at time 2008902300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902300 ps, Data Event Time Stamp: 2007816300 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk168_8160 at time 2008902300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902300 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902300 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk168_8160 at time 2008902397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902397 ps, Data Event Time Stamp: 2007816397 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk168_8160 at time 2008902397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902397 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk168_8160 at time 2008902397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902397 ps, Data Event Time Stamp: 2007816397 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk168_8160 at time 2008902397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902397 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk168_8160 at time 2008902397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2008902397 ps, Data Event Time Stamp: 2007816397 ps, Ref Event Time Stamp: 2008902200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk168_8160 at time 2008902397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2008902397 ps, Ref Event Time Stamp: 2008902200 ps, Data Event Time Stamp: 2008902397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[52].Firstff/TChk170_8162 at time 2009972221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972221 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[53].Firstff/TChk170_8162 at time 2009972221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972221 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[54].Firstff/TChk170_8162 at time 2009972221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972221 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[47].Firstff/TChk170_8162 at time 2009972222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972222 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972222 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk170_8162 at time 2009972319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009972319 ps, Data Event Time Stamp: 2008886319 ps, Ref Event Time Stamp: 2009972200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk170_8162 at time 2009972319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972319 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk170_8162 at time 2009972319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009972319 ps, Data Event Time Stamp: 2008886319 ps, Ref Event Time Stamp: 2009972200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk170_8162 at time 2009972319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972319 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk170_8162 at time 2009972319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009972319 ps, Data Event Time Stamp: 2008886319 ps, Ref Event Time Stamp: 2009972200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk170_8162 at time 2009972319 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972319 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk170_8162 at time 2009972320 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009972320 ps, Data Event Time Stamp: 2008886320 ps, Ref Event Time Stamp: 2009972200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk170_8162 at time 2009972320 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009972320 ps, Ref Event Time Stamp: 2009972200 ps, Data Event Time Stamp: 2009972320 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[52].Firstff/TChk168_8160 at time 2009987221 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987221 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[53].Firstff/TChk168_8160 at time 2009987221 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987221 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[54].Firstff/TChk168_8160 at time 2009987221 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987221 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987221 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[47].Firstff/TChk168_8160 at time 2009987222 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987222 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987222 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk168_8160 at time 2009987319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009987319 ps, Data Event Time Stamp: 2008901319 ps, Ref Event Time Stamp: 2009987200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[56].Firstff/TChk168_8160 at time 2009987319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987319 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk168_8160 at time 2009987319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009987319 ps, Data Event Time Stamp: 2008901319 ps, Ref Event Time Stamp: 2009987200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[57].Firstff/TChk168_8160 at time 2009987319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987319 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk168_8160 at time 2009987319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009987319 ps, Data Event Time Stamp: 2008901319 ps, Ref Event Time Stamp: 2009987200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[58].Firstff/TChk168_8160 at time 2009987319 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987319 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987319 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk168_8160 at time 2009987320 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2009987320 ps, Data Event Time Stamp: 2008901320 ps, Ref Event Time Stamp: 2009987200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[51].Firstff/TChk168_8160 at time 2009987320 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2009987320 ps, Ref Event Time Stamp: 2009987200 ps, Data Event Time Stamp: 2009987320 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[12].Firstff/TChk170_8162 at time 2011057241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057241 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[13].Firstff/TChk170_8162 at time 2011057241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057241 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[14].Firstff/TChk170_8162 at time 2011057241 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057241 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[7].Firstff/TChk170_8162 at time 2011057242 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057242 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057242 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk170_8162 at time 2011057339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011057339 ps, Data Event Time Stamp: 2009971339 ps, Ref Event Time Stamp: 2011057200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk170_8162 at time 2011057339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057339 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk170_8162 at time 2011057339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011057339 ps, Data Event Time Stamp: 2009971339 ps, Ref Event Time Stamp: 2011057200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk170_8162 at time 2011057339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057339 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk170_8162 at time 2011057339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011057339 ps, Data Event Time Stamp: 2009971339 ps, Ref Event Time Stamp: 2011057200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk170_8162 at time 2011057339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057339 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk170_8162 at time 2011057340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011057340 ps, Data Event Time Stamp: 2009971340 ps, Ref Event Time Stamp: 2011057200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk170_8162 at time 2011057340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011057340 ps, Ref Event Time Stamp: 2011057200 ps, Data Event Time Stamp: 2011057340 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk170_8162 at time 2011062247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062247 ps, Data Event Time Stamp: 2009976247 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk170_8162 at time 2011062247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062247 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk170_8162 at time 2011062247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062247 ps, Data Event Time Stamp: 2009976247 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk170_8162 at time 2011062247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062247 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk170_8162 at time 2011062247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062247 ps, Data Event Time Stamp: 2009976247 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk170_8162 at time 2011062247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062247 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk170_8162 at time 2011062248 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062248 ps, Data Event Time Stamp: 2009976248 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk170_8162 at time 2011062248 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062248 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062248 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk170_8162 at time 2011062345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062345 ps, Data Event Time Stamp: 2009976345 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk170_8162 at time 2011062345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062345 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk170_8162 at time 2011062345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062345 ps, Data Event Time Stamp: 2009976345 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk170_8162 at time 2011062345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062345 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk170_8162 at time 2011062345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062345 ps, Data Event Time Stamp: 2009976345 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk170_8162 at time 2011062345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062345 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk170_8162 at time 2011062346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011062346 ps, Data Event Time Stamp: 2009976346 ps, Ref Event Time Stamp: 2011062200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk170_8162 at time 2011062346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011062346 ps, Ref Event Time Stamp: 2011062200 ps, Data Event Time Stamp: 2011062346 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[12].Firstff/TChk168_8160 at time 2011072241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072241 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[13].Firstff/TChk168_8160 at time 2011072241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072241 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[14].Firstff/TChk168_8160 at time 2011072241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072241 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072241 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[7].Firstff/TChk168_8160 at time 2011072242 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072242 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072242 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk168_8160 at time 2011072339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011072339 ps, Data Event Time Stamp: 2009986339 ps, Ref Event Time Stamp: 2011072200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[16].Firstff/TChk168_8160 at time 2011072339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072339 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk168_8160 at time 2011072339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011072339 ps, Data Event Time Stamp: 2009986339 ps, Ref Event Time Stamp: 2011072200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[17].Firstff/TChk168_8160 at time 2011072339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072339 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk168_8160 at time 2011072339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011072339 ps, Data Event Time Stamp: 2009986339 ps, Ref Event Time Stamp: 2011072200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[18].Firstff/TChk168_8160 at time 2011072339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072339 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072339 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk168_8160 at time 2011072340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011072340 ps, Data Event Time Stamp: 2009986340 ps, Ref Event Time Stamp: 2011072200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[11].Firstff/TChk168_8160 at time 2011072340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011072340 ps, Ref Event Time Stamp: 2011072200 ps, Data Event Time Stamp: 2011072340 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk168_8160 at time 2011077247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077247 ps, Data Event Time Stamp: 2009991247 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[216].Firstff/TChk168_8160 at time 2011077247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077247 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk168_8160 at time 2011077247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077247 ps, Data Event Time Stamp: 2009991247 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[217].Firstff/TChk168_8160 at time 2011077247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077247 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk168_8160 at time 2011077247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077247 ps, Data Event Time Stamp: 2009991247 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[218].Firstff/TChk168_8160 at time 2011077247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077247 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077247 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk168_8160 at time 2011077248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077248 ps, Data Event Time Stamp: 2009991248 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[211].Firstff/TChk168_8160 at time 2011077248 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077248 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077248 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk168_8160 at time 2011077345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077345 ps, Data Event Time Stamp: 2009991345 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[220].Firstff/TChk168_8160 at time 2011077345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077345 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk168_8160 at time 2011077345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077345 ps, Data Event Time Stamp: 2009991345 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[221].Firstff/TChk168_8160 at time 2011077345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077345 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk168_8160 at time 2011077345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077345 ps, Data Event Time Stamp: 2009991345 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[222].Firstff/TChk168_8160 at time 2011077345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077345 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077345 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk168_8160 at time 2011077346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2011077346 ps, Data Event Time Stamp: 2009991346 ps, Ref Event Time Stamp: 2011077200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[215].Firstff/TChk168_8160 at time 2011077346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2011077346 ps, Ref Event Time Stamp: 2011077200 ps, Data Event Time Stamp: 2011077346 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk170_8162 at time 2012147259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147259 ps, Data Event Time Stamp: 2011061259 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk170_8162 at time 2012147259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147259 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk170_8162 at time 2012147259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147259 ps, Data Event Time Stamp: 2011061259 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk170_8162 at time 2012147259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147259 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk170_8162 at time 2012147259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147259 ps, Data Event Time Stamp: 2011061259 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk170_8162 at time 2012147259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147259 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk170_8162 at time 2012147260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147260 ps, Data Event Time Stamp: 2011061260 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk170_8162 at time 2012147260 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147260 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147260 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk170_8162 at time 2012147357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147357 ps, Data Event Time Stamp: 2011061357 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk170_8162 at time 2012147357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147357 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk170_8162 at time 2012147357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147357 ps, Data Event Time Stamp: 2011061357 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk170_8162 at time 2012147357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147357 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk170_8162 at time 2012147357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147357 ps, Data Event Time Stamp: 2011061357 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk170_8162 at time 2012147357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147357 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk170_8162 at time 2012147358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012147358 ps, Data Event Time Stamp: 2011061358 ps, Ref Event Time Stamp: 2012147200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk170_8162 at time 2012147358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012147358 ps, Ref Event Time Stamp: 2012147200 ps, Data Event Time Stamp: 2012147358 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk168_8160 at time 2012162259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162259 ps, Data Event Time Stamp: 2011076259 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[176].Firstff/TChk168_8160 at time 2012162259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162259 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk168_8160 at time 2012162259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162259 ps, Data Event Time Stamp: 2011076259 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[177].Firstff/TChk168_8160 at time 2012162259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162259 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk168_8160 at time 2012162259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162259 ps, Data Event Time Stamp: 2011076259 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[178].Firstff/TChk168_8160 at time 2012162259 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162259 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162259 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk168_8160 at time 2012162260 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162260 ps, Data Event Time Stamp: 2011076260 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[171].Firstff/TChk168_8160 at time 2012162260 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162260 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162260 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk168_8160 at time 2012162357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162357 ps, Data Event Time Stamp: 2011076357 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[180].Firstff/TChk168_8160 at time 2012162357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162357 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk168_8160 at time 2012162357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162357 ps, Data Event Time Stamp: 2011076357 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[181].Firstff/TChk168_8160 at time 2012162357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162357 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk168_8160 at time 2012162357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162357 ps, Data Event Time Stamp: 2011076357 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[182].Firstff/TChk168_8160 at time 2012162357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162357 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162357 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk168_8160 at time 2012162358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2012162358 ps, Data Event Time Stamp: 2011076358 ps, Ref Event Time Stamp: 2012162200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[175].Firstff/TChk168_8160 at time 2012162358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2012162358 ps, Ref Event Time Stamp: 2012162200 ps, Data Event Time Stamp: 2012162358 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk170_8162 at time 2013232279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232279 ps, Data Event Time Stamp: 2012146279 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk170_8162 at time 2013232279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232279 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk170_8162 at time 2013232279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232279 ps, Data Event Time Stamp: 2012146279 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk170_8162 at time 2013232279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232279 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk170_8162 at time 2013232279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232279 ps, Data Event Time Stamp: 2012146279 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk170_8162 at time 2013232279 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232279 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk170_8162 at time 2013232280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232280 ps, Data Event Time Stamp: 2012146280 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk170_8162 at time 2013232280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232280 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232280 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk170_8162 at time 2013232377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232377 ps, Data Event Time Stamp: 2012146377 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk170_8162 at time 2013232377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232377 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk170_8162 at time 2013232377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232377 ps, Data Event Time Stamp: 2012146377 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk170_8162 at time 2013232377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232377 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk170_8162 at time 2013232377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232377 ps, Data Event Time Stamp: 2012146377 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk170_8162 at time 2013232377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232377 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk170_8162 at time 2013232378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013232378 ps, Data Event Time Stamp: 2012146378 ps, Ref Event Time Stamp: 2013232200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk170_8162 at time 2013232378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013232378 ps, Ref Event Time Stamp: 2013232200 ps, Data Event Time Stamp: 2013232378 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk168_8160 at time 2013247279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247279 ps, Data Event Time Stamp: 2012161279 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[136].Firstff/TChk168_8160 at time 2013247279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247279 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk168_8160 at time 2013247279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247279 ps, Data Event Time Stamp: 2012161279 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[137].Firstff/TChk168_8160 at time 2013247279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247279 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk168_8160 at time 2013247279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247279 ps, Data Event Time Stamp: 2012161279 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[138].Firstff/TChk168_8160 at time 2013247279 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247279 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247279 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk168_8160 at time 2013247280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247280 ps, Data Event Time Stamp: 2012161280 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[131].Firstff/TChk168_8160 at time 2013247280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247280 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247280 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk168_8160 at time 2013247377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247377 ps, Data Event Time Stamp: 2012161377 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[140].Firstff/TChk168_8160 at time 2013247377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247377 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk168_8160 at time 2013247377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247377 ps, Data Event Time Stamp: 2012161377 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[141].Firstff/TChk168_8160 at time 2013247377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247377 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk168_8160 at time 2013247377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247377 ps, Data Event Time Stamp: 2012161377 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[142].Firstff/TChk168_8160 at time 2013247377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247377 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247377 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk168_8160 at time 2013247378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2013247378 ps, Data Event Time Stamp: 2012161378 ps, Ref Event Time Stamp: 2013247200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[135].Firstff/TChk168_8160 at time 2013247378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2013247378 ps, Ref Event Time Stamp: 2013247200 ps, Data Event Time Stamp: 2013247378 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[92].Firstff/TChk170_8162 at time 2014317201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317201 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[93].Firstff/TChk170_8162 at time 2014317201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317201 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[94].Firstff/TChk170_8162 at time 2014317201 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317201 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[87].Firstff/TChk170_8162 at time 2014317202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317202 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317202 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk170_8162 at time 2014317299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317299 ps, Data Event Time Stamp: 2013231299 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk170_8162 at time 2014317299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317299 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk170_8162 at time 2014317299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317299 ps, Data Event Time Stamp: 2013231299 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk170_8162 at time 2014317299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317299 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk170_8162 at time 2014317299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317299 ps, Data Event Time Stamp: 2013231299 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk170_8162 at time 2014317299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317299 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk170_8162 at time 2014317300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317300 ps, Data Event Time Stamp: 2013231300 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk170_8162 at time 2014317300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317300 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317300 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk170_8162 at time 2014317397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317397 ps, Data Event Time Stamp: 2013231397 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk170_8162 at time 2014317397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317397 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk170_8162 at time 2014317397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317397 ps, Data Event Time Stamp: 2013231397 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk170_8162 at time 2014317397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317397 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk170_8162 at time 2014317397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014317397 ps, Data Event Time Stamp: 2013231397 ps, Ref Event Time Stamp: 2014317200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk170_8162 at time 2014317397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014317397 ps, Ref Event Time Stamp: 2014317200 ps, Data Event Time Stamp: 2014317397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[92].Firstff/TChk168_8160 at time 2014332201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332201 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[93].Firstff/TChk168_8160 at time 2014332201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332201 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[94].Firstff/TChk168_8160 at time 2014332201 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332201 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332201 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[87].Firstff/TChk168_8160 at time 2014332202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332202 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332202 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk168_8160 at time 2014332299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332299 ps, Data Event Time Stamp: 2013246299 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[96].Firstff/TChk168_8160 at time 2014332299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332299 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk168_8160 at time 2014332299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332299 ps, Data Event Time Stamp: 2013246299 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[97].Firstff/TChk168_8160 at time 2014332299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332299 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk168_8160 at time 2014332299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332299 ps, Data Event Time Stamp: 2013246299 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[98].Firstff/TChk168_8160 at time 2014332299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332299 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332299 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk168_8160 at time 2014332300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332300 ps, Data Event Time Stamp: 2013246300 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[91].Firstff/TChk168_8160 at time 2014332300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332300 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332300 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk168_8160 at time 2014332397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332397 ps, Data Event Time Stamp: 2013246397 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[100].Firstff/TChk168_8160 at time 2014332397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332397 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk168_8160 at time 2014332397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332397 ps, Data Event Time Stamp: 2013246397 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[101].Firstff/TChk168_8160 at time 2014332397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332397 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332397 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk168_8160 at time 2014332397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2014332397 ps, Data Event Time Stamp: 2013246397 ps, Ref Event Time Stamp: 2014332200 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_tdc/u_FineDelay/genblk2[102].Firstff/TChk168_8160 at time 2014332397 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2014332397 ps, Ref Event Time Stamp: 2014332200 ps, Data Event Time Stamp: 2014332397 ps, Limit: 198 ps
$finish called at time : 2014503 ns : File "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top_tb.v" Line 209
INFO: xsimkernel Simulation Memory Usage: 52544 KB (Peak: 52544 KB), Simulation CPU Usage: 861077 ms
