$version Generated by VerilatedVcd $end
$date Fri Jan 14 23:23:08 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # data_i(0) $end
  $var wire  1 $ data_i(1) $end
  $var wire  1 % data_i(2) $end
  $var wire  1 & data_i(3) $end
  $var wire  1 ' data_i(4) $end
  $var wire  1 ( data_i(5) $end
  $var wire  1 ) data_i(6) $end
  $var wire  1 * data_i(7) $end
  $var wire  1 c data_o(0) $end
  $var wire  1 d data_o(1) $end
  $var wire  1 e data_o(2) $end
  $var wire  1 f data_o(3) $end
  $var wire  1 g data_o(4) $end
  $var wire  1 h data_o(5) $end
  $var wire  1 i data_o(6) $end
  $var wire  1 j data_o(7) $end
  $scope module xor_stage $end
   $var wire  1 # data_i(0) $end
   $var wire  1 $ data_i(1) $end
   $var wire  1 % data_i(2) $end
   $var wire  1 & data_i(3) $end
   $var wire  1 ' data_i(4) $end
   $var wire  1 ( data_i(5) $end
   $var wire  1 ) data_i(6) $end
   $var wire  1 * data_i(7) $end
   $var wire  1 c data_o(0) $end
   $var wire  1 d data_o(1) $end
   $var wire  1 e data_o(2) $end
   $var wire  1 f data_o(3) $end
   $var wire  1 g data_o(4) $end
   $var wire  1 h data_o(5) $end
   $var wire  1 i data_o(6) $end
   $var wire  1 j data_o(7) $end
  $upscope $end
 $upscope $end
$enddefinitions $end


