// Seed: 764249220
module module_0;
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4,
    output supply0 id_5,
    input tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    input tri0 id_11,
    output wor id_12,
    output wor id_13,
    input supply0 id_14,
    input wand id_15
);
  reg  id_17;
  wire id_18;
  assign id_5 = 1 == id_6;
  module_0 modCall_1 ();
  assign id_5 = ~1'b0;
  initial begin : LABEL_0
    id_17 <= !1;
  end
endmodule
