-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity runOne_Reset is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    IDX_pd : OUT STD_LOGIC_VECTOR (7 downto 0);
    IDX_pd_ap_vld : OUT STD_LOGIC;
    idx_pd_r : OUT STD_LOGIC_VECTOR (3 downto 0);
    idx_pd_r_ap_vld : OUT STD_LOGIC;
    IDX_pd_modulo : OUT STD_LOGIC_VECTOR (6 downto 0);
    IDX_pd_modulo_ap_vld : OUT STD_LOGIC;
    IDX_pd_bypass : OUT STD_LOGIC_VECTOR (7 downto 0);
    IDX_pd_bypass_ap_vld : OUT STD_LOGIC;
    bypassOptIdx : OUT STD_LOGIC_VECTOR (7 downto 0);
    bypassOptIdx_ap_vld : OUT STD_LOGIC;
    bypassOpt : OUT STD_LOGIC_VECTOR (7 downto 0);
    bypassOpt_ap_vld : OUT STD_LOGIC;
    bypassSrcOpt : OUT STD_LOGIC_VECTOR (7 downto 0);
    bypassSrcOpt_ap_vld : OUT STD_LOGIC;
    bypassTgtOpt : OUT STD_LOGIC_VECTOR (6 downto 0);
    bypassTgtOpt_ap_vld : OUT STD_LOGIC;
    predTile1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    predTile1_ap_vld : OUT STD_LOGIC;
    bypassSrcTile : OUT STD_LOGIC_VECTOR (4 downto 0);
    bypassSrcTile_ap_vld : OUT STD_LOGIC;
    bypassTgtTile : OUT STD_LOGIC_VECTOR (3 downto 0);
    bypassTgtTile_ap_vld : OUT STD_LOGIC;
    dependency_forward : OUT STD_LOGIC_VECTOR (0 downto 0);
    dependency_forward_ap_vld : OUT STD_LOGIC;
    dependency_backward : OUT STD_LOGIC_VECTOR (0 downto 0);
    dependency_backward_ap_vld : OUT STD_LOGIC;
    kernel_idx : IN STD_LOGIC_VECTOR (2 downto 0);
    DFG_NodesCount_kernels_values_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    DFG_NodesCount_kernels_values_ce0 : OUT STD_LOGIC;
    DFG_NodesCount_kernels_values_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    bypassOpt_wrAddr : OUT STD_LOGIC_VECTOR (7 downto 0);
    bypassOpt_wrAddr_ap_vld : OUT STD_LOGIC;
    predecessors_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    predecessors_ce0 : OUT STD_LOGIC;
    predecessors_we0 : OUT STD_LOGIC;
    predecessors_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    placement_dynamic_bypass_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    placement_dynamic_bypass_ce0 : OUT STD_LOGIC;
    placement_dynamic_bypass_we0 : OUT STD_LOGIC;
    placement_dynamic_bypass_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    placement_dynamic_occupy_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    placement_dynamic_occupy_ce0 : OUT STD_LOGIC;
    placement_dynamic_occupy_we0 : OUT STD_LOGIC;
    placement_dynamic_occupy_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    placement_dynamic_bypass_occupy_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    placement_dynamic_bypass_occupy_ce0 : OUT STD_LOGIC;
    placement_dynamic_bypass_occupy_we0 : OUT STD_LOGIC;
    placement_dynamic_bypass_occupy_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    placement_dynamic_dict_Opt2PC_keys_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    placement_dynamic_dict_Opt2PC_keys_ce0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2PC_keys_we0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2PC_keys_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    placement_dynamic_dict_Opt2PC_values_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    placement_dynamic_dict_Opt2PC_values_ce0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2PC_values_we0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2PC_values_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    placement_dynamic_dict_Opt2Tile_keys_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    placement_dynamic_dict_Opt2Tile_keys_ce0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2Tile_keys_we0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2Tile_keys_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    placement_dynamic_dict_Opt2Tile_values_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    placement_dynamic_dict_Opt2Tile_values_ce0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2Tile_values_we0 : OUT STD_LOGIC;
    placement_dynamic_dict_Opt2Tile_values_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    placement_done_values_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    placement_done_values_ce0 : OUT STD_LOGIC;
    placement_done_values_we0 : OUT STD_LOGIC;
    placement_done_values_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    dependency_predecessor_values_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    dependency_predecessor_values_ce0 : OUT STD_LOGIC;
    dependency_predecessor_values_we0 : OUT STD_LOGIC;
    dependency_predecessor_values_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dependency_successor_values_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    dependency_successor_values_ce0 : OUT STD_LOGIC;
    dependency_successor_values_we0 : OUT STD_LOGIC;
    dependency_successor_values_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    curOptPotentialPlacement_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    curOptPotentialPlacement_ce0 : OUT STD_LOGIC;
    curOptPotentialPlacement_we0 : OUT STD_LOGIC;
    curOptPotentialPlacement_d0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of runOne_Reset is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_64 : STD_LOGIC_VECTOR (7 downto 0) := "01100100";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_64 : STD_LOGIC_VECTOR (9 downto 0) := "0001100100";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mul_ln727_fu_366_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln727_reg_510 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal DFG_NodesCount_kernels_values_load_reg_517 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln724_fu_459_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln724_reg_539 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln677_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln736_fu_488_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln736_reg_544 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_idle : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_ready : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_ce0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_we0 : STD_LOGIC;
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg : STD_LOGIC := '0';
    signal grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln719_fu_275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_fu_385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln674_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln677_fu_415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_142 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln674_fu_396_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_11_fu_146 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln677_fu_426_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln727_fu_366_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln727_fu_366_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_437_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_7_fu_448_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln724_fu_444_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln724_1_fu_455_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_466_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln736_fu_473_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln736_1_fu_484_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal mul_ln727_fu_366_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_bypass_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        placement_dynamic_bypass_ce0 : OUT STD_LOGIC;
        placement_dynamic_bypass_we0 : OUT STD_LOGIC;
        placement_dynamic_bypass_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_occupy_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        placement_dynamic_occupy_ce0 : OUT STD_LOGIC;
        placement_dynamic_occupy_we0 : OUT STD_LOGIC;
        placement_dynamic_occupy_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_bypass_occupy_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        placement_dynamic_bypass_occupy_ce0 : OUT STD_LOGIC;
        placement_dynamic_bypass_occupy_we0 : OUT STD_LOGIC;
        placement_dynamic_bypass_occupy_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_704_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_keys_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_dynamic_dict_Opt2PC_keys_ce0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_keys_we0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_keys_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_707_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_values_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_dynamic_dict_Opt2PC_values_ce0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_values_we0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_values_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_710_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_keys_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_dynamic_dict_Opt2Tile_keys_ce0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_keys_we0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_keys_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_713_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_values_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_dynamic_dict_Opt2Tile_values_ce0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_values_we0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_values_d0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_716_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        placement_done_values_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_done_values_ce0 : OUT STD_LOGIC;
        placement_done_values_we0 : OUT STD_LOGIC;
        placement_done_values_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln724 : IN STD_LOGIC_VECTOR (9 downto 0);
        mul_ln727 : IN STD_LOGIC_VECTOR (9 downto 0);
        dependency_predecessor_values_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dependency_predecessor_values_ce0 : OUT STD_LOGIC;
        dependency_predecessor_values_we0 : OUT STD_LOGIC;
        dependency_predecessor_values_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln736 : IN STD_LOGIC_VECTOR (10 downto 0);
        mul_ln727 : IN STD_LOGIC_VECTOR (9 downto 0);
        dependency_successor_values_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        dependency_successor_values_ce0 : OUT STD_LOGIC;
        dependency_successor_values_we0 : OUT STD_LOGIC;
        dependency_successor_values_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_Reset_Pipeline_VITIS_LOOP_719_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DFG_NodesCount_kernels_values_load : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln727 : IN STD_LOGIC_VECTOR (9 downto 0);
        placement_dynamic_dict_Opt2PC_keys_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_dynamic_dict_Opt2PC_keys_ce0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_keys_we0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2PC_keys_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        placement_dynamic_dict_Opt2Tile_keys_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        placement_dynamic_dict_Opt2Tile_keys_ce0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_keys_we0 : OUT STD_LOGIC;
        placement_dynamic_dict_Opt2Tile_keys_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component runOne_mul_3ns_8ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191 : component runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_ready,
        placement_dynamic_bypass_address0 => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_address0,
        placement_dynamic_bypass_ce0 => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_ce0,
        placement_dynamic_bypass_we0 => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_we0,
        placement_dynamic_bypass_d0 => grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_d0);

    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197 : component runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_ready,
        placement_dynamic_occupy_address0 => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_address0,
        placement_dynamic_occupy_ce0 => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_ce0,
        placement_dynamic_occupy_we0 => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_we0,
        placement_dynamic_occupy_d0 => grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_d0);

    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203 : component runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_ready,
        placement_dynamic_bypass_occupy_address0 => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_address0,
        placement_dynamic_bypass_occupy_ce0 => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_ce0,
        placement_dynamic_bypass_occupy_we0 => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_we0,
        placement_dynamic_bypass_occupy_d0 => grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_d0);

    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209 : component runOne_Reset_Pipeline_VITIS_LOOP_704_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_ready,
        placement_dynamic_dict_Opt2PC_keys_address0 => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_address0,
        placement_dynamic_dict_Opt2PC_keys_ce0 => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_ce0,
        placement_dynamic_dict_Opt2PC_keys_we0 => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_we0,
        placement_dynamic_dict_Opt2PC_keys_d0 => grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_d0);

    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215 : component runOne_Reset_Pipeline_VITIS_LOOP_707_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_ready,
        placement_dynamic_dict_Opt2PC_values_address0 => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_address0,
        placement_dynamic_dict_Opt2PC_values_ce0 => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_ce0,
        placement_dynamic_dict_Opt2PC_values_we0 => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_we0,
        placement_dynamic_dict_Opt2PC_values_d0 => grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_d0);

    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221 : component runOne_Reset_Pipeline_VITIS_LOOP_710_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_ready,
        placement_dynamic_dict_Opt2Tile_keys_address0 => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_address0,
        placement_dynamic_dict_Opt2Tile_keys_ce0 => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_ce0,
        placement_dynamic_dict_Opt2Tile_keys_we0 => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_we0,
        placement_dynamic_dict_Opt2Tile_keys_d0 => grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_d0);

    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227 : component runOne_Reset_Pipeline_VITIS_LOOP_713_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_ready,
        placement_dynamic_dict_Opt2Tile_values_address0 => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_address0,
        placement_dynamic_dict_Opt2Tile_values_ce0 => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_ce0,
        placement_dynamic_dict_Opt2Tile_values_we0 => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_we0,
        placement_dynamic_dict_Opt2Tile_values_d0 => grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_d0);

    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233 : component runOne_Reset_Pipeline_VITIS_LOOP_716_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_ready,
        placement_done_values_address0 => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_address0,
        placement_done_values_ce0 => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_ce0,
        placement_done_values_we0 => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_we0,
        placement_done_values_d0 => grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_d0);

    grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239 : component runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_ready,
        add_ln724 => add_ln724_reg_539,
        mul_ln727 => mul_ln727_reg_510,
        dependency_predecessor_values_address0 => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_address0,
        dependency_predecessor_values_ce0 => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_ce0,
        dependency_predecessor_values_we0 => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_we0,
        dependency_predecessor_values_d0 => grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_d0);

    grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249 : component runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_ready,
        add_ln736 => add_ln736_reg_544,
        mul_ln727 => mul_ln727_reg_510,
        dependency_successor_values_address0 => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_address0,
        dependency_successor_values_ce0 => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_ce0,
        dependency_successor_values_we0 => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_we0,
        dependency_successor_values_d0 => grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_d0);

    grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259 : component runOne_Reset_Pipeline_VITIS_LOOP_719_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start,
        ap_done => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done,
        ap_idle => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_idle,
        ap_ready => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_ready,
        DFG_NodesCount_kernels_values_load => DFG_NodesCount_kernels_values_load_reg_517,
        mul_ln727 => mul_ln727_reg_510,
        placement_dynamic_dict_Opt2PC_keys_address0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_address0,
        placement_dynamic_dict_Opt2PC_keys_ce0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_ce0,
        placement_dynamic_dict_Opt2PC_keys_we0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_we0,
        placement_dynamic_dict_Opt2PC_keys_d0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_d0,
        placement_dynamic_dict_Opt2Tile_keys_address0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_address0,
        placement_dynamic_dict_Opt2Tile_keys_ce0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_ce0,
        placement_dynamic_dict_Opt2Tile_keys_we0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_we0,
        placement_dynamic_dict_Opt2Tile_keys_d0 => grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_d0);

    mul_3ns_8ns_10_1_1_U24 : component runOne_mul_3ns_8ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln727_fu_366_p0,
        din1 => mul_ln727_fu_366_p1,
        dout => mul_ln727_fu_366_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then 
                    grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_ready = ap_const_logic_1)) then 
                    grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_11_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln674_fu_390_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_11_fu_146 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_0))) then 
                i_11_fu_146 <= add_ln677_fu_426_p2;
            end if; 
        end if;
    end process;

    i_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_142 <= ap_const_lv4_0;
            elsif (((icmp_ln674_fu_390_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_fu_142 <= add_ln674_fu_396_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                DFG_NodesCount_kernels_values_load_reg_517 <= DFG_NodesCount_kernels_values_q0;
                mul_ln727_reg_510 <= mul_ln727_fu_366_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_1))) then
                    add_ln724_reg_539(9 downto 1) <= add_ln724_fu_459_p2(9 downto 1);
                    add_ln736_reg_544(10 downto 2) <= add_ln736_fu_488_p2(10 downto 2);
            end if;
        end if;
    end process;
    add_ln724_reg_539(0) <= '0';
    add_ln736_reg_544(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln677_fu_420_p2, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state3, icmp_ln674_fu_390_p2, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln674_fu_390_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    DFG_NodesCount_kernels_values_address0 <= zext_ln719_fu_275_p1(3 - 1 downto 0);

    DFG_NodesCount_kernels_values_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            DFG_NodesCount_kernels_values_ce0 <= ap_const_logic_1;
        else 
            DFG_NodesCount_kernels_values_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    IDX_pd <= ap_const_lv8_0;

    IDX_pd_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDX_pd_ap_vld <= ap_const_logic_1;
        else 
            IDX_pd_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    IDX_pd_bypass <= ap_const_lv8_0;

    IDX_pd_bypass_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDX_pd_bypass_ap_vld <= ap_const_logic_1;
        else 
            IDX_pd_bypass_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    IDX_pd_modulo <= ap_const_lv7_0;

    IDX_pd_modulo_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDX_pd_modulo_ap_vld <= ap_const_logic_1;
        else 
            IDX_pd_modulo_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln674_fu_396_p2 <= std_logic_vector(unsigned(i_fu_142) + unsigned(ap_const_lv4_1));
    add_ln677_fu_426_p2 <= std_logic_vector(unsigned(i_11_fu_146) + unsigned(ap_const_lv5_1));
    add_ln724_fu_459_p2 <= std_logic_vector(unsigned(zext_ln724_fu_444_p1) + unsigned(zext_ln724_1_fu_455_p1));
    add_ln736_fu_488_p2 <= std_logic_vector(unsigned(zext_ln736_fu_473_p1) + unsigned(zext_ln736_1_fu_484_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done)
    begin
        if ((grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_done, grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_done, grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_done, grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_done, grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_done, grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_done, grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_done, grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_done, grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_done, grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_done = ap_const_logic_0) or (grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done, ap_CS_fsm_state7)
    begin
        if ((((grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done, ap_CS_fsm_state7)
    begin
        if (((grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bypassOpt <= ap_const_lv8_FF;
    bypassOptIdx <= ap_const_lv8_64;

    bypassOptIdx_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassOptIdx_ap_vld <= ap_const_logic_1;
        else 
            bypassOptIdx_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    bypassOpt_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassOpt_ap_vld <= ap_const_logic_1;
        else 
            bypassOpt_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bypassOpt_wrAddr <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DFG_NodesCount_kernels_values_q0),8));

    bypassOpt_wrAddr_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassOpt_wrAddr_ap_vld <= ap_const_logic_1;
        else 
            bypassOpt_wrAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bypassSrcOpt <= ap_const_lv8_FF;

    bypassSrcOpt_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassSrcOpt_ap_vld <= ap_const_logic_1;
        else 
            bypassSrcOpt_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bypassSrcTile <= ap_const_lv5_1F;

    bypassSrcTile_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassSrcTile_ap_vld <= ap_const_logic_1;
        else 
            bypassSrcTile_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bypassTgtOpt <= ap_const_lv7_7F;

    bypassTgtOpt_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassTgtOpt_ap_vld <= ap_const_logic_1;
        else 
            bypassTgtOpt_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bypassTgtTile <= ap_const_lv4_F;

    bypassTgtTile_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bypassTgtTile_ap_vld <= ap_const_logic_1;
        else 
            bypassTgtTile_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    curOptPotentialPlacement_address0 <= zext_ln677_fu_415_p1(4 - 1 downto 0);

    curOptPotentialPlacement_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            curOptPotentialPlacement_ce0 <= ap_const_logic_1;
        else 
            curOptPotentialPlacement_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    curOptPotentialPlacement_d0 <= ap_const_lv5_1F;

    curOptPotentialPlacement_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln677_fu_420_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln677_fu_420_p2 = ap_const_lv1_0))) then 
            curOptPotentialPlacement_we0 <= ap_const_logic_1;
        else 
            curOptPotentialPlacement_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dependency_backward <= ap_const_lv1_0;

    dependency_backward_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dependency_backward_ap_vld <= ap_const_logic_1;
        else 
            dependency_backward_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dependency_forward <= ap_const_lv1_0;

    dependency_forward_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dependency_forward_ap_vld <= ap_const_logic_1;
        else 
            dependency_forward_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dependency_predecessor_values_address0 <= grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_address0;
    dependency_predecessor_values_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_ce0;
    dependency_predecessor_values_d0 <= grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_d0;
    dependency_predecessor_values_we0 <= grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_dependency_predecessor_values_we0;
    dependency_successor_values_address0 <= grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_address0;
    dependency_successor_values_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_ce0;
    dependency_successor_values_d0 <= grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_d0;
    dependency_successor_values_we0 <= grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_dependency_successor_values_we0;
    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_fu_239_ap_start_reg;
    grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start <= grp_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_fu_249_ap_start_reg;
    icmp_ln674_fu_390_p2 <= "1" when (i_fu_142 = ap_const_lv4_A) else "0";
    icmp_ln677_fu_420_p2 <= "1" when (i_11_fu_146 = ap_const_lv5_10) else "0";
    idx_pd_r <= ap_const_lv4_0;

    idx_pd_r_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            idx_pd_r_ap_vld <= ap_const_logic_1;
        else 
            idx_pd_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln727_fu_366_p0 <= mul_ln727_fu_366_p00(3 - 1 downto 0);
    mul_ln727_fu_366_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_idx),10));
    mul_ln727_fu_366_p1 <= ap_const_lv10_64(8 - 1 downto 0);
    placement_done_values_address0 <= grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_address0;
    placement_done_values_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_ce0;
    placement_done_values_d0 <= grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_d0;
    placement_done_values_we0 <= grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_233_placement_done_values_we0;
    placement_dynamic_bypass_address0 <= grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_address0;
    placement_dynamic_bypass_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_ce0;
    placement_dynamic_bypass_d0 <= grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_d0;
    placement_dynamic_bypass_occupy_address0 <= grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_address0;
    placement_dynamic_bypass_occupy_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_ce0;
    placement_dynamic_bypass_occupy_d0 <= grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_d0;
    placement_dynamic_bypass_occupy_we0 <= grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_203_placement_dynamic_bypass_occupy_we0;
    placement_dynamic_bypass_we0 <= grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_191_placement_dynamic_bypass_we0;

    placement_dynamic_dict_Opt2PC_keys_address0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_address0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2PC_keys_address0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2PC_keys_address0 <= grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_address0;
        else 
            placement_dynamic_dict_Opt2PC_keys_address0 <= "XXXXXXX";
        end if; 
    end process;


    placement_dynamic_dict_Opt2PC_keys_ce0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_ce0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2PC_keys_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2PC_keys_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_ce0;
        else 
            placement_dynamic_dict_Opt2PC_keys_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    placement_dynamic_dict_Opt2PC_keys_d0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_d0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2PC_keys_d0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2PC_keys_d0 <= grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_d0;
        else 
            placement_dynamic_dict_Opt2PC_keys_d0 <= "XXXXXXXX";
        end if; 
    end process;


    placement_dynamic_dict_Opt2PC_keys_we0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_we0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2PC_keys_we0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2PC_keys_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2PC_keys_we0 <= grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_209_placement_dynamic_dict_Opt2PC_keys_we0;
        else 
            placement_dynamic_dict_Opt2PC_keys_we0 <= ap_const_logic_0;
        end if; 
    end process;

    placement_dynamic_dict_Opt2PC_values_address0 <= grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_address0;
    placement_dynamic_dict_Opt2PC_values_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_ce0;
    placement_dynamic_dict_Opt2PC_values_d0 <= grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_d0;
    placement_dynamic_dict_Opt2PC_values_we0 <= grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_215_placement_dynamic_dict_Opt2PC_values_we0;

    placement_dynamic_dict_Opt2Tile_keys_address0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_address0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2Tile_keys_address0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2Tile_keys_address0 <= grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_address0;
        else 
            placement_dynamic_dict_Opt2Tile_keys_address0 <= "XXXXXXX";
        end if; 
    end process;


    placement_dynamic_dict_Opt2Tile_keys_ce0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_ce0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2Tile_keys_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2Tile_keys_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_ce0;
        else 
            placement_dynamic_dict_Opt2Tile_keys_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    placement_dynamic_dict_Opt2Tile_keys_d0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_d0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2Tile_keys_d0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2Tile_keys_d0 <= grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_d0;
        else 
            placement_dynamic_dict_Opt2Tile_keys_d0 <= "XXXXXXXX";
        end if; 
    end process;


    placement_dynamic_dict_Opt2Tile_keys_we0_assign_proc : process(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_we0, grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            placement_dynamic_dict_Opt2Tile_keys_we0 <= grp_Reset_Pipeline_VITIS_LOOP_719_18_fu_259_placement_dynamic_dict_Opt2Tile_keys_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            placement_dynamic_dict_Opt2Tile_keys_we0 <= grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_221_placement_dynamic_dict_Opt2Tile_keys_we0;
        else 
            placement_dynamic_dict_Opt2Tile_keys_we0 <= ap_const_logic_0;
        end if; 
    end process;

    placement_dynamic_dict_Opt2Tile_values_address0 <= grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_address0;
    placement_dynamic_dict_Opt2Tile_values_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_ce0;
    placement_dynamic_dict_Opt2Tile_values_d0 <= grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_d0;
    placement_dynamic_dict_Opt2Tile_values_we0 <= grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_227_placement_dynamic_dict_Opt2Tile_values_we0;
    placement_dynamic_occupy_address0 <= grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_address0;
    placement_dynamic_occupy_ce0 <= grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_ce0;
    placement_dynamic_occupy_d0 <= grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_d0;
    placement_dynamic_occupy_we0 <= grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_197_placement_dynamic_occupy_we0;
    predTile1 <= ap_const_lv4_F;

    predTile1_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            predTile1_ap_vld <= ap_const_logic_1;
        else 
            predTile1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    predecessors_address0 <= zext_ln674_fu_385_p1(4 - 1 downto 0);

    predecessors_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            predecessors_ce0 <= ap_const_logic_1;
        else 
            predecessors_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    predecessors_d0 <= ap_const_lv8_0;

    predecessors_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln674_fu_390_p2)
    begin
        if (((icmp_ln674_fu_390_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            predecessors_we0 <= ap_const_logic_1;
        else 
            predecessors_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_7_fu_448_p3 <= (DFG_NodesCount_kernels_values_load_reg_517 & ap_const_lv1_0);
    tmp_8_fu_466_p3 <= (DFG_NodesCount_kernels_values_load_reg_517 & ap_const_lv4_0);
    tmp_9_fu_477_p3 <= (DFG_NodesCount_kernels_values_load_reg_517 & ap_const_lv2_0);
    tmp_s_fu_437_p3 <= (DFG_NodesCount_kernels_values_load_reg_517 & ap_const_lv3_0);
    zext_ln674_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_142),64));
    zext_ln677_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_11_fu_146),64));
    zext_ln719_fu_275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_idx),64));
    zext_ln724_1_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_448_p3),10));
    zext_ln724_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_437_p3),10));
    zext_ln736_1_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_477_p3),11));
    zext_ln736_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_466_p3),11));
end behav;
