C:/Users/lenovo/Documents/GitHub/digital-design-with-verilog/04_4bit_adder/4_bit_adder.v {1 {vlog -work work -stats=none C:/Users/lenovo/Documents/GitHub/digital-design-with-verilog/04_4bit_adder/4_bit_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder
-- Compiling module four_bit_adder

Top level modules:
	four_bit_adder

} {} {}} C:/Users/lenovo/Documents/GitHub/digital-design-with-verilog/04_4bit_adder/tb_4_bit_adder.v {1 {vlog -work work -stats=none C:/Users/lenovo/Documents/GitHub/digital-design-with-verilog/04_4bit_adder/tb_4_bit_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_4_bit_adder

Top level modules:
	tb_4_bit_adder

} {} {}}
