Test case 515

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 903c2676
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=01110110000000000011110010010000
    Iverilog=01110110001001100011110010010000
    CXXRTL=01110110001001100011110010010000
    CXXSLG=01110110001001100011110010010000
    CXXSLG_SV2V=01110110001001100011110010010000
    Xcelium=01110110001001100011110010010000
