Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "I:/IIT/Process/edk/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:2211 - "I:/IIT/Process/edk/hdl/system.vhd" line 1801: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "I:/IIT/Process/edk/hdl/system.vhd" line 1809: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "I:/IIT/Process/edk/hdl/system.vhd" line 1817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "I:/IIT/Process/edk/hdl/system.vhd" line 1825: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "I:/IIT/Process/edk/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/ppc405_0_wrapper.ngc>.
Reading core <../implementation/jtagppc_cntlr_0_wrapper.ngc>.
Reading core <../implementation/plb0_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/forward_wrapper.ngc>.
Reading core <../implementation/backward_wrapper.ngc>.
Reading core <../implementation/motorseq_wrapper.ngc>.
Reading core <../implementation/halt_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <jtagppc_cntlr_0_wrapper> for timing and area information for instance <jtagppc_cntlr_0>.
Loading core <plb0_wrapper> for timing and area information for instance <plb0>.
Loading core <xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <LEDs_4Bit>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <forward_wrapper> for timing and area information for instance <forward>.
Loading core <backward_wrapper> for timing and area information for instance <backward>.
Loading core <motorseq_wrapper> for timing and area information for instance <motorseq>.
Loading core <halt_wrapper> for timing and area information for instance <halt>.
Loading device for application Rf_Device from file '2vp30.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'FFS : ppc405_0_WRAPPER' on object 'ppc405_0/ppc405_0/PPC405_i/PPC405_i'.
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb0> is equivalent to the following 2 FFs/Latches : <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i> in Unit <plb0> is equivalent to the following FF/Latch : <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb0> is equivalent to the following 9 FFs/Latches : <plb0/GEN_MPLB_RST[0].I_MPLB_RST> <plb0/GEN_SPLB_RST[6].I_SPLB_RST> <plb0/GEN_SPLB_RST[5].I_SPLB_RST> <plb0/GEN_SPLB_RST[4].I_SPLB_RST> <plb0/GEN_SPLB_RST[3].I_SPLB_RST> <plb0/GEN_SPLB_RST[2].I_SPLB_RST> <plb0/GEN_SPLB_RST[1].I_SPLB_RST> <plb0/GEN_SPLB_RST[0].I_SPLB_RST> <plb0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb0> is equivalent to the following 2 FFs/Latches : <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb0> is equivalent to the following 2 FFs/Latches : <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i> in Unit <plb0> is equivalent to the following FF/Latch : <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb0> is equivalent to the following 9 FFs/Latches : <plb0/GEN_MPLB_RST[0].I_MPLB_RST> <plb0/GEN_SPLB_RST[6].I_SPLB_RST> <plb0/GEN_SPLB_RST[5].I_SPLB_RST> <plb0/GEN_SPLB_RST[4].I_SPLB_RST> <plb0/GEN_SPLB_RST[3].I_SPLB_RST> <plb0/GEN_SPLB_RST[2].I_SPLB_RST> <plb0/GEN_SPLB_RST[1].I_SPLB_RST> <plb0/GEN_SPLB_RST[0].I_SPLB_RST> <plb0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb0> is equivalent to the following 2 FFs/Latches : <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 1559
#      BUF                         : 64
#      GND                         : 14
#      INV                         : 38
#      LUT1                        : 33
#      LUT2                        : 169
#      LUT2_D                      : 7
#      LUT2_L                      : 5
#      LUT3                        : 245
#      LUT3_D                      : 4
#      LUT3_L                      : 17
#      LUT4                        : 685
#      LUT4_D                      : 16
#      LUT4_L                      : 30
#      MUXCY                       : 138
#      MUXCY_L                     : 16
#      MUXF5                       : 12
#      VCC                         : 12
#      XORCY                       : 54
# FlipFlops/Latches                : 1218
#      FD                          : 171
#      FDC                         : 10
#      FDCE                        : 8
#      FDE                         : 47
#      FDP                         : 4
#      FDPE                        : 8
#      FDR                         : 557
#      FDRE                        : 286
#      FDRS                        : 19
#      FDRSE                       : 5
#      FDS                         : 86
#      FDSE                        : 17
# RAMS                             : 8
#      RAMB16_S9_S9                : 8
# Shift Registers                  : 35
#      SRL16                       : 16
#      SRL16E                      : 19
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 22
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 4
#      OBUF                        : 12
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 4
#      JTAGPPC                     : 1
#      PPC405                      : 2
#      TIMEGRP                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                      999  out of  13696     7%  
 Number of Slice Flip Flops:           1218  out of  27392     4%  
 Number of 4 input LUTs:               1284  out of  27392     4%  
    Number used as logic:              1249
    Number used as Shift registers:      35
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    556     3%  
 Number of BRAMs:                         8  out of    136     5%  
 Number of GCLKs:                         1  out of     16     6%  
 Number of PPC405s:                       2  out of      2   100%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                     | Load  |
-----------------------------------+---------------------------------------------------------------------------+-------+
sys_clk_pin                        | clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLK0| 1253  |
-----------------------------------+---------------------------------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+------------------------------------------------------------------------------+-------+
Control Signal                                          | Buffer(FF name)                                                              | Load  |
--------------------------------------------------------+------------------------------------------------------------------------------+-------+
plb0/SPLB_Rst<2>(plb0/plb0/GEN_SPLB_RST[2].I_SPLB_RST:Q)| NONE(LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_0)                        | 10    |
plb0/SPLB_Rst<5>(plb0/plb0/GEN_SPLB_RST[5].I_SPLB_RST:Q)| NONE(motorseq/motorseq/gpio_core_1/gpio_OE_3)                                | 10    |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                      | NONE(clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti2)| 4     |
plb0/SPLB_Rst<3>(plb0/plb0/GEN_SPLB_RST[3].I_SPLB_RST:Q)| NONE(forward/forward/gpio_core_1/iGPIO_xferAck)                              | 2     |
plb0/SPLB_Rst<4>(plb0/plb0/GEN_SPLB_RST[4].I_SPLB_RST:Q)| NONE(backward/backward/gpio_core_1/iGPIO_xferAck)                            | 2     |
plb0/SPLB_Rst<6>(plb0/plb0/GEN_SPLB_RST[6].I_SPLB_RST:Q)| NONE(halt/halt/gpio_core_1/gpio_xferAck_Reg)                                 | 2     |
--------------------------------------------------------+------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.089ns (Maximum Frequency: 164.235MHz)
   Minimum input arrival time before clock: 2.024ns
   Maximum output required time after clock: 3.293ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 6.089ns (frequency: 164.235MHz)
  Total number of paths / destination ports: 10264 / 2484
-------------------------------------------------------------------------
Delay:               6.089ns (Levels of Logic = 9)
  Source:            forward/forward/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy (FF)
  Destination:       ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: forward/forward/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy to ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.370   0.601  forward/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy (Sl_addrAck)
     end scope: 'forward'
     begin scope: 'plb0'
     LUT4:I0->O            1   0.275   0.370  plb0/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or0000_SW0 (N177)
     LUT4:I3->O           17   0.275   0.685  plb0/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or0000 (PLB_SaddrAck)
     LUT2:I1->O           12   0.275   0.657  plb0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001 (PLB_MAddrAck<1>)
     end scope: 'plb0'
     begin scope: 'ppc405_0'
     LUT4:I0->O            1   0.275   0.000  ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or000081 (ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or000081)
     MUXF5:I0->O           1   0.303   0.467  ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or00008_f5 (ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or00008)
     LUT3_L:I0->LO         1   0.275   0.118  ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or000024_SW0 (N39)
     LUT4:I2->O            1   0.275   0.331  ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or000024 (ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int_or0000)
     FDRS:R                    0.536          ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int
    ----------------------------------------
    Total                      6.089ns (2.859ns logic, 3.230ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.024ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.275   0.331  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                     0.208          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      2.024ns (1.361ns logic, 0.663ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 13 / 9
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX (FF)
  Destination:       fpga_0_RS232_Uart_1_TX_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX to fpga_0_RS232_Uart_1_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.370   0.332  RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX (TX)
     end scope: 'RS232_Uart_1'
     OBUF:I->O                 2.592          fpga_0_RS232_Uart_1_TX_pin_OBUF (fpga_0_RS232_Uart_1_TX_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.82 secs
 
--> 

Total memory usage is 273792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   12 (   0 filtered)

