/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [25:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [27:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [16:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [56:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [28:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_27z & celloutsig_0_15z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_0z[8]);
  assign celloutsig_0_20z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_0z | _00_);
  assign celloutsig_0_2z = ~((in_data[60] | celloutsig_0_1z) & in_data[85]);
  assign celloutsig_1_1z = celloutsig_1_0z[4] | ~(celloutsig_1_0z[8]);
  assign celloutsig_0_17z = celloutsig_0_2z | ~(celloutsig_0_0z);
  assign celloutsig_0_18z = celloutsig_0_2z | ~(celloutsig_0_5z);
  assign celloutsig_0_22z = celloutsig_0_4z | ~(celloutsig_0_18z);
  assign celloutsig_1_15z = celloutsig_1_8z[12:10] + { celloutsig_1_8z[12], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[91:89], celloutsig_0_5z } + { celloutsig_0_6z[7], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_1_0z[5:0], celloutsig_1_2z };
  reg [6:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 7'h00;
    else _15_ <= { celloutsig_1_3z[22:17], celloutsig_1_5z };
  assign out_data[102:96] = _15_;
  reg [4:0] _16_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 5'h00;
    else _16_ <= { celloutsig_0_6z[3:0], celloutsig_0_3z };
  assign { _02_[4:1], _00_ } = _16_;
  assign celloutsig_0_37z = { _02_[3:1], _00_, celloutsig_0_31z } & in_data[71:67];
  assign celloutsig_0_26z = celloutsig_0_8z[8:2] & { celloutsig_0_16z[23:18], celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_3z[26:5] / { 1'h1, in_data[145:130], celloutsig_1_7z };
  assign celloutsig_0_7z = { in_data[54:43], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, in_data[90:54], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } / { 1'h1, celloutsig_0_6z[4:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_23z = { in_data[68:63], celloutsig_0_11z, celloutsig_0_3z } / { 1'h1, celloutsig_0_7z[54:50], celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_3z = { in_data[179:152], celloutsig_1_2z } / { 1'h1, in_data[183:156] };
  assign celloutsig_1_13z = { celloutsig_1_3z[26:8], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[25:7], celloutsig_1_9z, in_data[96] };
  assign celloutsig_0_16z = { in_data[37:13], celloutsig_0_3z } / { 1'h1, celloutsig_0_8z[9:2], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[79:77] === { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[179:176], celloutsig_1_1z } === in_data[164:160];
  assign celloutsig_0_24z = { celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_20z } === { celloutsig_0_16z[17:2], celloutsig_0_22z };
  assign celloutsig_0_5z = { in_data[29:28], celloutsig_0_2z } >= { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[63:61], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[11:8], celloutsig_0_0z } >= { _02_[4:1], _00_ };
  assign celloutsig_0_36z = ! { celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_10z = ! { celloutsig_1_3z[15:14], _01_, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_12z = ! _01_;
  assign celloutsig_0_11z = ! celloutsig_0_7z[52:44];
  assign celloutsig_0_21z = ! { celloutsig_0_7z[2], celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_13z[21:20], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[7:2] };
  assign celloutsig_0_29z = { _02_[4:2], _02_[4:1], _00_, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_22z } % { 1'h1, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, _02_[4:1], _00_, celloutsig_0_18z, celloutsig_0_11z, _02_[4:1], _00_ };
  assign celloutsig_0_33z = { celloutsig_0_8z[11:4], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_14z } % { 1'h1, celloutsig_0_23z[6:3], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_30z };
  assign celloutsig_0_34z = celloutsig_0_2z ? { celloutsig_0_7z[10:9], celloutsig_0_12z, celloutsig_0_11z } : { celloutsig_0_33z[6:5], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_6z = celloutsig_0_5z ? { in_data[64:58], celloutsig_0_3z, 1'h1 } : { in_data[39:37], 1'h0, celloutsig_0_1z, celloutsig_0_3z, 1'h0, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[74:41];
  assign celloutsig_0_3z = | { in_data[35:29], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = | { in_data[138:137], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_35z = celloutsig_0_30z & celloutsig_0_18z;
  assign celloutsig_1_9z = in_data[124] & _01_[1];
  assign celloutsig_0_28z = celloutsig_0_11z & celloutsig_0_14z;
  assign celloutsig_0_30z = ~^ { celloutsig_0_23z[4:0], celloutsig_0_23z };
  assign celloutsig_0_31z = ~^ celloutsig_0_7z[23:14];
  assign celloutsig_0_19z = ^ { celloutsig_0_12z[1:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[139:131] >> in_data[172:164];
  assign celloutsig_1_7z = _01_[5:1] >>> celloutsig_1_3z[4:0];
  assign celloutsig_0_10z = celloutsig_0_7z[47:43] >>> celloutsig_0_6z[6:2];
  assign celloutsig_0_43z = { celloutsig_0_40z, celloutsig_0_26z } - { celloutsig_0_29z[22:16], celloutsig_0_35z };
  assign celloutsig_0_12z = { in_data[73:66], celloutsig_0_4z } - celloutsig_0_6z;
  assign celloutsig_0_38z = { celloutsig_0_33z[14:1], celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_30z } ~^ { celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_14z, celloutsig_0_27z };
  assign celloutsig_0_40z = ~((celloutsig_0_38z[5] & celloutsig_0_38z[12]) | celloutsig_0_26z[0]);
  assign celloutsig_0_14z = ~((in_data[82] & celloutsig_0_7z[13]) | (celloutsig_0_3z & celloutsig_0_11z));
  assign _02_[0] = _00_;
  assign { out_data[134:128], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
