#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000268678a6fd0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v00000268678f4110_0 .var "D", 0 0;
v00000268678f50b0_0 .var "E", 0 0;
RS_00000268678aaf98 .resolv tri, L_00000268678a42a0, L_00000268678a4150;
v00000268678f53d0_0 .net8 "Q", 0 0, RS_00000268678aaf98;  2 drivers
RS_00000268678aafc8 .resolv tri, L_00000268678a3ba0, L_00000268678a41c0;
v00000268678f5650_0 .net8 "Qbar", 0 0, RS_00000268678aafc8;  2 drivers
S_00000268678a7160 .scope module, "D_flipflop" "D_flipflop" 2 19, 3 3 0, S_00000268678a6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_00000268678a3cf0 .functor NOT 1, v00000268678f50b0_0, C4<0>, C4<0>, C4<0>;
v00000268678f42f0_0 .net "D", 0 0, v00000268678f4110_0;  1 drivers
v00000268678f5c90_0 .net "E", 0 0, v00000268678f50b0_0;  1 drivers
v00000268678f4610_0 .net "Ebar", 0 0, L_00000268678a3cf0;  1 drivers
v00000268678f56f0_0 .net8 "Q", 0 0, RS_00000268678aaf98;  alias, 2 drivers
v00000268678f4750_0 .net8 "Qbar", 0 0, RS_00000268678aafc8;  alias, 2 drivers
S_00000268678a72f0 .scope module, "D_latch1" "D_latch" 3 8, 4 3 0, S_00000268678a7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_00000268678a4000 .functor NOT 1, v00000268678f4110_0, C4<0>, C4<0>, C4<0>;
L_00000268678a4070 .functor AND 1, v00000268678f4110_0, L_00000268678a3cf0, C4<1>, C4<1>;
L_00000268678a4230 .functor AND 1, L_00000268678a4000, L_00000268678a3cf0, C4<1>, C4<1>;
v000002686789b0a0_0 .net "D", 0 0, v00000268678f4110_0;  alias, 1 drivers
v000002686789aec0_0 .net "Dbar", 0 0, L_00000268678a4000;  1 drivers
v000002686789bdc0_0 .net "E", 0 0, L_00000268678a3cf0;  alias, 1 drivers
v000002686789b000_0 .net8 "Q", 0 0, RS_00000268678aaf98;  alias, 2 drivers
v000002686789b280_0 .net8 "Qbar", 0 0, RS_00000268678aafc8;  alias, 2 drivers
v000002686789b140_0 .net "R", 0 0, L_00000268678a4230;  1 drivers
v000002686789b320_0 .net "S", 0 0, L_00000268678a4070;  1 drivers
S_00000268678a5200 .scope module, "Sr_latch" "Sr_latch" 4 11, 5 1 0, S_00000268678a72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_00000268678a3f20 .functor OR 1, L_00000268678a4230, RS_00000268678aafc8, C4<0>, C4<0>;
L_00000268678a42a0 .functor NOT 1, L_00000268678a3f20, C4<0>, C4<0>, C4<0>;
L_00000268678a3f90 .functor OR 1, L_00000268678a4070, RS_00000268678aaf98, C4<0>, C4<0>;
L_00000268678a3ba0 .functor NOT 1, L_00000268678a3f90, C4<0>, C4<0>, C4<0>;
v000002686789bc80_0 .net8 "Q", 0 0, RS_00000268678aaf98;  alias, 2 drivers
v000002686789af60_0 .net8 "Qbar", 0 0, RS_00000268678aafc8;  alias, 2 drivers
v000002686789b1e0_0 .net "R", 0 0, L_00000268678a4230;  alias, 1 drivers
v000002686789b6e0_0 .net "S", 0 0, L_00000268678a4070;  alias, 1 drivers
v000002686789b960_0 .net *"_ivl_0", 0 0, L_00000268678a3f20;  1 drivers
v000002686789bd20_0 .net *"_ivl_4", 0 0, L_00000268678a3f90;  1 drivers
S_00000268678a5390 .scope module, "D_latch2" "D_latch" 3 9, 4 3 0, S_00000268678a7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_00000268678a3c10 .functor NOT 1, RS_00000268678aaf98, C4<0>, C4<0>, C4<0>;
L_00000268678a3c80 .functor AND 1, RS_00000268678aaf98, v00000268678f50b0_0, C4<1>, C4<1>;
L_00000268678a3d60 .functor AND 1, L_00000268678a3c10, v00000268678f50b0_0, C4<1>, C4<1>;
v000002686789b640_0 .net8 "D", 0 0, RS_00000268678aaf98;  alias, 2 drivers
v000002686789baa0_0 .net "Dbar", 0 0, L_00000268678a3c10;  1 drivers
v000002686789b820_0 .net "E", 0 0, v00000268678f50b0_0;  alias, 1 drivers
v000002686789bb40_0 .net8 "Q", 0 0, RS_00000268678aaf98;  alias, 2 drivers
v00000268678f58d0_0 .net8 "Qbar", 0 0, RS_00000268678aafc8;  alias, 2 drivers
v00000268678f4890_0 .net "R", 0 0, L_00000268678a3d60;  1 drivers
v00000268678f4ed0_0 .net "S", 0 0, L_00000268678a3c80;  1 drivers
S_00000268678a5520 .scope module, "Sr_latch" "Sr_latch" 4 11, 5 1 0, S_00000268678a5390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_00000268678a3dd0 .functor OR 1, L_00000268678a3d60, RS_00000268678aafc8, C4<0>, C4<0>;
L_00000268678a4150 .functor NOT 1, L_00000268678a3dd0, C4<0>, C4<0>, C4<0>;
L_00000268678a3e40 .functor OR 1, L_00000268678a3c80, RS_00000268678aaf98, C4<0>, C4<0>;
L_00000268678a41c0 .functor NOT 1, L_00000268678a3e40, C4<0>, C4<0>, C4<0>;
v000002686789b780_0 .net8 "Q", 0 0, RS_00000268678aaf98;  alias, 2 drivers
v000002686789b3c0_0 .net8 "Qbar", 0 0, RS_00000268678aafc8;  alias, 2 drivers
v000002686789b460_0 .net "R", 0 0, L_00000268678a3d60;  alias, 1 drivers
v000002686789b500_0 .net "S", 0 0, L_00000268678a3c80;  alias, 1 drivers
v000002686789b5a0_0 .net *"_ivl_0", 0 0, L_00000268678a3dd0;  1 drivers
v000002686789b8c0_0 .net *"_ivl_4", 0 0, L_00000268678a3e40;  1 drivers
    .scope S_00000268678a6fd0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000268678f4110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000268678f50b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000268678a6fd0;
T_1 ;
    %delay 20, 0;
    %load/vec4 v00000268678f4110_0;
    %inv;
    %store/vec4 v00000268678f4110_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000268678a6fd0;
T_2 ;
    %delay 30, 0;
    %load/vec4 v00000268678f50b0_0;
    %inv;
    %store/vec4 v00000268678f50b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000268678a6fd0;
T_3 ;
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$display", "Test started..." {0 0 0};
    %delay 100, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "D_flipflop.v";
    "./D_latch.v";
    "./SR_latch.v";
