0.7
2020.1
May 27 2020
20:09:33
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1662628812,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.ip_user_files/bd/design_1/sim/design_1.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.ip_user_files/bd/design_1/sim/design_1.v,1662628958,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,1662669272,verilog,,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_fpga_top_tb,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1662628824,verilog,,,,design_1_wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/clock_divider.v,1662669402,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/disp.v,,clock_divider,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_acc,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_alu,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_alu_src_sel,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_b_register,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_comp,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_cy_select,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_decoder,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,1659737944,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/clock_divider.v,,,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_divide,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_fpga_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_dptr,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_indi_addr,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_int,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_memory_interface,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_multiply,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ports,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_psw,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ram_256x8_two_bist,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ram_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v,1662630050,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_rom,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_sfr,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_sp,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_tc,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_tc2,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,,,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_uart,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/disp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v,,disp,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_fpga_top.v,1662669319,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_fpga_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v,1662629997,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,,oc8051_xrom,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
