V 51
K 231012239400 ofd_33_1
Y 0
D 0 0 1100 850
Z 10
i 31
N 31
J 750 500 2
J 840 500 1
S 1 2
L 820 500 10 0 3 0 1 0 Q
N 27
J 460 430 3
J 500 430 2
J 460 370 2
S 1 2
S 3 1
N 25
J 450 480 3
J 450 570 2
J 500 480 2
S 1 2
S 1 3
I 24 virtex2p:OBUF 1 680 490 0 1 '
C 31 1 1 0
C 5 1 2 0
I 23 virtex2p:GND 1 440 330 0 1 '
C 27 3 4 0
I 22 virtex2p:VCC 1 430 570 0 1 '
C 25 2 2 0
I 6 virtex2p:ASHEETL 1 660 0 0 1 '
N 19
J 380 460 2
J 270 460 1
S 2 1
L 280 460 10 0 3 0 1 0 C
N 21
J 500 460 2
J 450 460 2
S 2 1
L 470 460 10 0 3 0 1 0 CB
N 2
J 270 500 1
J 500 500 2
S 1 2
L 280 500 10 0 3 0 1 0 D
I 20 virtex2p:INV 1 380 450 0 1 '
C 21 2 1 0
C 19 1 2 0
N 5
J 680 500 2
J 620 500 2
S 2 1
L 630 500 10 0 3 0 1 0 Q_OUT
I 15 virtex2p:FDCE 1 500 420 0 1 '
A 540 410 10 0 3 1 IOB=TRUE
C 5 2 4 0
C 2 2 1 0
C 27 2 6 0
C 25 3 2 0
C 21 1 3 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 750 70 10 0 3 & an Active Low Enable
T 750 80 10 0 3 Output D Flip-Flop w/ an inv Clk
T 750 100 10 0 3 VIRTEX Family OFD_1 Macro
T 710 50 10 0 3 1st March 1993
T 950 50 10 0 3 1
T 950 30 10 0 3 A
E
