
---------- Begin Simulation Statistics ----------
final_tick                               5851112166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 569004                       # Simulator instruction rate (inst/s)
host_mem_usage                               18778092                       # Number of bytes of host memory used
host_op_rate                                   611333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3514.92                       # Real time elapsed on the host
host_tick_rate                              146469785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000020                       # Number of instructions simulated
sim_ops                                    2148782989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.514829                       # Number of seconds simulated
sim_ticks                                514829079500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses           2696                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  31                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     70.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntMult                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1004427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1786658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         632760990                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        599273448                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2148782969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.514830                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.514830                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                 4953687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     20178515                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        311284647                       # Number of branches executed
system.switch_cpus.iew.exec_nop               4347966                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.329419                       # Inst execution rate
system.switch_cpus.iew.exec_refs            739759613                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          215167580                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        46064090                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     551516871                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts     10794686                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    234549403                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2577147615                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     524592033                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     34343711                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2398507857                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         531362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      18341347                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       19053487                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      18847637                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       301442                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     11309502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      8869013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2380639568                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2370652596                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.634861                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1511376304                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.302366                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2377588171                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2991527239                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1917830036                       # number of integer regfile writes
system.switch_cpus.ipc                       1.942390                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.942390                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          874      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1627640550     66.90%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     16023142      0.66%     67.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1027365      0.04%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     16195737      0.67%     68.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd      8527457      0.35%     68.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      7677684      0.32%     68.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         2028      0.00%     68.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1051021      0.04%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         2190      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    536927940     22.07%     91.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    217775583      8.95%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2432851571                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            30727987                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012630                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7959205     25.90%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            118      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc         3950      0.01%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             37      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             16      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            43      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       15188888     49.43%     75.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7575730     24.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2419773368                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   5835123399                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2327193809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2950917683                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2572799643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2432851571                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    424016645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1344855                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined    328008745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1024705516                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.374196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.119604                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    272108372     26.55%     26.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    145783122     14.23%     40.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    172493485     16.83%     57.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    136814216     13.35%     70.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    117116472     11.43%     82.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     80149253      7.82%     90.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     56087153      5.47%     95.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27323784      2.67%     98.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     16829659      1.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1024705516                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.362774                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       43805316                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     87358098                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     43458787                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     46193285                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     33018006                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     29052206                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    551516871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    234549403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5552981799                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles               1029659203                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads             810                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes            270                       # number of predicate regfile writes
system.switch_cpus.timesIdled                  668212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         32969919                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        28073353                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5792104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       780325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11092581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         780325                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data    683219555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        683219555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    683219555                       # number of overall hits
system.cpu.dcache.overall_hits::total       683219555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13020542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13020547                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13020542                       # number of overall misses
system.cpu.dcache.overall_misses::total      13020547                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 422190176399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 422190176399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 422190176399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 422190176399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    696240097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    696240102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    696240097                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    696240102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018701                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018701                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018701                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32424.931036                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32424.918584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32424.931036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32424.918584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1321876                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          659                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             94852                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.936195                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.954545                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses          110                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               2116584                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                 6089                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      5337717                       # number of writebacks
system.cpu.dcache.writebacks::total           5337717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      8762932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8762932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      8762932                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8762932                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4257610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4257610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4257610                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4257610                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 116742737148                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 116742737148                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 116742737148                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116742737148                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006115                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006115                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27419.781790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27419.781790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27419.781790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27419.781790                       # average overall mshr miss latency
system.cpu.dcache.replacements                3221263                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    487901837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       487901837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6652573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6652578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 297292267500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 297292267500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    494554410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    494554415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44688.313454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44688.279867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      3987252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3987252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2665321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2665321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  87284061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87284061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.005389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 32748.048359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32748.048359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    195317714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      195317714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      6367963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6367963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 124897743899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 124897743899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    201685677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    201685677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19613.453140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19613.453140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      4775680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4775680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1592283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1592283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29458517148                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29458517148                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18500.804912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18500.804912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data            4                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            4                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data            6                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       165000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       165000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.600000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.600000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data        27500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        27500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data            6                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            6                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       159000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       159000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.600000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data        26500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        26500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -1623536.360372                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5336283281500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 1331817.248673                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 41619.289021                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 41619.289021                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     24202179                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     24202179                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -1331255.558833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           691543746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5883360                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            117.542314                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5336283091500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.008242                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -1331255.567075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -2600.108529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -2600.108513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5573142461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5573142461                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    356422559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        356422575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    356422559                       # number of overall hits
system.cpu.icache.overall_hits::total       356422575                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1661203                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1661207                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1661203                       # number of overall misses
system.cpu.icache.overall_misses::total       1661207                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  37553053995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37553053995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  37553053995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37553053995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    358083762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    358083782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    358083762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    358083782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004639                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004639                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004639                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004639                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22605.939187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22605.884754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22605.939187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22605.884754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6240                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               277                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.527076                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                762680                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      1524853                       # number of writebacks
system.cpu.icache.writebacks::total           1524853                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       127997                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       127997                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       127997                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       127997                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1533206                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1533206                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1533206                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1533206                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  34340738995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34340738995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  34340738995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34340738995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22397.994135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22397.994135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22397.994135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22397.994135                       # average overall mshr miss latency
system.cpu.icache.replacements                 762173                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           16                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    356422559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       356422575                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1661203                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1661207                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  37553053995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37553053995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    358083762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    358083782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22605.939187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22605.884754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       127997                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       127997                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1533206                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1533206                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  34340738995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34340738995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22397.994135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22397.994135                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -369962.802162                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5336283276500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst 742140.041297                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst 23191.876291                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 23191.876291                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses      5307390                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses      5307390                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -741628.217198                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           358718464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2295889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.243818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5336283087500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.023402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst -741628.240600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst -1448.492657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -1448.492612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2865432941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2865432941                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5336283097000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 514829069500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst      1363522                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3143216                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4506738                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      1363522                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3143216                       # number of overall hits
system.l2.overall_hits::total                 4506738                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       169682                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       611930                       # number of demand (read+write) misses
system.l2.demand_misses::total                 781621                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       169682                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       611930                       # number of overall misses
system.l2.overall_misses::total                781621                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  14919525000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  57484847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      72404372500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  14919525000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  57484847500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     72404372500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      1533204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3755146                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5288359                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1533204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3755146                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5288359                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.110672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.162958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.110672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.162958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87926.385828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93940.234177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92633.606953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87926.385828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93940.234177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92633.606953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       353                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              267621                       # number of writebacks
system.l2.writebacks::total                    267621                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       169682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       611925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            781607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       169682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       611925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           782674                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  13222628653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  51365297009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64587925662                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     57005620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  13222628653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  51365297009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64644931282                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.110672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.162956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.110672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.162956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77925.935886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83940.510698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82634.784056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 53426.073102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77925.935886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83940.510698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82594.964547                       # average overall mshr miss latency
system.l2.replacements                         393010                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1595081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1595081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1595081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1595081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2388225                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2388225                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2388225                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2388225                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       260256                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        260256                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1067                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1067                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     57005620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57005620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 53426.073102                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53426.073102                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data       138945                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               138945                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data       353060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             353060                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data    384536000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    384536000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data       492005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           492005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.717594                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.717594                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  1089.151985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1089.151985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data       353060                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        353060                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data   7422987500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   7422987500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.717594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.717594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21024.719594                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21024.719594                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1086500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1086500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4027                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    326220500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     326220500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1090527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1090527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.003693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81008.318848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81008.318848                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    285704500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    285704500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.003688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71035.430134                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71035.430134                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      1363522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data      2056716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3420238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       169682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data       607903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           777589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  14919525000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data  57158627000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  72078152000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1533204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data      2664619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4197827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.110672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.228139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87926.385828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 94025.900514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92694.407971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       169682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data       607903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       777585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  13222628653                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data  51079592509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  64302221162                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.110672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.228139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77925.935886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 84025.893126                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82694.780843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.switch_cpus.data        12506                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             12506                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data          256                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             256                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data        31500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        31500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data        12762                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         12762                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.020060                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.020060                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data   123.046875                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   123.046875                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data          256                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          256                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data      5401500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5401500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.020060                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.020060                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 21099.609375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21099.609375                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   17229                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               17236                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    4                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 55292                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 114868.147932                       # Cycle average of tags in use
system.l2.tags.total_refs                     9714513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    536589                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.104197                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5336283087500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   113882.770553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.917013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.467892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   165.702035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.910873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   814.379565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.500785                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       120986                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000754                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.570674                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 311128745                       # Number of tag accesses
system.l2.tags.data_accesses                311128745                       # Number of data accesses
system.l2.tags.repl_invalid                    143579                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                 393010                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    267621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    169682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    611385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002523279652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14857                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14857                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1940109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             252893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      782112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267621                       # Number of write requests accepted
system.mem_ctrls.readBursts                    782112                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267621                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    351                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      42.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                782112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267621                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  616079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  14917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  15676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  14857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        14857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.618833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1529.732121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        14856     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184320-188415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14857                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.998863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.620972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              820      5.52%      5.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.28%      5.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12415     83.56%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1376      9.26%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      1.13%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14857                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                50055168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17127744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     97.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  514829055000                       # Total gap between requests
system.mem_ctrls.avgGap                     490438.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        44416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst     10859648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     39128640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     17124608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 86273.292959940503                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 21093695.815603204072                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 76003166.017742395401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 33262705.394635733217                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          698                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst       169682                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       611732                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       267621                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     34928855                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst   5895716667                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  24879598598                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21301661592846                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50041.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34745.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     40670.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  79596375.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        44672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst     10859648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     39150848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      50055744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst     10859648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     10859904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     17127744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     17127744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          698                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst       169682                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       611732                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         782121                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       267621                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        267621                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher        86771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     21093696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     76046303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         97227888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     21093696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21094193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     33268797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        33268797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     33268797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher        86771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     21093696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     76046303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       130496685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               781761                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              267572                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        89985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        75313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        41369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        34931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        78090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        16493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        16712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        16807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        16517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        16907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        16615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        18270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        16895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        16960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        18175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        16799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        16484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        16459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        16740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        16520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        16635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        16813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         8233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         8236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         8291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         8147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8356                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17135680708                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2604827652                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        30810244120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21919.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39411.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              291694                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                145                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            0.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       757487                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    88.657363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.260776                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    46.567374                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       526574     69.52%     69.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       218858     28.89%     98.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9322      1.23%     99.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2011      0.27%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          470      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          126      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           75      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       757487                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50032704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           17124608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               97.183135                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               33.262705                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               27.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    698974698.239993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1233948167.222523                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1402865661.187220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  318748569.552030                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 44689596506.153259                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 211618580751.148895                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 21948188459.495289                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  281910902813.079224                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   547.581545                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65371314178                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23143050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 426314705322                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    482243265.503918                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    851336583.098393                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   741428461.939168                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  312468762.480028                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 44689596506.153259                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 165507395981.822327                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 53781198736.060051                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  266365668297.120270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.386602                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 162986605884                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23143050000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 328699413616                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             778292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267621                       # Transaction distribution
system.membus.trans_dist::CleanEvict           383407                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           353253                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3829                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3829                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         777584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           708                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2568779                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2568779                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     67183488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                67183488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1135630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1135630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1135630                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3228739504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4145198714                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       369927309                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    236845394                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     21640193                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    186451490                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       178005164                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     95.469961                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        54885821                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         2270                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         3397                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         2976                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          421                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          161                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    425794489                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     18805784                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    961055066                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.238837                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.804764                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    382745846     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    173318246     18.03%     57.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    111582389     11.61%     69.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     63096423      6.57%     76.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     33000173      3.43%     79.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     25749190      2.68%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     24444304      2.54%     84.69% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     18487249      1.92%     86.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    128631246     13.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    961055066                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2002862501                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2151645470                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           658404241                       # Number of memory references committed
system.switch_cpus.commit.loads             457318831                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          274856778                       # Number of branches committed
system.switch_cpus.commit.vector             42820805                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1992606274                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      42084347                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass          408      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1443309749     67.08%     67.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     15709463      0.73%     67.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      1002014      0.05%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     16037394      0.75%     68.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd      8503658      0.40%     69.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      7663610      0.36%     69.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         1948      0.00%     69.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      1010859      0.05%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2126      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    457318831     21.25%     90.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    201085410      9.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2151645470                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    128631246                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        363613233                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     128627388                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         498957632                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      14453774                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       19053487                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    174458431                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred       2914640                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2761119547                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       6743135                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    392742552                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2659000108                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           369927309                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    232893961                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             610069369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        43776576                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                560                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles          937                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         3383                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          427                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         358083765                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       8688676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.tlbSquashes                3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1024705516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.787405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.285241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        483699911     47.20%     47.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         66820353      6.52%     53.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         61495885      6.00%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         44085459      4.30%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         57772931      5.64%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         31907393      3.11%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         27771699      2.71%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         32273430      3.15%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        218878455     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1024705516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.359272                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.582408                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            26858684                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        94198030                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       151319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       301442                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       33463991                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      4961406                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          90382                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 514829079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       19053487                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        377963187                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        72006198                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6888                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         497581323                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      58094431                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2695510327                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1107272                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        4379622                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       49941588                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        2244161                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2889602279                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          4251820032                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3391207598                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups         33991967                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups          612                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2300695185                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        588907049                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             115                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          28653375                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3409863701                       # The number of ROB reads
system.switch_cpus.rob.writes              5218783171                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2148782969                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           4197834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1862702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2388225                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2219120                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          492005                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         492005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1090527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1090527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4197829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        12762                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        12762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4599116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12286591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              16885707                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    146904384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    446482176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              593386560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1172062                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17127872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6965188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315406                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6184861     88.80%     88.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 780327     11.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6965188                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5851112166500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        11403366940                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2300801511                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5886088524                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
