// Seed: 3873689658
module module_0 (
    id_1
);
  input id_1;
  assign id_1 = id_1;
  type_4(
      1
  );
  logic id_2;
  type_6(
      1, id_1 ? 1 : 1, id_1, 1 & id_3 - 1, 1, 1
  );
  assign id_3[1 : 1] = id_2;
  timeprecision 1ps;
endmodule
