'''
CPMG XY8 sub-nanosecond resolution pulsing program with arbitrary N
===================================================================
Min resolution of 200 ps for delay steps between pulses in a CPMG XY8
phase sequence. Unlike round-based XY8 implementations, this version
treats n_cpmg as the total number of pi pulses, so N can be any
positive integer. This also works for spin echo with N = 1.
'''

from .nvaverageprogram import NVAveragerProgram
from .nvqicksweep import NVQickSweep
from .standard_ops import StandardOps


class CPMGXY8VarNFineRes(StandardOps, NVAveragerProgram):
    '''
    CPMG XY8 sub-nanosecond resolution pulsing program where n_cpmg is the
    total number of pi pulses (any positive integer).

    Phase pattern repeats XYXYYXYX continuously, so:
    - n_cpmg=3  -> XYX
    - n_cpmg=10 -> XYXYYXYXXY
    '''

    required_cfg = [
        "delay_tdds_start",
        "delay_tdds_end",
        "nsweep_points",
        "n_cpmg",  # total number of pi pulses, can be any positive integer
        "mw_pi2_tdds",
        "freq_freg",  # microwave freq
        "mw_channel",  # MW channel
        "mw_nqz",  # 1 at 1405 MHz
        "mw_gain",  # MW gain
        "scaling_mode",  # 'linear' or 'exponential' spacing of delay points in sweep
        "reps",
        "pmod_out_pin",  # should be 0 for PMOD0_0
        "pmod_out_pulse_width_treg",  # 50ns is reasonable
        "pmod_out_trig_delay_treg",  # delay between trigger and pulse seq start
        "inherent_trigger_to_pulses_delay_treg",  # should be 209.27ns
        "pulse_seq_delay_treg",  # delay between sequence end and next trigger start
    
        "adc_channel",
        "adc_trig_offset_treg",
        "readout_threshold",
        "readout_integration_treg",
        "extra_delay_treg",
        "qick_processing_time_after_readout_treg",
        "delay_before_readout_repeats_treg",
        "delay_after_first_pmod_out_treg",
    ]

    def initialize(self):
        self.init()
        self.setup_readout()
        self.mathi(0, 2, 2, "==", 0)
        self.r_thresh = 6
        self.regwi(0, self.r_thresh, self.cfg.readout_threshold)

        # Precompute the final readout pi/2 phase from N using XY8 periodicity.
        # Mapping: N mod 8 in {0,1,4,7} -> -90, {2,3,5,6} -> +90.
        if self.cfg.n_cpmg % 8 in [0, 1, 4, 7]:
            self.last_pi2_phase_deg = -90
        else:
            self.last_pi2_phase_deg = 90

        self.delay_register = self.new_gen_reg(
            self.cfg.mw_channel,
            name='delay',
            init_val=self.cfg.delay_tdds_start,
        )

        if self.cfg.scaling_mode == 'exponential':
            self.add_sweep(
                NVQickSweep(
                    self,
                    self.delay_register,
                    self.cfg.delay_tdds_start,
                    self.cfg.delay_tdds_end,
                    self.cfg.nsweep_points,
                    scaling_mode=self.cfg.scaling_mode,
                    scaling_factor=self.cfg.scaling_factor,
                )
            )
        else:
            self.add_sweep(
                NVQickSweep(
                    self,
                    self.delay_register,
                    self.cfg.delay_tdds_start,
                    self.cfg.delay_tdds_end,
                    self.cfg.nsweep_points,
                )
            )

        self.synci(200)  # give processor some time to configure pulses

    def body(self):
        # self.trigger(
        #     pins=[self.cfg.pmod_out_pin],
        #     adc_trig_offset=self.cfg.adc_trig_offset_treg,
        #     t=0
        # )
        self.sync_all(self.cfg.inherent_trigger_to_pulses_delay_treg)
        self.trigger(pins=[self.cfg.pmod_out_pin], width=self.cfg.pmod_out_pulse_width_treg)
        self.sync_all(self.cfg.delay_after_first_pmod_out_treg)

        self.mathi(0, 2, 2, "==", 0)

        self.label("wait_for_trigger")
        self.trigger(pins=[self.cfg.pmod_out_pin],
                     adcs=[self.cfg.adc_channel],
                     width=self.cfg.readout_integration_treg)
        self.wait_all(200) # pause until 200 clocks past the end of the readout window
        self.read(0,0,"lower",2)
        self.condj(0,2,'>',self.r_thresh,"skip_to_mw_pulse")
        self.sync_all(self.cfg.delay_before_readout_repeats_treg)
        self.condj(0,2,'<',self.r_thresh,"wait_for_trigger")

        # Fire out pmod
        # wait a delay of duration = ttl2 processing time + op + after_mw_buffer
        self.label("skip_to_mw_pulse")
        self.sync_all(self.cfg.qick_processing_time_after_readout_treg)
        self.trigger(pins = [self.cfg.pmod_out_pin],
                     width = self.cfg.pmod_out_pulse_width_treg)
        self.sync_all(self.cfg.pmod_out_trig_delay_treg)

        self.tdds_offset_register.reset()
        self.set_pulse_registers(ch=self.cfg.mw_channel, waveform="half_pi_0", phase=self.deg2reg(90))
        self.pulse(ch=self.cfg.mw_channel)
        self.sync_all()

        self.cpmg_xy8_gate(gate_index=0, pi_2_pulse_before=True, delay_tau_tdds=self.delay_register, n_cpmg_pulses=self.cfg.n_cpmg, vary_n=False)

        # Final tau and readout pi/2 pulse.
        self.set_pulse_registers(ch=self.cfg.mw_channel, waveform="half_pi_0", phase=self.deg2reg(self.last_pi2_phase_deg))
        self.offset_computations(pi2_after=True, delay_tau_tdds=self.delay_register)
        self.sync(self.treg_offset_register.page, self.treg_offset_register.addr)
        self.pulse(ch=self.cfg.mw_channel)
        self.sync_all(self.cfg.pulse_seq_delay_treg)
