Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 24 17:25:10 2022
| Host         : DESKTOP-0EKQBCJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file neuron_timing_summary_routed.rpt -pb neuron_timing_summary_routed.pb -rpx neuron_timing_summary_routed.rpx -warn_on_violation
| Design       : neuron
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                  177        0.185        0.000                      0                  177        0.116        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.028        0.000                      0                  177        0.185        0.000                      0                  177        0.116        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 2.339ns (63.148%)  route 1.365ns (36.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.330 r  comboAdd/P[31]
                         net (fo=34, routed)          0.788     8.118    p_4_in
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.242 r  comboAdd_i_31/O
                         net (fo=2, routed)           0.577     8.819    p_1_in__0[3]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[3])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 2.339ns (62.942%)  route 1.377ns (37.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 8.508 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.215     7.330 r  comboAdd/P[0]
                         net (fo=1, routed)           0.893     8.223    comboAdd_n_105
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.347 r  comboAdd_i_34/O
                         net (fo=2, routed)           0.484     8.831    p_1_in__0[0]
    SLICE_X13Y15         FDRE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.571     8.508    clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  sum_reg[0]/C
                         clock pessimism              0.458     8.966    
                         clock uncertainty           -0.035     8.930    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)       -0.058     8.872    sum_reg[0]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 2.339ns (62.550%)  route 1.400ns (37.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 8.504 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.330 r  comboAdd/P[31]
                         net (fo=34, routed)          0.753     8.083    p_4_in
    SLICE_X9Y17          LUT4 (Prop_lut4_I3_O)        0.124     8.207 r  comboAdd_i_3/O
                         net (fo=2, routed)           0.647     8.854    p_1_in__0[31]
    SLICE_X12Y18         FDRE                                         r  sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.567     8.504    clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  sum_reg[31]/C
                         clock pessimism              0.458     8.962    
                         clock uncertainty           -0.035     8.926    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)       -0.028     8.898    sum_reg[31]
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.339ns (63.463%)  route 1.347ns (36.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     7.330 r  comboAdd/P[20]
                         net (fo=1, routed)           0.944     8.274    comboAdd_n_85
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.398 r  comboAdd_i_14/O
                         net (fo=2, routed)           0.403     8.801    p_1_in__0[20]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 2.339ns (62.525%)  route 1.402ns (37.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 8.505 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.330 r  comboAdd/P[31]
                         net (fo=34, routed)          0.909     8.239    p_4_in
    SLICE_X13Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.363 r  comboAdd_i_22/O
                         net (fo=2, routed)           0.493     8.856    p_1_in__0[12]
    SLICE_X11Y18         FDRE                                         r  sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.568     8.505    clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sum_reg[12]/C
                         clock pessimism              0.494     8.999    
                         clock uncertainty           -0.035     8.963    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)       -0.061     8.902    sum_reg[12]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 2.339ns (63.614%)  route 1.338ns (36.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.330 r  comboAdd/P[31]
                         net (fo=34, routed)          0.935     8.265    p_4_in
    SLICE_X13Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  comboAdd_i_18/O
                         net (fo=2, routed)           0.403     8.792    p_1_in__0[16]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 2.339ns (63.639%)  route 1.336ns (36.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.330 r  comboAdd/P[31]
                         net (fo=34, routed)          0.935     8.265    p_4_in
    SLICE_X12Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  comboAdd_i_33/O
                         net (fo=2, routed)           0.401     8.791    p_1_in__0[1]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 2.339ns (63.785%)  route 1.328ns (36.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.215     7.330 r  comboAdd/P[7]
                         net (fo=1, routed)           0.926     8.256    comboAdd_n_98
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.380 r  comboAdd_i_27/O
                         net (fo=2, routed)           0.402     8.782    p_1_in__0[7]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 2.339ns (63.879%)  route 1.323ns (36.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.330 r  comboAdd/P[31]
                         net (fo=34, routed)          0.909     8.239    p_4_in
    SLICE_X13Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.363 r  comboAdd_i_22/O
                         net (fo=2, routed)           0.413     8.777    p_1_in__0[12]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 2.339ns (63.920%)  route 1.320ns (36.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 8.598 - 4.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.836     5.115    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.215     7.330 r  comboAdd/P[0]
                         net (fo=1, routed)           0.893     8.223    comboAdd_n_105
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.347 r  comboAdd_i_34/O
                         net (fo=2, routed)           0.427     8.774    p_1_in__0[0]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    AA9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     8.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.518     9.115    
                         clock uncertainty           -0.035     9.080    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -0.233     8.847    comboAdd
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 muxValid_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muxValid_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.512    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  muxValid_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  muxValid_d_reg/Q
                         net (fo=1, routed)           0.059     1.719    muxValid_d
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.098     1.817 r  muxValid_f_i_1/O
                         net (fo=1, routed)           0.000     1.817    muxValid_f0
    SLICE_X10Y18         FDRE                                         r  muxValid_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.027    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  muxValid_f_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.120     1.632    muxValid_f_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 weight_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.513    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  weight_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  weight_valid_reg/Q
                         net (fo=1, routed)           0.116     1.770    weight_valid
    SLICE_X11Y17         FDRE                                         r  mult_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.028    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  mult_valid_reg/C
                         clock pessimism             -0.516     1.513    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.070     1.583    mult_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mult_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muxValid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.513    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  mult_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  mult_valid_reg/Q
                         net (fo=3, routed)           0.133     1.787    mult_valid
    SLICE_X10Y18         FDRE                                         r  muxValid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.027    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  muxValid_d_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.060     1.586    muxValid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.960%)  route 0.099ns (32.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.515    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  r_addr_reg[4]/Q
                         net (fo=8, routed)           0.099     1.777    r_addr_reg[4]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  r_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.822    r_addr[9]_i_1_n_0
    SLICE_X11Y15         FDRE                                         r  r_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.857     2.030    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  r_addr_reg[9]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.091     1.619    r_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.514    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  r_addr_reg[1]/Q
                         net (fo=5, routed)           0.098     1.739    r_addr_reg[1]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.099     1.838 r  r_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    r_addr[2]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.029    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.092     1.606    r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ReLUinst.s1/out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.449%)  route 0.155ns (42.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sum_reg[17]/Q
                         net (fo=2, routed)           0.155     1.830    ReLUinst.s1/Q[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  ReLUinst.s1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    ReLUinst.s1/out[2]_i_1_n_0
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.853     2.026    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[2]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X9Y19          FDSE (Hold_fdse_C_D)         0.092     1.637    ReLUinst.s1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.792%)  route 0.166ns (44.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.515    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  r_addr_reg[4]/Q
                         net (fo=8, routed)           0.166     1.844    r_addr_reg[4]
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  r_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.889    r_addr[10]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.029    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  r_addr_reg[10]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121     1.649    r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.514    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sum_reg[2]/Q
                         net (fo=1, routed)           0.156     1.811    sum[2]
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  comboAdd_i_32/O
                         net (fo=2, routed)           0.000     1.856    p_1_in__0[2]
    SLICE_X11Y16         FDRE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.029    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  sum_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.091     1.605    sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 sigValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.513    clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  sigValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  sigValid_reg/Q
                         net (fo=2, routed)           0.136     1.797    sigValid
    SLICE_X11Y17         FDRE                                         r  outvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.028    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  outvalid_reg/C
                         clock pessimism             -0.503     1.526    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.012     1.538    outvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.439%)  route 0.136ns (35.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.515    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  r_addr_reg[5]/Q
                         net (fo=5, routed)           0.136     1.798    r_addr_reg[5]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.098     1.896 r  r_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.896    r_addr[7]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.857     2.030    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.120     1.635    r_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y7     mul_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y6     comboAdd/CLK
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X11Y17   mult_valid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X10Y18   muxValid_d_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X10Y18   muxValid_f_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X11Y17   outvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X10Y17   outvalid_reg_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X9Y16    r_addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X10Y16   r_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   mult_valid_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   mult_valid_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_d_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_d_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_f_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_f_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   outvalid_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   outvalid_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y17   outvalid_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y17   outvalid_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   mult_valid_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   mult_valid_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_d_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_d_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_f_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y18   muxValid_f_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   outvalid_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y17   outvalid_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y17   outvalid_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X10Y17   outvalid_reg_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outvalid_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 3.341ns (56.457%)  route 2.577ns (43.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.745     5.025    clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  outvalid_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.478     5.503 r  outvalid_reg_lopt_replica/Q
                         net (fo=1, routed)           2.577     8.079    outvalid_reg_lopt_replica_1
    AB12                 OBUF (Prop_obuf_I_O)         2.863    10.942 r  outvalid_OBUF_inst/O
                         net (fo=0)                   0.000    10.942    outvalid
    AB12                                                              r  outvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 3.169ns (55.541%)  route 2.537ns (44.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.742     5.022    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X11Y19         FDSE                                         r  ReLUinst.s1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.456     5.478 r  ReLUinst.s1/out_reg[14]/Q
                         net (fo=1, routed)           2.537     8.014    out_OBUF[14]
    AB11                 OBUF (Prop_obuf_I_O)         2.713    10.727 r  out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.727    out[14]
    AB11                                                              r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 3.285ns (57.821%)  route 2.396ns (42.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.741     5.021    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.419     5.440 r  ReLUinst.s1/out_reg[13]/Q
                         net (fo=1, routed)           2.396     7.836    out_OBUF[13]
    AB10                 OBUF (Prop_obuf_I_O)         2.866    10.702 r  out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.702    out[13]
    AB10                                                              r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.289ns (58.214%)  route 2.361ns (41.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.742     5.022    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X11Y19         FDSE                                         r  ReLUinst.s1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.419     5.441 r  ReLUinst.s1/out_reg[11]/Q
                         net (fo=1, routed)           2.361     7.801    out_OBUF[11]
    Y11                  OBUF (Prop_obuf_I_O)         2.870    10.672 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.672    out[11]
    Y11                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.493ns  (logic 3.121ns (56.819%)  route 2.372ns (43.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.741     5.021    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.456     5.477 r  ReLUinst.s1/out_reg[12]/Q
                         net (fo=1, routed)           2.372     7.848    out_OBUF[12]
    AB9                  OBUF (Prop_obuf_I_O)         2.665    10.513 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.513    out[12]
    AB9                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.483ns  (logic 3.144ns (57.331%)  route 2.340ns (42.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.742     5.022    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X11Y19         FDSE                                         r  ReLUinst.s1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.456     5.478 r  ReLUinst.s1/out_reg[10]/Q
                         net (fo=1, routed)           2.340     7.817    out_OBUF[10]
    Y10                  OBUF (Prop_obuf_I_O)         2.688    10.505 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.505    out[10]
    Y10                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 3.260ns (59.839%)  route 2.188ns (40.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.741     5.021    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  ReLUinst.s1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.419     5.440 r  ReLUinst.s1/out_reg[9]/Q
                         net (fo=1, routed)           2.188     7.627    out_OBUF[9]
    AA8                  OBUF (Prop_obuf_I_O)         2.841    10.468 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.468    out[9]
    AA8                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.404ns  (logic 3.240ns (59.961%)  route 2.164ns (40.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.741     5.021    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.419     5.440 r  ReLUinst.s1/out_reg[7]/Q
                         net (fo=1, routed)           2.164     7.603    out_OBUF[7]
    Y8                   OBUF (Prop_obuf_I_O)         2.821    10.424 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.424    out[7]
    Y8                                                                r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.318ns  (logic 3.260ns (61.307%)  route 2.058ns (38.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.742     5.022    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y18          FDSE                                         r  ReLUinst.s1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDSE (Prop_fdse_C_Q)         0.419     5.441 r  ReLUinst.s1/out_reg[1]/Q
                         net (fo=1, routed)           2.058     7.498    out_OBUF[1]
    AB1                  OBUF (Prop_obuf_I_O)         2.841    10.340 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.340    out[1]
    AB1                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.292ns  (logic 3.234ns (61.108%)  route 2.058ns (38.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.741     5.021    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.419     5.440 r  ReLUinst.s1/out_reg[3]/Q
                         net (fo=1, routed)           2.058     7.498    out_OBUF[3]
    AA6                  OBUF (Prop_obuf_I_O)         2.815    10.312 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.312    out[3]
    AA6                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.286ns (72.905%)  route 0.478ns (27.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.512    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y18          FDSE                                         r  ReLUinst.s1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  ReLUinst.s1/out_reg[0]/Q
                         net (fo=1, routed)           0.478     2.131    out_OBUF[0]
    AB5                  OBUF (Prop_obuf_I_O)         1.145     3.276 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.276    out[0]
    AB5                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.309ns (73.330%)  route 0.476ns (26.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  ReLUinst.s1/out_reg[2]/Q
                         net (fo=1, routed)           0.476     2.128    out_OBUF[2]
    AB2                  OBUF (Prop_obuf_I_O)         1.168     3.296 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.296    out[2]
    AB2                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.307ns (72.429%)  route 0.498ns (27.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  ReLUinst.s1/out_reg[4]/Q
                         net (fo=1, routed)           0.498     2.149    out_OBUF[4]
    AA7                  OBUF (Prop_obuf_I_O)         1.166     3.315 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.315    out[4]
    AA7                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.325ns (72.556%)  route 0.501ns (27.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.128     1.639 r  ReLUinst.s1/out_reg[5]/Q
                         net (fo=1, routed)           0.501     2.140    out_OBUF[5]
    Y5                   OBUF (Prop_obuf_I_O)         1.197     3.337 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.337    out[5]
    Y5                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.290ns (69.847%)  route 0.557ns (30.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  ReLUinst.s1/out_reg[6]/Q
                         net (fo=1, routed)           0.557     2.209    out_OBUF[6]
    Y6                   OBUF (Prop_obuf_I_O)         1.149     3.358 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.358    out[6]
    Y6                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.340ns (72.396%)  route 0.511ns (27.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.128     1.639 r  ReLUinst.s1/out_reg[3]/Q
                         net (fo=1, routed)           0.511     2.150    out_OBUF[3]
    AA6                  OBUF (Prop_obuf_I_O)         1.212     3.362 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.362    out[3]
    AA6                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.296ns (68.519%)  route 0.595ns (31.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.510    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  ReLUinst.s1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  ReLUinst.s1/out_reg[8]/Q
                         net (fo=1, routed)           0.595     2.246    out_OBUF[8]
    Y9                   OBUF (Prop_obuf_I_O)         1.155     3.401 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.401    out[8]
    Y9                                                                r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.365ns (72.191%)  route 0.526ns (27.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.512    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y18          FDSE                                         r  ReLUinst.s1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDSE (Prop_fdse_C_Q)         0.128     1.640 r  ReLUinst.s1/out_reg[1]/Q
                         net (fo=1, routed)           0.526     2.165    out_OBUF[1]
    AB1                  OBUF (Prop_obuf_I_O)         1.237     3.402 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.402    out[1]
    AB1                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.344ns (68.688%)  route 0.613ns (31.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.511    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  ReLUinst.s1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.128     1.639 r  ReLUinst.s1/out_reg[7]/Q
                         net (fo=1, routed)           0.613     2.251    out_OBUF[7]
    Y8                   OBUF (Prop_obuf_I_O)         1.216     3.467 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.467    out[7]
    Y8                                                                r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReLUinst.s1/out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.363ns (69.551%)  route 0.597ns (30.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.510    ReLUinst.s1/clk_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  ReLUinst.s1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.128     1.638 r  ReLUinst.s1/out_reg[9]/Q
                         net (fo=1, routed)           0.597     2.234    out_OBUF[9]
    AA8                  OBUF (Prop_obuf_I_O)         1.235     3.470 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.470    out[9]
    AA8                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myinputValid
                            (input port)
  Destination:            r_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 1.352ns (31.691%)  route 2.915ns (68.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  myinputValid (IN)
                         net (fo=0)                   0.000     0.000    myinputValid
    AB7                  IBUF (Prop_ibuf_I_O)         0.980     0.980 f  myinputValid_IBUF_inst/O
                         net (fo=6, routed)           1.642     2.622    myinputValid_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     2.746 r  r_addr[7]_i_2/O
                         net (fo=5, routed)           0.654     3.400    r_addr[7]_i_2_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I1_O)        0.124     3.524 r  r_addr[10]_i_2/O
                         net (fo=3, routed)           0.618     4.143    r_addr[10]_i_2_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.267 r  r_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     4.267    r_addr[8]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  r_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.571     4.508    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  r_addr_reg[8]/C

Slack:                    inf
  Source:                 myinputValid
                            (input port)
  Destination:            r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.352ns (31.779%)  route 2.903ns (68.221%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  myinputValid (IN)
                         net (fo=0)                   0.000     0.000    myinputValid
    AB7                  IBUF (Prop_ibuf_I_O)         0.980     0.980 f  myinputValid_IBUF_inst/O
                         net (fo=6, routed)           1.642     2.622    myinputValid_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     2.746 r  r_addr[7]_i_2/O
                         net (fo=5, routed)           0.654     3.400    r_addr[7]_i_2_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I1_O)        0.124     3.524 r  r_addr[10]_i_2/O
                         net (fo=3, routed)           0.607     4.131    r_addr[10]_i_2_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.255 r  r_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     4.255    r_addr[10]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.571     4.508    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  r_addr_reg[10]/C

Slack:                    inf
  Source:                 myinputValid
                            (input port)
  Destination:            r_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 1.352ns (32.006%)  route 2.872ns (67.994%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  myinputValid (IN)
                         net (fo=0)                   0.000     0.000    myinputValid
    AB7                  IBUF (Prop_ibuf_I_O)         0.980     0.980 f  myinputValid_IBUF_inst/O
                         net (fo=6, routed)           1.642     2.622    myinputValid_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     2.746 r  r_addr[7]_i_2/O
                         net (fo=5, routed)           0.654     3.400    r_addr[7]_i_2_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I1_O)        0.124     3.524 r  r_addr[10]_i_2/O
                         net (fo=3, routed)           0.576     4.101    r_addr[10]_i_2_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.225 r  r_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     4.225    r_addr[9]_i_1_n_0
    SLICE_X11Y15         FDRE                                         r  r_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.509    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  r_addr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.215ns (30.417%)  route 2.779ns (69.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 f  comboAdd_i_2/O
                         net (fo=36, routed)          1.335     3.869    comboAdd_i_2_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.993 r  r_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     3.993    r_addr[7]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.509    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  r_addr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            comboAdd/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 1.091ns (27.437%)  route 2.884ns (72.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  comboAdd_i_2/O
                         net (fo=36, routed)          1.441     3.975    comboAdd_i_2_n_0
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.661     4.598    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 1.091ns (27.734%)  route 2.842ns (72.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  comboAdd_i_2/O
                         net (fo=36, routed)          1.398     3.932    comboAdd_i_2_n_0
    SLICE_X13Y17         FDRE                                         r  sum_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     4.506    clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  sum_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 1.091ns (27.734%)  route 2.842ns (72.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  comboAdd_i_2/O
                         net (fo=36, routed)          1.398     3.932    comboAdd_i_2_n_0
    SLICE_X13Y17         FDRE                                         r  sum_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     4.506    clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  sum_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 1.091ns (27.734%)  route 2.842ns (72.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  comboAdd_i_2/O
                         net (fo=36, routed)          1.398     3.932    comboAdd_i_2_n_0
    SLICE_X13Y17         FDRE                                         r  sum_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     4.506    clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  sum_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.091ns (27.994%)  route 2.805ns (72.006%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  comboAdd_i_2/O
                         net (fo=36, routed)          1.361     3.896    comboAdd_i_2_n_0
    SLICE_X11Y16         FDRE                                         r  sum_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.571     4.508    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  sum_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.091ns (27.994%)  route 2.805ns (72.006%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.444     2.410    rst_IBUF
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  comboAdd_i_2/O
                         net (fo=36, routed)          1.361     3.896    comboAdd_i_2_n_0
    SLICE_X11Y16         FDRE                                         r  sum_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.571     4.508    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  sum_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myinput[15]
                            (input port)
  Destination:            mul_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.200ns (24.936%)  route 0.603ns (75.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  myinput[15] (IN)
                         net (fo=0)                   0.000     0.000    myinput[15]
    AB6                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  myinput_IBUF[15]_inst/O
                         net (fo=30, routed)          0.603     0.804    myinput_IBUF[15]
    DSP48_X0Y7           DSP48E1                                      r  mul_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.944     2.117    clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  mul_reg/CLK

Slack:                    inf
  Source:                 myinput[11]
                            (input port)
  Destination:            comboAdd/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.143ns (17.253%)  route 0.687ns (82.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  myinput[11] (IN)
                         net (fo=0)                   0.000     0.000    myinput[11]
    T6                   IBUF (Prop_ibuf_I_O)         0.143     0.143 r  myinput_IBUF[11]_inst/O
                         net (fo=2, routed)           0.687     0.831    myinput_IBUF[11]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.946     2.119    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK

Slack:                    inf
  Source:                 myinput[11]
                            (input port)
  Destination:            mul_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.143ns (17.253%)  route 0.687ns (82.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  myinput[11] (IN)
                         net (fo=0)                   0.000     0.000    myinput[11]
    T6                   IBUF (Prop_ibuf_I_O)         0.143     0.143 r  myinput_IBUF[11]_inst/O
                         net (fo=2, routed)           0.687     0.831    myinput_IBUF[11]
    DSP48_X0Y7           DSP48E1                                      r  mul_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.944     2.117    clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  mul_reg/CLK

Slack:                    inf
  Source:                 myinput[9]
                            (input port)
  Destination:            comboAdd/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.155ns (18.402%)  route 0.685ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  myinput[9] (IN)
                         net (fo=0)                   0.000     0.000    myinput[9]
    U4                   IBUF (Prop_ibuf_I_O)         0.155     0.155 r  myinput_IBUF[9]_inst/O
                         net (fo=2, routed)           0.685     0.840    myinput_IBUF[9]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.946     2.119    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK

Slack:                    inf
  Source:                 myinput[9]
                            (input port)
  Destination:            mul_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.155ns (18.402%)  route 0.685ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  myinput[9] (IN)
                         net (fo=0)                   0.000     0.000    myinput[9]
    U4                   IBUF (Prop_ibuf_I_O)         0.155     0.155 r  myinput_IBUF[9]_inst/O
                         net (fo=2, routed)           0.685     0.840    myinput_IBUF[9]
    DSP48_X0Y7           DSP48E1                                      r  mul_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.944     2.117    clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  mul_reg/CLK

Slack:                    inf
  Source:                 myinputValid
                            (input port)
  Destination:            weight_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.726%)  route 0.636ns (75.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  myinputValid (IN)
                         net (fo=0)                   0.000     0.000    myinputValid
    AB7                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  myinputValid_IBUF_inst/O
                         net (fo=6, routed)           0.636     0.845    myinputValid_IBUF
    SLICE_X11Y17         FDRE                                         r  weight_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.028    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  weight_valid_reg/C

Slack:                    inf
  Source:                 myinput[13]
                            (input port)
  Destination:            comboAdd/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.193ns (22.436%)  route 0.666ns (77.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  myinput[13] (IN)
                         net (fo=0)                   0.000     0.000    myinput[13]
    AA4                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  myinput_IBUF[13]_inst/O
                         net (fo=2, routed)           0.666     0.859    myinput_IBUF[13]
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.946     2.119    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  comboAdd/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.240ns (27.564%)  route 0.632ns (72.436%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.632     0.827    rst_IBUF
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.872 r  r_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.872    r_addr[6]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.028    clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  r_addr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.237ns (27.073%)  route 0.639ns (72.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.639     0.835    rst_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I3_O)        0.042     0.877 r  r_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.877    r_addr[1]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.029    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.240ns (27.322%)  route 0.639ns (72.678%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB4                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.639     0.835    rst_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.880 r  r_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.880    r_addr[0]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.029    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  r_addr_reg[0]/C





