<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d')">rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.94</td>
<td class="s8 cl rt"><a href="mod2664.html#Line" > 83.33</a></td>
<td class="s6 cl rt"><a href="mod2664.html#Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod2664.html#Toggle" > 94.35</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2664.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2664.html#inst_tag_239194"  onclick="showContent('inst_tag_239194')">config_ss_tb.DUT.flexnoc.arm_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 42.19</td>
<td class="s6 cl rt"><a href="mod2664.html#inst_tag_239194_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239194_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2664.html#inst_tag_239194_Toggle" >  2.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239194_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2664.html#inst_tag_239195"  onclick="showContent('inst_tag_239195')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 42.71</td>
<td class="s6 cl rt"><a href="mod2664.html#inst_tag_239195_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239195_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2664.html#inst_tag_239195_Toggle" >  4.17</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239195_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2664.html#inst_tag_239193"  onclick="showContent('inst_tag_239193')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s7 cl rt"> 78.79</td>
<td class="s8 cl rt"><a href="mod2664.html#inst_tag_239193_Line" > 83.33</a></td>
<td class="s6 cl rt"><a href="mod2664.html#inst_tag_239193_Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod2664.html#inst_tag_239193_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2664.html#inst_tag_239193_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_239194'>
<hr>
<a name="inst_tag_239194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_239194" >config_ss_tb.DUT.flexnoc.arm_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.19</td>
<td class="s6 cl rt"><a href="mod2664.html#inst_tag_239194_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239194_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2664.html#inst_tag_239194_Toggle" >  2.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239194_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.79</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.46</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.72</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2762.html#inst_tag_253331" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod200.html#inst_tag_13654" id="tag_urg_inst_13654">Bf</a></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2681.html#inst_tag_240717" id="tag_urg_inst_240717">Bp</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod209.html#inst_tag_13709" id="tag_urg_inst_13709">Rp</a></td>
<td class="s5 cl rt"> 50.88</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.26</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1589.html#inst_tag_120049" id="tag_urg_inst_120049">us72a3ed95</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_239195'>
<hr>
<a name="inst_tag_239195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_239195" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.71</td>
<td class="s6 cl rt"><a href="mod2664.html#inst_tag_239195_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239195_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2664.html#inst_tag_239195_Toggle" >  4.17</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2664.html#inst_tag_239195_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.72</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.79</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.77</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2762.html#inst_tag_253332" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod200.html#inst_tag_13657" id="tag_urg_inst_13657">Bf</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2681.html#inst_tag_240720" id="tag_urg_inst_240720">Bp</a></td>
<td class="s6 cl rt"> 60.27</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod209.html#inst_tag_13710" id="tag_urg_inst_13710">Rp</a></td>
<td class="s5 cl rt"> 51.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.87</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1589.html#inst_tag_120051" id="tag_urg_inst_120051">us72a3ed95</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_239193'>
<hr>
<a name="inst_tag_239193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_239193" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.79</td>
<td class="s8 cl rt"><a href="mod2664.html#inst_tag_239193_Line" > 83.33</a></td>
<td class="s6 cl rt"><a href="mod2664.html#inst_tag_239193_Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod2664.html#inst_tag_239193_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2664.html#inst_tag_239193_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.20</td>
<td class="s9 cl rt"> 95.24</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s9 cl rt"> 94.01</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.07</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.22</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2762.html#inst_tag_253330" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod200.html#inst_tag_13653" id="tag_urg_inst_13653">Bf</a></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2681.html#inst_tag_240716" id="tag_urg_inst_240716">Bp</a></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod209.html#inst_tag_13708" id="tag_urg_inst_13708">Rp</a></td>
<td class="s9 cl rt"> 98.60</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1589.html#inst_tag_120047" id="tag_urg_inst_120047">us72a3ed95</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2664.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>124877</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>124943</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
124876                  	) begin
124877     1/1          		if ( RspStatusIs_Err )
124878     1/1          			B1Resp = 2'b10 ;
124879     1/1          		else if ( RspStatusIs_Ok )
124880     1/1          			B1Resp = u_b16a ;
124881     1/1          		else if ( RspStatusIs_Fail )
124882     <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
124883     1/1          		else	B1Resp = 2'b00 ;
124884                  	end
124885                  	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
124886                  		.Rx_0( u_6fba_0 )
124887                  	,	.Rx_2( u_6fba_2 )
124888                  	,	.RxRdy( AxiB_Ready )
124889                  	,	.RxVld( AxiB_Valid )
124890                  	,	.Sys_Clk( Sys_Clk )
124891                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124892                  	,	.Sys_Clk_En( Sys_Clk_En )
124893                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124894                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124895                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124896                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124897                  	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
124898                  	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
124899                  	,	.Tx_0( u_9440_0 )
124900                  	,	.Tx_2( u_9440_2 )
124901                  	,	.TxRdy( AxiBfifo_Ready )
124902                  	,	.TxVld( AxiBfifo_Valid )
124903                  	);
124904                  	assign AxiBfifo_Id = u_9440_0;
124905                  	assign u_850f_0 = AxiBfifo_Id;
124906                  	assign AxiBfifo_Resp = u_9440_2;
124907                  	assign u_850f_2 = AxiBfifo_Resp;
124908                  	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
124909                  		.Rx_0( u_850f_0 )
124910                  	,	.Rx_2( u_850f_2 )
124911                  	,	.RxRdy( u_143 )
124912                  	,	.RxVld( AxiBfifo_Valid )
124913                  	,	.Sys_Clk( Sys_Clk )
124914                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124915                  	,	.Sys_Clk_En( Sys_Clk_En )
124916                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124917                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124918                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124919                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124920                  	,	.Sys_Pwr_Idle( BPipePwr_Idle )
124921                  	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
124922                  	,	.Tx_0( u_dff1_0 )
124923                  	,	.Tx_2( u_dff1_2 )
124924                  	,	.TxRdy( Axi_b_ready )
124925                  	,	.TxVld( Axi_b_valid )
124926                  	);
124927                  	assign Axi_b_id = u_dff1_0;
124928                  	assign Axi_b_resp = u_dff1_2;
124929                  	assign u_5f1f_0 = AxiR_Data;
124930                  	assign AxiR_Id = FullId;
124931                  	assign u_5f1f_2 = AxiR_Id;
124932                  	assign AxiR_Last = Gen_Rsp_Last;
124933                  	assign u_5f1f_3 = AxiR_Last;
124934                  	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
124935                  	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
124936                  	assign u_5f1f_5 = AxiR_Resp;
124937                  	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
124938                  	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
124939                  	assign AxiR_Valid = R1Vld;
124940                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
124941                  	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
124942                  	always @( uAxiR_Resp_caseSel or u_e54 ) begin
124943     1/1          		case ( uAxiR_Resp_caseSel )
124944     1/1          			3'b001  : AxiR_Resp = 2'b10 ;
124945     <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
124946     1/1          			3'b100  : AxiR_Resp = u_e54 ;
124947     1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2664.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124866
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124935
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124980
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2664.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">19</td>
<td class="rt">67.86 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">317</td>
<td class="rt">94.35 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">159</td>
<td class="rt">94.64 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">158</td>
<td class="rt">94.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">19</td>
<td class="rt">67.86 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">317</td>
<td class="rt">94.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">159</td>
<td class="rt">94.64 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">158</td>
<td class="rt">94.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_resp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_resp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2664.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124866</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124935</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">124980</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">124877</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">124943</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124866     	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124935     	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124980     	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124877     		if ( RspStatusIs_Err )
           		<font color = "green">-1-</font>  
124878     			B1Resp = 2'b10 ;
           <font color = "green">			==></font>
124879     		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
124880     			B1Resp = u_b16a ;
           <font color = "green">			==></font>
124881     		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
124882     			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
124883     		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124943     		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
124944     			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "green">			==></font>
124945     			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
124946     			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
124947     			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239194'>
<a name="inst_tag_239194_Line"></a>
<b>Line Coverage for Instance : <a href="mod2664.html#inst_tag_239194" >config_ss_tb.DUT.flexnoc.arm_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>124877</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>124943</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
124876                  	) begin
124877     1/1          		if ( RspStatusIs_Err )
124878     <font color = "red">0/1     ==>  			B1Resp = 2'b10 ;</font>
124879     1/1          		else if ( RspStatusIs_Ok )
124880     1/1          			B1Resp = u_b16a ;
124881     1/1          		else if ( RspStatusIs_Fail )
124882     <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
124883     1/1          		else	B1Resp = 2'b00 ;
124884                  	end
124885                  	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
124886                  		.Rx_0( u_6fba_0 )
124887                  	,	.Rx_2( u_6fba_2 )
124888                  	,	.RxRdy( AxiB_Ready )
124889                  	,	.RxVld( AxiB_Valid )
124890                  	,	.Sys_Clk( Sys_Clk )
124891                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124892                  	,	.Sys_Clk_En( Sys_Clk_En )
124893                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124894                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124895                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124896                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124897                  	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
124898                  	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
124899                  	,	.Tx_0( u_9440_0 )
124900                  	,	.Tx_2( u_9440_2 )
124901                  	,	.TxRdy( AxiBfifo_Ready )
124902                  	,	.TxVld( AxiBfifo_Valid )
124903                  	);
124904                  	assign AxiBfifo_Id = u_9440_0;
124905                  	assign u_850f_0 = AxiBfifo_Id;
124906                  	assign AxiBfifo_Resp = u_9440_2;
124907                  	assign u_850f_2 = AxiBfifo_Resp;
124908                  	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
124909                  		.Rx_0( u_850f_0 )
124910                  	,	.Rx_2( u_850f_2 )
124911                  	,	.RxRdy( u_143 )
124912                  	,	.RxVld( AxiBfifo_Valid )
124913                  	,	.Sys_Clk( Sys_Clk )
124914                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124915                  	,	.Sys_Clk_En( Sys_Clk_En )
124916                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124917                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124918                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124919                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124920                  	,	.Sys_Pwr_Idle( BPipePwr_Idle )
124921                  	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
124922                  	,	.Tx_0( u_dff1_0 )
124923                  	,	.Tx_2( u_dff1_2 )
124924                  	,	.TxRdy( Axi_b_ready )
124925                  	,	.TxVld( Axi_b_valid )
124926                  	);
124927                  	assign Axi_b_id = u_dff1_0;
124928                  	assign Axi_b_resp = u_dff1_2;
124929                  	assign u_5f1f_0 = AxiR_Data;
124930                  	assign AxiR_Id = FullId;
124931                  	assign u_5f1f_2 = AxiR_Id;
124932                  	assign AxiR_Last = Gen_Rsp_Last;
124933                  	assign u_5f1f_3 = AxiR_Last;
124934                  	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
124935                  	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
124936                  	assign u_5f1f_5 = AxiR_Resp;
124937                  	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
124938                  	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
124939                  	assign AxiR_Valid = R1Vld;
124940                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
124941                  	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
124942                  	always @( uAxiR_Resp_caseSel or u_e54 ) begin
124943     1/1          		case ( uAxiR_Resp_caseSel )
124944     <font color = "red">0/1     ==>  			3'b001  : AxiR_Resp = 2'b10 ;</font>
124945     <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
124946     1/1          			3'b100  : AxiR_Resp = u_e54 ;
124947     1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="inst_tag_239194_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2664.html#inst_tag_239194" >config_ss_tb.DUT.flexnoc.arm_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124866
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124935
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124980
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239194_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2664.html#inst_tag_239194" >config_ss_tb.DUT.flexnoc.arm_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">2</td>
<td class="rt">7.14  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">7</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">4</td>
<td class="rt">2.38  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">1.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">2</td>
<td class="rt">7.14  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">7</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">4</td>
<td class="rt">2.38  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">1.79  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239194_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2664.html#inst_tag_239194" >config_ss_tb.DUT.flexnoc.arm_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124866</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124935</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124980</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">124877</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">124943</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124866     	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124935     	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124980     	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124877     		if ( RspStatusIs_Err )
           		<font color = "red">-1-</font>  
124878     			B1Resp = 2'b10 ;
           <font color = "red">			==></font>
124879     		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
124880     			B1Resp = u_b16a ;
           <font color = "green">			==></font>
124881     		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
124882     			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
124883     		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124943     		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
124944     			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "red">			==></font>
124945     			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
124946     			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
124947     			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239195'>
<a name="inst_tag_239195_Line"></a>
<b>Line Coverage for Instance : <a href="mod2664.html#inst_tag_239195" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>124877</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>124943</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
124876                  	) begin
124877     1/1          		if ( RspStatusIs_Err )
124878     <font color = "red">0/1     ==>  			B1Resp = 2'b10 ;</font>
124879     1/1          		else if ( RspStatusIs_Ok )
124880     1/1          			B1Resp = u_b16a ;
124881     1/1          		else if ( RspStatusIs_Fail )
124882     <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
124883     1/1          		else	B1Resp = 2'b00 ;
124884                  	end
124885                  	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
124886                  		.Rx_0( u_6fba_0 )
124887                  	,	.Rx_2( u_6fba_2 )
124888                  	,	.RxRdy( AxiB_Ready )
124889                  	,	.RxVld( AxiB_Valid )
124890                  	,	.Sys_Clk( Sys_Clk )
124891                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124892                  	,	.Sys_Clk_En( Sys_Clk_En )
124893                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124894                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124895                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124896                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124897                  	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
124898                  	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
124899                  	,	.Tx_0( u_9440_0 )
124900                  	,	.Tx_2( u_9440_2 )
124901                  	,	.TxRdy( AxiBfifo_Ready )
124902                  	,	.TxVld( AxiBfifo_Valid )
124903                  	);
124904                  	assign AxiBfifo_Id = u_9440_0;
124905                  	assign u_850f_0 = AxiBfifo_Id;
124906                  	assign AxiBfifo_Resp = u_9440_2;
124907                  	assign u_850f_2 = AxiBfifo_Resp;
124908                  	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
124909                  		.Rx_0( u_850f_0 )
124910                  	,	.Rx_2( u_850f_2 )
124911                  	,	.RxRdy( u_143 )
124912                  	,	.RxVld( AxiBfifo_Valid )
124913                  	,	.Sys_Clk( Sys_Clk )
124914                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124915                  	,	.Sys_Clk_En( Sys_Clk_En )
124916                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124917                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124918                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124919                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124920                  	,	.Sys_Pwr_Idle( BPipePwr_Idle )
124921                  	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
124922                  	,	.Tx_0( u_dff1_0 )
124923                  	,	.Tx_2( u_dff1_2 )
124924                  	,	.TxRdy( Axi_b_ready )
124925                  	,	.TxVld( Axi_b_valid )
124926                  	);
124927                  	assign Axi_b_id = u_dff1_0;
124928                  	assign Axi_b_resp = u_dff1_2;
124929                  	assign u_5f1f_0 = AxiR_Data;
124930                  	assign AxiR_Id = FullId;
124931                  	assign u_5f1f_2 = AxiR_Id;
124932                  	assign AxiR_Last = Gen_Rsp_Last;
124933                  	assign u_5f1f_3 = AxiR_Last;
124934                  	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
124935                  	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
124936                  	assign u_5f1f_5 = AxiR_Resp;
124937                  	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
124938                  	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
124939                  	assign AxiR_Valid = R1Vld;
124940                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
124941                  	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
124942                  	always @( uAxiR_Resp_caseSel or u_e54 ) begin
124943     1/1          		case ( uAxiR_Resp_caseSel )
124944     <font color = "red">0/1     ==>  			3'b001  : AxiR_Resp = 2'b10 ;</font>
124945     <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
124946     1/1          			3'b100  : AxiR_Resp = u_e54 ;
124947     1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="inst_tag_239195_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2664.html#inst_tag_239195" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124866
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124935
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124980
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2664.html#inst_tag_239195" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">14</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">7</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">7</td>
<td class="rt">4.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">14</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">7</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">7</td>
<td class="rt">4.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239195_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2664.html#inst_tag_239195" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124866</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124935</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124980</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">124877</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">124943</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124866     	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124935     	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124980     	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124877     		if ( RspStatusIs_Err )
           		<font color = "red">-1-</font>  
124878     			B1Resp = 2'b10 ;
           <font color = "red">			==></font>
124879     		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
124880     			B1Resp = u_b16a ;
           <font color = "green">			==></font>
124881     		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
124882     			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
124883     		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124943     		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
124944     			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "red">			==></font>
124945     			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
124946     			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
124947     			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239193'>
<a name="inst_tag_239193_Line"></a>
<b>Line Coverage for Instance : <a href="mod2664.html#inst_tag_239193" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>124877</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>124943</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
124876                  	) begin
124877     1/1          		if ( RspStatusIs_Err )
124878     1/1          			B1Resp = 2'b10 ;
124879     1/1          		else if ( RspStatusIs_Ok )
124880     1/1          			B1Resp = u_b16a ;
124881     1/1          		else if ( RspStatusIs_Fail )
124882     <font color = "red">0/1     ==>  			B1Resp = 2'b00 ;</font>
124883     1/1          		else	B1Resp = 2'b00 ;
124884                  	end
124885                  	rsnoc_z_H_R_U_F_U_674b4d87_A4200 Bf(
124886                  		.Rx_0( u_6fba_0 )
124887                  	,	.Rx_2( u_6fba_2 )
124888                  	,	.RxRdy( AxiB_Ready )
124889                  	,	.RxVld( AxiB_Valid )
124890                  	,	.Sys_Clk( Sys_Clk )
124891                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124892                  	,	.Sys_Clk_En( Sys_Clk_En )
124893                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124894                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124895                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124896                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124897                  	,	.Sys_Pwr_Idle( BFifoPwr_Idle )
124898                  	,	.Sys_Pwr_WakeUp( BFifoPwr_WakeUp )
124899                  	,	.Tx_0( u_9440_0 )
124900                  	,	.Tx_2( u_9440_2 )
124901                  	,	.TxRdy( AxiBfifo_Ready )
124902                  	,	.TxVld( AxiBfifo_Valid )
124903                  	);
124904                  	assign AxiBfifo_Id = u_9440_0;
124905                  	assign u_850f_0 = AxiBfifo_Id;
124906                  	assign AxiBfifo_Resp = u_9440_2;
124907                  	assign u_850f_2 = AxiBfifo_Resp;
124908                  	rsnoc_z_H_R_U_P_F_a8d76a4e_A4200 Bp(
124909                  		.Rx_0( u_850f_0 )
124910                  	,	.Rx_2( u_850f_2 )
124911                  	,	.RxRdy( u_143 )
124912                  	,	.RxVld( AxiBfifo_Valid )
124913                  	,	.Sys_Clk( Sys_Clk )
124914                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
124915                  	,	.Sys_Clk_En( Sys_Clk_En )
124916                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
124917                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
124918                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
124919                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
124920                  	,	.Sys_Pwr_Idle( BPipePwr_Idle )
124921                  	,	.Sys_Pwr_WakeUp( BPipePwr_WakeUp )
124922                  	,	.Tx_0( u_dff1_0 )
124923                  	,	.Tx_2( u_dff1_2 )
124924                  	,	.TxRdy( Axi_b_ready )
124925                  	,	.TxVld( Axi_b_valid )
124926                  	);
124927                  	assign Axi_b_id = u_dff1_0;
124928                  	assign Axi_b_resp = u_dff1_2;
124929                  	assign u_5f1f_0 = AxiR_Data;
124930                  	assign AxiR_Id = FullId;
124931                  	assign u_5f1f_2 = AxiR_Id;
124932                  	assign AxiR_Last = Gen_Rsp_Last;
124933                  	assign u_5f1f_3 = AxiR_Last;
124934                  	assign RspOpcIs_Rdl = Gen_Rsp_Opc == 3'b010;
124935                  	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
124936                  	assign u_5f1f_5 = AxiR_Resp;
124937                  	assign Rd = Gen_Rsp_Opc == 3'b000 | Gen_Rsp_Opc == 3'b001 | Gen_Rsp_Opc == 3'b010;
124938                  	assign R1Vld = Rd &amp; Gen_Rsp_Vld;
124939                  	assign AxiR_Valid = R1Vld;
124940                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( Gen_Rsp_Data ) , .O( AxiR_Data ) );
124941                  	assign uAxiR_Resp_caseSel = { RspStatusIs_Ok , RspStatusIs_Fail , RspStatusIs_Err } ;
124942                  	always @( uAxiR_Resp_caseSel or u_e54 ) begin
124943     1/1          		case ( uAxiR_Resp_caseSel )
124944     1/1          			3'b001  : AxiR_Resp = 2'b10 ;
124945     <font color = "red">0/1     ==>  			3'b010  : AxiR_Resp = 2'b00 ;</font>
124946     1/1          			3'b100  : AxiR_Resp = u_e54 ;
124947     1/1          			default : AxiR_Resp = 2'b00 ;
</pre>
<hr>
<a name="inst_tag_239193_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2664.html#inst_tag_239193" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124866
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124935
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124980
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2664.html#inst_tag_239193" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">17</td>
<td class="rt">60.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">336</td>
<td class="rt">315</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">159</td>
<td class="rt">94.64 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">156</td>
<td class="rt">92.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">17</td>
<td class="rt">60.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">315</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">159</td>
<td class="rt">94.64 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">156</td>
<td class="rt">92.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_resp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_resp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239193_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2664.html#inst_tag_239193" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124866</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">124935</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">124980</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">124877</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">124943</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124866     	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124935     	assign u_e54 = RspOpcIs_Rdl ? 2'b01 : 2'b00;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124980     	assign Gen_Rsp_Rdy = Wr ? B1Rdy : R1Rdy;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124877     		if ( RspStatusIs_Err )
           		<font color = "green">-1-</font>  
124878     			B1Resp = 2'b10 ;
           <font color = "green">			==></font>
124879     		else if ( RspStatusIs_Ok )
           		     <font color = "green">-2-</font>  
124880     			B1Resp = u_b16a ;
           <font color = "green">			==></font>
124881     		else if ( RspStatusIs_Fail )
           		     <font color = "red">-3-</font>  
124882     			B1Resp = 2'b00 ;
           <font color = "red">			==></font>
124883     		else	B1Resp = 2'b00 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124943     		case ( uAxiR_Resp_caseSel )
           		<font color = "red">-1-</font>                  
124944     			3'b001  : AxiR_Resp = 2'b10 ;
           <font color = "green">			==></font>
124945     			3'b010  : AxiR_Resp = 2'b00 ;
           <font color = "red">			==></font>
124946     			3'b100  : AxiR_Resp = u_e54 ;
           <font color = "green">			==></font>
124947     			default : AxiR_Resp = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_239193">
    <li>
      <a href="#inst_tag_239193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239193_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239193_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239193_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_239194">
    <li>
      <a href="#inst_tag_239194_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239194_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239194_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239194_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_239195">
    <li>
      <a href="#inst_tag_239195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239195_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239195_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239195_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
