digraph "0_linux_05692d7005a364add85c6e25a6c4447ce08f913a@pointer" {
"1001320" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot))"];
"1001155" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot))"];
"1001139" [label="(Call,slot = true)"];
"1001095" [label="(Call,slot = false)"];
"1001318" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot))"];
"1001329" [label="(Call,!ret)"];
"1001364" [label="(Return,return ret;)"];
"1001281" [label="(Call,ret = PTR_ERR(group))"];
"1001162" [label="(Identifier,slot)"];
"1001318" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot))"];
"1001097" [label="(Identifier,false)"];
"1001159" [label="(Identifier,vfio_pci_count_devs)"];
"1001153" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot))"];
"1001331" [label="(Call,ret = slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001324" [label="(Identifier,vfio_pci_validate_devs)"];
"1001320" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot))"];
"1001101" [label="(Identifier,count)"];
"1001327" [label="(Identifier,slot)"];
"1001155" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot))"];
"1001154" [label="(Identifier,ret)"];
"1001369" [label="(MethodReturn,static long)"];
"1001332" [label="(Identifier,ret)"];
"1001131" [label="(ControlStructure,if (!pci_probe_reset_slot(vdev->pdev->slot)))"];
"1001140" [label="(Identifier,slot)"];
"1001347" [label="(JumpTarget,hot_reset_release:)"];
"1001160" [label="(Call,&count)"];
"1001364" [label="(Return,return ret;)"];
"1001139" [label="(Call,slot = true)"];
"1001156" [label="(Call,vdev->pdev)"];
"1001089" [label="(Block,)"];
"1001330" [label="(Identifier,ret)"];
"1001264" [label="(Call,ret = -EBADF)"];
"1001095" [label="(Call,slot = false)"];
"1001329" [label="(Call,!ret)"];
"1001141" [label="(Identifier,true)"];
"1001325" [label="(Call,&info)"];
"1001328" [label="(ControlStructure,if (!ret))"];
"1001319" [label="(Identifier,ret)"];
"1001365" [label="(Identifier,ret)"];
"1001096" [label="(Identifier,slot)"];
"1001321" [label="(Call,vdev->pdev)"];
"1001320" -> "1001318"  [label="AST: "];
"1001320" -> "1001327"  [label="CFG: "];
"1001321" -> "1001320"  [label="AST: "];
"1001324" -> "1001320"  [label="AST: "];
"1001325" -> "1001320"  [label="AST: "];
"1001327" -> "1001320"  [label="AST: "];
"1001318" -> "1001320"  [label="CFG: "];
"1001320" -> "1001369"  [label="DDG: vdev->pdev"];
"1001320" -> "1001369"  [label="DDG: vfio_pci_validate_devs"];
"1001320" -> "1001369"  [label="DDG: &info"];
"1001320" -> "1001369"  [label="DDG: slot"];
"1001320" -> "1001318"  [label="DDG: vdev->pdev"];
"1001320" -> "1001318"  [label="DDG: vfio_pci_validate_devs"];
"1001320" -> "1001318"  [label="DDG: &info"];
"1001320" -> "1001318"  [label="DDG: slot"];
"1001155" -> "1001320"  [label="DDG: vdev->pdev"];
"1001155" -> "1001320"  [label="DDG: slot"];
"1001155" -> "1001153"  [label="AST: "];
"1001155" -> "1001162"  [label="CFG: "];
"1001156" -> "1001155"  [label="AST: "];
"1001159" -> "1001155"  [label="AST: "];
"1001160" -> "1001155"  [label="AST: "];
"1001162" -> "1001155"  [label="AST: "];
"1001153" -> "1001155"  [label="CFG: "];
"1001155" -> "1001369"  [label="DDG: vdev->pdev"];
"1001155" -> "1001369"  [label="DDG: &count"];
"1001155" -> "1001369"  [label="DDG: vfio_pci_count_devs"];
"1001155" -> "1001369"  [label="DDG: slot"];
"1001155" -> "1001153"  [label="DDG: vdev->pdev"];
"1001155" -> "1001153"  [label="DDG: vfio_pci_count_devs"];
"1001155" -> "1001153"  [label="DDG: &count"];
"1001155" -> "1001153"  [label="DDG: slot"];
"1001139" -> "1001155"  [label="DDG: slot"];
"1001095" -> "1001155"  [label="DDG: slot"];
"1001139" -> "1001131"  [label="AST: "];
"1001139" -> "1001141"  [label="CFG: "];
"1001140" -> "1001139"  [label="AST: "];
"1001141" -> "1001139"  [label="AST: "];
"1001154" -> "1001139"  [label="CFG: "];
"1001139" -> "1001369"  [label="DDG: true"];
"1001095" -> "1001089"  [label="AST: "];
"1001095" -> "1001097"  [label="CFG: "];
"1001096" -> "1001095"  [label="AST: "];
"1001097" -> "1001095"  [label="AST: "];
"1001101" -> "1001095"  [label="CFG: "];
"1001095" -> "1001369"  [label="DDG: false"];
"1001095" -> "1001369"  [label="DDG: slot"];
"1001318" -> "1001089"  [label="AST: "];
"1001319" -> "1001318"  [label="AST: "];
"1001330" -> "1001318"  [label="CFG: "];
"1001318" -> "1001369"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot)"];
"1001318" -> "1001329"  [label="DDG: ret"];
"1001329" -> "1001328"  [label="AST: "];
"1001329" -> "1001330"  [label="CFG: "];
"1001330" -> "1001329"  [label="AST: "];
"1001332" -> "1001329"  [label="CFG: "];
"1001347" -> "1001329"  [label="CFG: "];
"1001329" -> "1001369"  [label="DDG: ret"];
"1001329" -> "1001369"  [label="DDG: !ret"];
"1001329" -> "1001364"  [label="DDG: ret"];
"1001364" -> "1001089"  [label="AST: "];
"1001364" -> "1001365"  [label="CFG: "];
"1001365" -> "1001364"  [label="AST: "];
"1001369" -> "1001364"  [label="CFG: "];
"1001364" -> "1001369"  [label="DDG: <RET>"];
"1001365" -> "1001364"  [label="DDG: ret"];
"1001264" -> "1001364"  [label="DDG: ret"];
"1001153" -> "1001364"  [label="DDG: ret"];
"1001331" -> "1001364"  [label="DDG: ret"];
"1001281" -> "1001364"  [label="DDG: ret"];
}
