1fb7a9fb6295 ("clk: renesas: r9a07g044: Add GPT clock and reset entry")
67f80edf8390 ("clk: renesas: r9a07g044: Add DSI clock and reset entries")
6f6178f1e125 ("clk: renesas: r9a07g044: Add LCDC clock and reset entries")
a1bcf50a99dd ("clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoC")
b289cdecc7c3 ("clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3")
