0.6
2018.2
Jun 14 2018
20:41:02
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/adder.sv,1728140893,systemVerilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv,,adder,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/alu.v,1728392821,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v,,alu,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v,1728387973,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v,,control,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v,1728387748,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v,,control_alu_decoder,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v,1728389424,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/data_memory.v,,control_main_decoder,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/data_memory.v,1728144977,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/extend.v,,data_memory,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/extend.v,1728372116,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/pc.v,,extend,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv,1728376815,systemVerilog,,,,imem,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/pc.v,1728142302,verilog,,D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/register_file.v,,pc,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor_tb.v,1728392274,verilog,,,,processor_tb,,,,,,,,
D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/register_file.v,1728378041,verilog,,,,register_file,,,,,,,,
