

================================================================
== Vitis HLS Report for 'add_patch9'
================================================================
* Date:           Mon Aug  5 17:48:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.087 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|      594|  24.000 ns|  1.782 us|    8|  594|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                           Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- add_patch_perSuperpointSP0_add_patch_perPointSP0                                             |       82|       82|         4|          1|          1|     80|       yes|
        |- add_patch_checkDiff                                                                          |        5|       17|         3|          3|          1|  1 ~ 5|       yes|
        |- add_patch_perSuperpointSP1_toSTREAM_add_patch_perPointSP1_toSTREAM                           |       82|       82|         4|          1|          1|     80|       yes|
        |- add_patch_copySPBack_add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1  |      162|      162|         4|          1|          1|    160|       yes|
        |- add_patch_perSuperpointSP1_add_patch_perPointSP1                                             |       82|       82|         4|          1|          1|     80|       yes|
        +-----------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 5
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 8 9 10 11 }
  Pipeline-2 : II = 1, D = 4, States = { 13 14 15 16 }
  Pipeline-3 : II = 1, D = 4, States = { 18 19 20 21 }
  Pipeline-4 : II = 1, D = 4, States = { 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 25 
2 --> 3 
3 --> 4 
4 --> 5 24 2 
5 --> 23 6 12 
6 --> 7 
7 --> 12 8 
8 --> 12 9 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 17 14 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 22 19 
19 --> 20 
20 --> 21 
21 --> 18 
22 --> 23 
23 --> 
24 --> 23 
25 --> 29 26 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%n_patches_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 31 'read' 'n_patches_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 160"   --->   Operation 32 'getelementptr' 'patches_superpoints_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i8 %n_patches_read_3"   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln374 = icmp_eq  i8 %n_patches_read_3, i8 0" [patchMaker.cpp:374]   --->   Operation 35 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %icmp_ln374, void %.preheader2.preheader, void %.preheader3.preheader.preheader" [patchMaker.cpp:374]   --->   Operation 36 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln378 = br void %.preheader3.preheader" [patchMaker.cpp:378]   --->   Operation 38 'br' 'br_ln378' <Predicate = (icmp_ln374)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln406, void, i3 0, void %.preheader2.preheader" [patchMaker.cpp:406]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.49ns)   --->   "%icmp_ln406 = icmp_ult  i3 %i, i3 5" [patchMaker.cpp:406]   --->   Operation 41 'icmp' 'icmp_ln406' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3"   --->   Operation 42 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln406 = add i3 %i, i3 1" [patchMaker.cpp:406]   --->   Operation 43 'add' 'add_ln406' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln406 = br i1 %icmp_ln406, void %.loopexit.loopexit, void %.split19" [patchMaker.cpp:406]   --->   Operation 44 'br' 'br_ln406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i, i4 0"   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i7 %tmp_s"   --->   Operation 46 'zext' 'zext_ln874' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0"   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln874 = or i8 %tmp_8, i8 1"   --->   Operation 48 'or' 'or_ln874' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln874"   --->   Operation 49 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_9"   --->   Operation 50 'getelementptr' 'wp_superpoints_addr' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln874" [patchMaker.cpp:408]   --->   Operation 51 'getelementptr' 'patches_superpoints_addr' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_addr" [patchMaker.cpp:408]   --->   Operation 52 'load' 'packedCoordinates_V' <Predicate = (icmp_ln406)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 53 [2/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 53 'load' 'wp_superpoints_load' <Predicate = (icmp_ln406)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln874_1 = or i7 %tmp_s, i7 15"   --->   Operation 54 'or' 'or_ln874_1' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln874_1"   --->   Operation 55 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_74_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %or_ln874_1, i1 0"   --->   Operation 56 'bitconcatenate' 'tmp_74_cast' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln874_2 = or i8 %tmp_74_cast, i8 1"   --->   Operation 57 'or' 'or_ln874_2' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln874_1 = zext i8 %or_ln874_2"   --->   Operation 58 'zext' 'zext_ln874_1' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln874_1"   --->   Operation 59 'getelementptr' 'wp_superpoints_addr_5' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %tmp_10" [patchMaker.cpp:409]   --->   Operation 60 'getelementptr' 'patches_superpoints_addr_4' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln406 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [patchMaker.cpp:406]   --->   Operation 61 'specloopname' 'specloopname_ln406' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_addr" [patchMaker.cpp:408]   --->   Operation 62 'load' 'packedCoordinates_V' <Predicate = (icmp_ln406)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 63 'trunc' 'trunc_ln69' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 64 'load' 'wp_superpoints_load' <Predicate = (icmp_ln406)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %wp_superpoints_load"   --->   Operation 65 'icmp' 'icmp_ln874' <Predicate = (icmp_ln406)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln874, void %.critedge, void" [patchMaker.cpp:408]   --->   Operation 66 'br' 'br_ln408' <Predicate = (icmp_ln406)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (1.20ns)   --->   "%packedCoordinates_V_3 = load i8 %patches_superpoints_addr_4" [patchMaker.cpp:409]   --->   Operation 67 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 68 [2/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5"   --->   Operation 68 'load' 'wp_superpoints_load_4' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 69 [1/2] (1.20ns)   --->   "%packedCoordinates_V_3 = load i8 %patches_superpoints_addr_4" [patchMaker.cpp:409]   --->   Operation 69 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i64 %packedCoordinates_V_3"   --->   Operation 70 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5"   --->   Operation 71 'load' 'wp_superpoints_load_4' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_2, i32 %wp_superpoints_load_4"   --->   Operation 72 'icmp' 'icmp_ln874_4' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln874_4, void %.critedge, void" [patchMaker.cpp:408]   --->   Operation 73 'br' 'br_ln408' <Predicate = (icmp_ln406 & icmp_ln874)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 74 'br' 'br_ln0' <Predicate = (icmp_ln406 & icmp_ln874 & icmp_ln874_4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_3, i32 5, i32 7" [patchMaker.cpp:419]   --->   Operation 75 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln419 = icmp_eq  i3 %tmp_26, i3 0" [patchMaker.cpp:419]   --->   Operation 76 'icmp' 'icmp_ln419' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln419 = br i1 %icmp_ln419, void %.loopexit, void" [patchMaker.cpp:419]   --->   Operation 77 'br' 'br_ln419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln421 = icmp_ugt  i8 %n_patches_read_3, i8 2" [patchMaker.cpp:421]   --->   Operation 78 'icmp' 'icmp_ln421' <Predicate = (icmp_ln419)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %icmp_ln421, void %.loopexit20, void" [patchMaker.cpp:421]   --->   Operation 79 'br' 'br_ln421' <Predicate = (icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.20ns)   --->   "%patches_superpoints_load = load i8 %patches_superpoints_addr_6"   --->   Operation 80 'load' 'patches_superpoints_load' <Predicate = (icmp_ln419 & icmp_ln421)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 81 [1/2] (1.20ns)   --->   "%patches_superpoints_load = load i8 %patches_superpoints_addr_6"   --->   Operation 81 'load' 'patches_superpoints_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 82 [1/1] (1.06ns)   --->   "%icmp_ln874_5 = icmp_eq  i64 %patches_superpoints_load, i64 0"   --->   Operation 82 'icmp' 'icmp_ln874_5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %icmp_ln874_5, void %.preheader1.preheader.preheader, void %.loopexit20" [patchMaker.cpp:421]   --->   Operation 83 'br' 'br_ln421' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln424 = br void %.preheader1.preheader" [patchMaker.cpp:424]   --->   Operation 84 'br' 'br_ln424' <Predicate = (!icmp_ln874_5)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.62>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln424_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:424]   --->   Operation 85 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%a_5 = phi i3 %select_ln424_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:424]   --->   Operation 86 'phi' 'a_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%b_7 = phi i5 %add_ln427, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:427]   --->   Operation 87 'phi' 'b_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln424_1 = add i7 %indvar_flatten7, i7 1" [patchMaker.cpp:424]   --->   Operation 88 'add' 'add_ln424_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.59ns)   --->   "%icmp_ln424 = icmp_eq  i7 %indvar_flatten7, i7 80" [patchMaker.cpp:424]   --->   Operation 90 'icmp' 'icmp_ln424' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln424, void %.preheader1, void %.loopexit20.loopexit" [patchMaker.cpp:424]   --->   Operation 91 'br' 'br_ln424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.57ns)   --->   "%add_ln424 = add i3 %a_5, i3 1" [patchMaker.cpp:424]   --->   Operation 92 'add' 'add_ln424' <Predicate = (!icmp_ln424)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.63ns)   --->   "%icmp_ln427 = icmp_eq  i5 %b_7, i5 16" [patchMaker.cpp:427]   --->   Operation 93 'icmp' 'icmp_ln427' <Predicate = (!icmp_ln424)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.27ns)   --->   "%select_ln424 = select i1 %icmp_ln427, i5 0, i5 %b_7" [patchMaker.cpp:424]   --->   Operation 94 'select' 'select_ln424' <Predicate = (!icmp_ln424)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.27ns)   --->   "%select_ln424_1 = select i1 %icmp_ln427, i3 %add_ln424, i3 %a_5" [patchMaker.cpp:424]   --->   Operation 95 'select' 'select_ln424_1' <Predicate = (!icmp_ln424)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln427 = add i5 %select_ln424, i5 1" [patchMaker.cpp:427]   --->   Operation 96 'add' 'add_ln427' <Predicate = (!icmp_ln424)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln424_1, i4 0" [patchMaker.cpp:429]   --->   Operation 97 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln429 = zext i7 %tmp_11" [patchMaker.cpp:429]   --->   Operation 98 'zext' 'zext_ln429' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln429 = add i8 %zext_ln429, i8 160" [patchMaker.cpp:429]   --->   Operation 99 'add' 'add_ln429' <Predicate = (!icmp_ln424)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln429_1 = zext i5 %select_ln424" [patchMaker.cpp:429]   --->   Operation 100 'zext' 'zext_ln429_1' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln429_1 = add i8 %add_ln429, i8 %zext_ln429_1" [patchMaker.cpp:429]   --->   Operation 101 'add' 'add_ln429_1' <Predicate = (!icmp_ln424)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln429_2 = zext i8 %add_ln429_1" [patchMaker.cpp:429]   --->   Operation 102 'zext' 'zext_ln429_2' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_7 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln429_2" [patchMaker.cpp:429]   --->   Operation 103 'getelementptr' 'patches_superpoints_addr_7' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_9 : Operation 104 [2/2] (1.20ns)   --->   "%patches_superpoints_load_1 = load i8 %patches_superpoints_addr_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'load' 'patches_superpoints_load_1' <Predicate = (!icmp_ln424)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 105 [1/2] (1.20ns)   --->   "%patches_superpoints_load_1 = load i8 %patches_superpoints_addr_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'load' 'patches_superpoints_load_1' <Predicate = (!icmp_ln424)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 11 <SV = 10> <Delay = 1.09>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_toSTREAM_add_patch_perPointSP1_toSTREAM_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 107 'speclooptripcount' 'empty_107' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln427 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [patchMaker.cpp:427]   --->   Operation 109 'specloopname' 'specloopname_ln427' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %output_patch_stream_V, i64 %patches_superpoints_load_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln424)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln424)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.38>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit20"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln421 & !icmp_ln874_5)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.38ns)   --->   "%br_ln435 = br void" [patchMaker.cpp:435]   --->   Operation 113 'br' 'br_ln435' <Predicate = true> <Delay = 0.38>

State 13 <SV = 9> <Delay = 2.08>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i8 0, void %.loopexit20, i8 %add_ln435_1, void %.split13" [patchMaker.cpp:435]   --->   Operation 114 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%i_12 = phi i2 2, void %.loopexit20, i2 %select_ln435_1, void %.split13" [patchMaker.cpp:435]   --->   Operation 115 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i8 0, void %.loopexit20, i8 %select_ln441_2, void %.split13" [patchMaker.cpp:441]   --->   Operation 116 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%a_6 = phi i3 0, void %.loopexit20, i3 %select_ln441_1, void %.split13" [patchMaker.cpp:441]   --->   Operation 117 'phi' 'a_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%b_8 = phi i5 0, void %.loopexit20, i5 %add_ln447, void %.split13" [patchMaker.cpp:447]   --->   Operation 118 'phi' 'b_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln435_1 = add i8 %indvar_flatten29, i8 1" [patchMaker.cpp:435]   --->   Operation 119 'add' 'add_ln435_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.43ns)   --->   "%add_ln435 = add i2 %i_12, i2 3" [patchMaker.cpp:435]   --->   Operation 120 'add' 'add_ln435' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.58ns)   --->   "%icmp_ln435 = icmp_eq  i8 %indvar_flatten29, i8 160" [patchMaker.cpp:435]   --->   Operation 122 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln435 = br i1 %icmp_ln435, void %.split13, void %.preheader.preheader.preheader" [patchMaker.cpp:435]   --->   Operation 123 'br' 'br_ln435' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.58ns)   --->   "%icmp_ln441 = icmp_eq  i8 %indvar_flatten15, i8 80" [patchMaker.cpp:441]   --->   Operation 124 'icmp' 'icmp_ln441' <Predicate = (!icmp_ln435)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.27ns)   --->   "%select_ln435 = select i1 %icmp_ln441, i3 0, i3 %a_6" [patchMaker.cpp:435]   --->   Operation 125 'select' 'select_ln435' <Predicate = (!icmp_ln435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.27ns)   --->   "%select_ln435_1 = select i1 %icmp_ln441, i2 %add_ln435, i2 %i_12" [patchMaker.cpp:435]   --->   Operation 126 'select' 'select_ln435_1' <Predicate = (!icmp_ln435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln435_2)   --->   "%xor_ln435 = xor i2 %i_12, i2 2" [patchMaker.cpp:435]   --->   Operation 127 'xor' 'xor_ln435' <Predicate = (!icmp_ln435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln435_2 = select i1 %icmp_ln441, i2 %xor_ln435, i2 %add_ln435" [patchMaker.cpp:435]   --->   Operation 128 'select' 'select_ln435_2' <Predicate = (!icmp_ln435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln452_1 = zext i2 %select_ln435_2" [patchMaker.cpp:452]   --->   Operation 129 'zext' 'zext_ln452_1' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln435_2, i2 0" [patchMaker.cpp:452]   --->   Operation 130 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln452_1 = add i4 %tmp_28, i4 %zext_ln452_1" [patchMaker.cpp:452]   --->   Operation 131 'add' 'add_ln452_1' <Predicate = (!icmp_ln435)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln435)   --->   "%xor_ln435_1 = xor i1 %icmp_ln441, i1 1" [patchMaker.cpp:435]   --->   Operation 132 'xor' 'xor_ln435_1' <Predicate = (!icmp_ln435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.63ns)   --->   "%icmp_ln447 = icmp_eq  i5 %b_8, i5 16" [patchMaker.cpp:447]   --->   Operation 133 'icmp' 'icmp_ln447' <Predicate = (!icmp_ln435)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln435 = and i1 %icmp_ln447, i1 %xor_ln435_1" [patchMaker.cpp:435]   --->   Operation 134 'and' 'and_ln435' <Predicate = (!icmp_ln435)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.57ns)   --->   "%add_ln441 = add i3 %select_ln435, i3 1" [patchMaker.cpp:441]   --->   Operation 135 'add' 'add_ln441' <Predicate = (!icmp_ln435)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln441)   --->   "%or_ln441 = or i1 %and_ln435, i1 %icmp_ln441" [patchMaker.cpp:441]   --->   Operation 136 'or' 'or_ln441' <Predicate = (!icmp_ln435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln441 = select i1 %or_ln441, i5 0, i5 %b_8" [patchMaker.cpp:441]   --->   Operation 137 'select' 'select_ln441' <Predicate = (!icmp_ln435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.27ns)   --->   "%select_ln441_1 = select i1 %and_ln435, i3 %add_ln441, i3 %select_ln435" [patchMaker.cpp:441]   --->   Operation 138 'select' 'select_ln441_1' <Predicate = (!icmp_ln435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln452_2 = zext i3 %select_ln441_1" [patchMaker.cpp:452]   --->   Operation 139 'zext' 'zext_ln452_2' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln452_2 = add i4 %add_ln452_1, i4 %zext_ln452_2" [patchMaker.cpp:452]   --->   Operation 140 'add' 'add_ln452_2' <Predicate = (!icmp_ln435)> <Delay = 0.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln447 = add i5 %select_ln441, i5 1" [patchMaker.cpp:447]   --->   Operation 141 'add' 'add_ln447' <Predicate = (!icmp_ln435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln441_1 = add i8 %indvar_flatten15, i8 1" [patchMaker.cpp:441]   --->   Operation 142 'add' 'add_ln441_1' <Predicate = (!icmp_ln435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.30ns)   --->   "%select_ln441_2 = select i1 %icmp_ln441, i8 1, i8 %add_ln441_1" [patchMaker.cpp:441]   --->   Operation 143 'select' 'select_ln441_2' <Predicate = (!icmp_ln435)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 10> <Delay = 1.90>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln452 = zext i2 %select_ln435_1" [patchMaker.cpp:452]   --->   Operation 144 'zext' 'zext_ln452' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln435_1, i2 0" [patchMaker.cpp:452]   --->   Operation 145 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln452 = add i4 %tmp_27, i4 %zext_ln452" [patchMaker.cpp:452]   --->   Operation 146 'add' 'add_ln452' <Predicate = (!icmp_ln435)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_79_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln452_2, i4 0" [patchMaker.cpp:452]   --->   Operation 147 'bitconcatenate' 'tmp_79_cast' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln452_3 = zext i3 %select_ln441_1" [patchMaker.cpp:452]   --->   Operation 148 'zext' 'zext_ln452_3' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln452_3 = add i4 %add_ln452, i4 %zext_ln452_3" [patchMaker.cpp:452]   --->   Operation 149 'add' 'add_ln452_3' <Predicate = (!icmp_ln435)> <Delay = 0.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_81_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln452_3, i4 0" [patchMaker.cpp:452]   --->   Operation 150 'bitconcatenate' 'tmp_81_cast' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln452_4 = zext i5 %select_ln441" [patchMaker.cpp:452]   --->   Operation 151 'zext' 'zext_ln452_4' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln452_4 = add i8 %tmp_79_cast, i8 %zext_ln452_4" [patchMaker.cpp:452]   --->   Operation 152 'add' 'add_ln452_4' <Predicate = (!icmp_ln435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln452_5 = zext i8 %add_ln452_4" [patchMaker.cpp:452]   --->   Operation 153 'zext' 'zext_ln452_5' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_9 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln452_5" [patchMaker.cpp:452]   --->   Operation 154 'getelementptr' 'patches_superpoints_addr_9' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln452_5 = add i8 %tmp_81_cast, i8 %zext_ln452_4" [patchMaker.cpp:452]   --->   Operation 155 'add' 'add_ln452_5' <Predicate = (!icmp_ln435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [2/2] (1.20ns)   --->   "%patches_superpoints_load_2 = load i8 %patches_superpoints_addr_9" [patchMaker.cpp:452]   --->   Operation 156 'load' 'patches_superpoints_load_2' <Predicate = (!icmp_ln435)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 15 <SV = 11> <Delay = 1.20>
ST_15 : Operation 157 [1/2] (1.20ns)   --->   "%patches_superpoints_load_2 = load i8 %patches_superpoints_addr_9" [patchMaker.cpp:452]   --->   Operation 157 'load' 'patches_superpoints_load_2' <Predicate = (!icmp_ln435)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 16 <SV = 12> <Delay = 1.20>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_copySPBack_add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 159 'speclooptripcount' 'empty_108' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln452_6 = zext i8 %add_ln452_5" [patchMaker.cpp:452]   --->   Operation 163 'zext' 'zext_ln452_6' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_10 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln452_6" [patchMaker.cpp:452]   --->   Operation 164 'getelementptr' 'patches_superpoints_addr_10' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:447]   --->   Operation 165 'specloopname' 'specloopname_ln447' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (1.20ns)   --->   "%store_ln452 = store i64 %patches_superpoints_load_2, i8 %patches_superpoints_addr_10" [patchMaker.cpp:452]   --->   Operation 166 'store' 'store_ln452' <Predicate = (!icmp_ln435)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln435)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 0.38>
ST_17 : Operation 168 [1/1] (0.38ns)   --->   "%br_ln458 = br void %.preheader.preheader" [patchMaker.cpp:458]   --->   Operation 168 'br' 'br_ln458' <Predicate = true> <Delay = 0.38>

State 18 <SV = 11> <Delay = 1.62>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i7 %add_ln458_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:458]   --->   Operation 169 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%a_7 = phi i3 %select_ln458_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:458]   --->   Operation 170 'phi' 'a_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%b_9 = phi i5 %add_ln464, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:464]   --->   Operation 171 'phi' 'b_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.70ns)   --->   "%add_ln458_1 = add i7 %indvar_flatten37, i7 1" [patchMaker.cpp:458]   --->   Operation 172 'add' 'add_ln458_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 173 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.59ns)   --->   "%icmp_ln458 = icmp_eq  i7 %indvar_flatten37, i7 80" [patchMaker.cpp:458]   --->   Operation 174 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %.preheader, void" [patchMaker.cpp:458]   --->   Operation 175 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.57ns)   --->   "%add_ln458 = add i3 %a_7, i3 1" [patchMaker.cpp:458]   --->   Operation 176 'add' 'add_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.63ns)   --->   "%icmp_ln464 = icmp_eq  i5 %b_9, i5 16" [patchMaker.cpp:464]   --->   Operation 177 'icmp' 'icmp_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.27ns)   --->   "%select_ln458 = select i1 %icmp_ln464, i5 0, i5 %b_9" [patchMaker.cpp:458]   --->   Operation 178 'select' 'select_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.27ns)   --->   "%select_ln458_1 = select i1 %icmp_ln464, i3 %add_ln458, i3 %a_7" [patchMaker.cpp:458]   --->   Operation 179 'select' 'select_ln458_1' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.70ns)   --->   "%add_ln464 = add i5 %select_ln458, i5 1" [patchMaker.cpp:464]   --->   Operation 180 'add' 'add_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 1.90>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln458_1, i4 0" [patchMaker.cpp:469]   --->   Operation 181 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i7 %tmp_12" [patchMaker.cpp:469]   --->   Operation 182 'zext' 'tmp_82_cast' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln469 = zext i5 %select_ln458" [patchMaker.cpp:469]   --->   Operation 183 'zext' 'zext_ln469' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln469 = add i8 %tmp_82_cast, i8 %zext_ln469" [patchMaker.cpp:469]   --->   Operation 184 'add' 'add_ln469' <Predicate = (!icmp_ln458)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln469, i1 0" [patchMaker.cpp:469]   --->   Operation 185 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln469_2 = zext i9 %tmp_29" [patchMaker.cpp:469]   --->   Operation 186 'zext' 'zext_ln469_2' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln469 = shl i8 %add_ln469, i8 1" [patchMaker.cpp:469]   --->   Operation 187 'shl' 'shl_ln469' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_8 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln469_2" [patchMaker.cpp:469]   --->   Operation 188 'getelementptr' 'wp_superpoints_addr_8' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln469 = or i8 %shl_ln469, i8 1" [patchMaker.cpp:469]   --->   Operation 189 'or' 'or_ln469' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln469_3 = zext i8 %or_ln469" [patchMaker.cpp:469]   --->   Operation 190 'zext' 'zext_ln469_3' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_9 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln469_3" [patchMaker.cpp:469]   --->   Operation 191 'getelementptr' 'wp_superpoints_addr_9' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_19 : Operation 192 [2/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:469]   --->   Operation 192 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_19 : Operation 193 [2/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:469]   --->   Operation 193 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 20 <SV = 13> <Delay = 1.19>
ST_20 : Operation 194 [1/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:469]   --->   Operation 194 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_20 : Operation 195 [1/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:469]   --->   Operation 195 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 21 <SV = 14> <Delay = 1.58>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str"   --->   Operation 196 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 197 'speclooptripcount' 'empty_109' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln469_1 = zext i8 %add_ln469" [patchMaker.cpp:469]   --->   Operation 199 'zext' 'zext_ln469_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_8 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln469_1" [patchMaker.cpp:469]   --->   Operation 200 'getelementptr' 'patches_superpoints_addr_8' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln464 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [patchMaker.cpp:464]   --->   Operation 201 'specloopname' 'specloopname_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.38ns)   --->   "%ref_tmp2 = call i64 @encodeCoordinates, i32 %wp_superpoints_load_7, i32 %wp_superpoints_load_8" [patchMaker.cpp:469]   --->   Operation 202 'call' 'ref_tmp2' <Predicate = (!icmp_ln458)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 203 [1/1] (1.20ns)   --->   "%store_ln469 = store i64 %ref_tmp2, i8 %patches_superpoints_addr_8" [patchMaker.cpp:469]   --->   Operation 203 'store' 'store_ln469' <Predicate = (!icmp_ln458)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>

State 22 <SV = 12> <Delay = 0.70>
ST_22 : Operation 205 [2/2] (0.38ns)   --->   "%call_ln475 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:475]   --->   Operation 205 'call' 'call_ln475' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 206 [1/1] (0.70ns)   --->   "%add_ln480 = add i6 %empty, i6 1" [patchMaker.cpp:480]   --->   Operation 206 'add' 'add_ln480' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i6 %add_ln480" [patchMaker.cpp:480]   --->   Operation 207 'zext' 'zext_ln480' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%write_ln480 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln480" [patchMaker.cpp:480]   --->   Operation 208 'write' 'write_ln480' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 0.00>
ST_23 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln475 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:475]   --->   Operation 209 'call' 'call_ln475' <Predicate = (!icmp_ln374 & icmp_ln406 & icmp_ln419)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln481 = br void %.loopexit" [patchMaker.cpp:481]   --->   Operation 210 'br' 'br_ln481' <Predicate = (!icmp_ln374 & icmp_ln406 & icmp_ln419)> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln484 = ret" [patchMaker.cpp:484]   --->   Operation 211 'ret' 'ret_ln484' <Predicate = true> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 212 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 1> <Delay = 1.62>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln378_1, void %.preheader3, i7 0, void %.preheader3.preheader.preheader" [patchMaker.cpp:378]   --->   Operation 213 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "%a = phi i3 %select_ln378_1, void %.preheader3, i3 0, void %.preheader3.preheader.preheader" [patchMaker.cpp:378]   --->   Operation 214 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%b = phi i5 %add_ln384, void %.preheader3, i5 0, void %.preheader3.preheader.preheader" [patchMaker.cpp:384]   --->   Operation 215 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln378_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:378]   --->   Operation 216 'add' 'add_ln378_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 217 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.59ns)   --->   "%icmp_ln378 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:378]   --->   Operation 218 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %.preheader3, void" [patchMaker.cpp:378]   --->   Operation 219 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.57ns)   --->   "%add_ln378 = add i3 %a, i3 1" [patchMaker.cpp:378]   --->   Operation 220 'add' 'add_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.63ns)   --->   "%icmp_ln384 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:384]   --->   Operation 221 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (0.27ns)   --->   "%select_ln378 = select i1 %icmp_ln384, i5 0, i5 %b" [patchMaker.cpp:378]   --->   Operation 222 'select' 'select_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.27ns)   --->   "%select_ln378_1 = select i1 %icmp_ln384, i3 %add_ln378, i3 %a" [patchMaker.cpp:378]   --->   Operation 223 'select' 'select_ln378_1' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (0.70ns)   --->   "%add_ln384 = add i5 %select_ln378, i5 1" [patchMaker.cpp:384]   --->   Operation 224 'add' 'add_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 2> <Delay = 1.90>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln378_1, i4 0" [patchMaker.cpp:389]   --->   Operation 225 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp" [patchMaker.cpp:389]   --->   Operation 226 'zext' 'tmp_cast' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i5 %select_ln378" [patchMaker.cpp:389]   --->   Operation 227 'zext' 'zext_ln389' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.70ns)   --->   "%add_ln389 = add i8 %tmp_cast, i8 %zext_ln389" [patchMaker.cpp:389]   --->   Operation 228 'add' 'add_ln389' <Predicate = (!icmp_ln378)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln389, i1 0" [patchMaker.cpp:389]   --->   Operation 229 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln389_2 = zext i9 %tmp_25" [patchMaker.cpp:389]   --->   Operation 230 'zext' 'zext_ln389_2' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln389 = shl i8 %add_ln389, i8 1" [patchMaker.cpp:389]   --->   Operation 231 'shl' 'shl_ln389' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln389_2" [patchMaker.cpp:389]   --->   Operation 232 'getelementptr' 'wp_superpoints_addr_6' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln389 = or i8 %shl_ln389, i8 1" [patchMaker.cpp:389]   --->   Operation 233 'or' 'or_ln389' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln389_3 = zext i8 %or_ln389" [patchMaker.cpp:389]   --->   Operation 234 'zext' 'zext_ln389_3' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln389_3" [patchMaker.cpp:389]   --->   Operation 235 'getelementptr' 'wp_superpoints_addr_7' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_26 : Operation 236 [2/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:389]   --->   Operation 236 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln378)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_26 : Operation 237 [2/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7" [patchMaker.cpp:389]   --->   Operation 237 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln378)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 27 <SV = 3> <Delay = 1.19>
ST_27 : Operation 238 [1/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:389]   --->   Operation 238 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln378)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_27 : Operation 239 [1/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7" [patchMaker.cpp:389]   --->   Operation 239 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln378)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 28 <SV = 4> <Delay = 1.58>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str"   --->   Operation 240 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 241 'speclooptripcount' 'empty_105' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 242 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln389_1 = zext i8 %add_ln389" [patchMaker.cpp:389]   --->   Operation 243 'zext' 'zext_ln389_1' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_28 : Operation 244 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln389_1" [patchMaker.cpp:389]   --->   Operation 244 'getelementptr' 'patches_superpoints_addr_5' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.00ns)   --->   "%specloopname_ln384 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [patchMaker.cpp:384]   --->   Operation 245 'specloopname' 'specloopname_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_28 : Operation 246 [1/1] (0.38ns)   --->   "%ref_tmp = call i64 @encodeCoordinates, i32 %wp_superpoints_load_5, i32 %wp_superpoints_load_6" [patchMaker.cpp:389]   --->   Operation 246 'call' 'ref_tmp' <Predicate = (!icmp_ln378)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 247 [1/1] (1.20ns)   --->   "%store_ln389 = store i64 %ref_tmp, i8 %patches_superpoints_addr_5" [patchMaker.cpp:389]   --->   Operation 247 'store' 'store_ln389' <Predicate = (!icmp_ln378)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln378)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.38>
ST_29 : Operation 249 [2/2] (0.38ns)   --->   "%call_ln393 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:393]   --->   Operation 249 'call' 'call_ln393' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 3> <Delay = 0.00>
ST_30 : Operation 250 [1/2] (0.00ns)   --->   "%call_ln393 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters" [patchMaker.cpp:393]   --->   Operation 250 'call' 'call_ln393' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln399 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1" [patchMaker.cpp:399]   --->   Operation 251 'write' 'write_ln399' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln400 = br void %.loopexit" [patchMaker.cpp:400]   --->   Operation 252 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.581ns
The critical path consists of the following:
	wire read on port 'n_patches_read' [8]  (0 ns)
	'icmp' operation ('icmp_ln374', patchMaker.cpp:374) [12]  (0.581 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:406) with incoming values : ('add_ln406', patchMaker.cpp:406) [17]  (0 ns)
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:408) [36]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:408) on array 'patches_superpoints' [39]  (1.2 ns)

 <State 3>: 2.06ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:408) on array 'patches_superpoints' [39]  (1.2 ns)
	'icmp' operation ('icmp_ln874') [42]  (0.859 ns)

 <State 4>: 2.06ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:409) on array 'patches_superpoints' [45]  (1.2 ns)
	'icmp' operation ('icmp_ln874_4') [48]  (0.859 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load') on array 'patches_superpoints' [60]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load') on array 'patches_superpoints' [60]  (1.2 ns)

 <State 7>: 1.06ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln874_5') [61]  (1.06 ns)

 <State 8>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:427) with incoming values : ('add_ln427', patchMaker.cpp:427) [68]  (0 ns)
	'icmp' operation ('icmp_ln427', patchMaker.cpp:427) [77]  (0.637 ns)
	'select' operation ('select_ln424', patchMaker.cpp:424) [78]  (0.278 ns)
	'add' operation ('add_ln427', patchMaker.cpp:427) [91]  (0.707 ns)

 <State 9>: 2.04ns
The critical path consists of the following:
	'add' operation ('add_ln429', patchMaker.cpp:429) [82]  (0 ns)
	'add' operation ('add_ln429_1', patchMaker.cpp:429) [85]  (0.838 ns)
	'getelementptr' operation ('patches_superpoints_addr_7', patchMaker.cpp:429) [87]  (0 ns)
	'load' operation ('patches_superpoints_load_1', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'patches_superpoints' [89]  (1.2 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load_1', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'patches_superpoints' [89]  (1.2 ns)

 <State 11>: 1.1ns
The critical path consists of the following:
	fifo write on port 'output_patch_stream_V' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [90]  (1.1 ns)

 <State 12>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten29', patchMaker.cpp:435) with incoming values : ('add_ln435_1', patchMaker.cpp:435) [98]  (0.387 ns)

 <State 13>: 2.09ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten15', patchMaker.cpp:441) with incoming values : ('select_ln441_2', patchMaker.cpp:441) [100]  (0 ns)
	'icmp' operation ('icmp_ln441', patchMaker.cpp:441) [111]  (0.581 ns)
	'select' operation ('select_ln435', patchMaker.cpp:435) [112]  (0.278 ns)
	'add' operation ('add_ln441', patchMaker.cpp:441) [126]  (0.572 ns)
	'select' operation ('select_ln441_1', patchMaker.cpp:441) [130]  (0.278 ns)
	'add' operation ('add_ln452_2', patchMaker.cpp:452) [132]  (0.378 ns)

 <State 14>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln452_4', patchMaker.cpp:452) [139]  (0.705 ns)
	'getelementptr' operation ('patches_superpoints_addr_9', patchMaker.cpp:452) [141]  (0 ns)
	'load' operation ('patches_superpoints_load_2', patchMaker.cpp:452) on array 'patches_superpoints' [146]  (1.2 ns)

 <State 15>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load_2', patchMaker.cpp:452) on array 'patches_superpoints' [146]  (1.2 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr_10', patchMaker.cpp:452) [144]  (0 ns)
	'store' operation ('store_ln452', patchMaker.cpp:452) of variable 'patches_superpoints_load_2', patchMaker.cpp:452 on array 'patches_superpoints' [147]  (1.2 ns)

 <State 17>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten37', patchMaker.cpp:458) with incoming values : ('add_ln458_1', patchMaker.cpp:458) [155]  (0.387 ns)

 <State 18>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:464) with incoming values : ('add_ln464', patchMaker.cpp:464) [157]  (0 ns)
	'icmp' operation ('icmp_ln464', patchMaker.cpp:464) [166]  (0.637 ns)
	'select' operation ('select_ln458', patchMaker.cpp:458) [167]  (0.278 ns)
	'add' operation ('add_ln464', patchMaker.cpp:464) [188]  (0.707 ns)

 <State 19>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln469', patchMaker.cpp:469) [173]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_8', patchMaker.cpp:469) [178]  (0 ns)
	'load' operation ('wp_superpoints_load_7', patchMaker.cpp:469) on array 'wp_superpoints' [184]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_7', patchMaker.cpp:469) on array 'wp_superpoints' [184]  (1.2 ns)

 <State 21>: 1.59ns
The critical path consists of the following:
	'call' operation ('ref_tmp2', patchMaker.cpp:469) to 'encodeCoordinates' [186]  (0.387 ns)
	'store' operation ('store_ln469', patchMaker.cpp:469) of variable 'ref_tmp2', patchMaker.cpp:469 on array 'patches_superpoints' [187]  (1.2 ns)

 <State 22>: 0.706ns
The critical path consists of the following:
	'add' operation ('add_ln480', patchMaker.cpp:480) [192]  (0.706 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:384) with incoming values : ('add_ln384', patchMaker.cpp:384) [203]  (0 ns)
	'icmp' operation ('icmp_ln384', patchMaker.cpp:384) [212]  (0.637 ns)
	'select' operation ('select_ln378', patchMaker.cpp:378) [213]  (0.278 ns)
	'add' operation ('add_ln384', patchMaker.cpp:384) [234]  (0.707 ns)

 <State 26>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln389', patchMaker.cpp:389) [219]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_6', patchMaker.cpp:389) [224]  (0 ns)
	'load' operation ('wp_superpoints_load_5', patchMaker.cpp:389) on array 'wp_superpoints' [230]  (1.2 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_5', patchMaker.cpp:389) on array 'wp_superpoints' [230]  (1.2 ns)

 <State 28>: 1.59ns
The critical path consists of the following:
	'call' operation ('ref_tmp', patchMaker.cpp:389) to 'encodeCoordinates' [232]  (0.387 ns)
	'store' operation ('store_ln389', patchMaker.cpp:389) of variable 'ref_tmp', patchMaker.cpp:389 on array 'patches_superpoints' [233]  (1.2 ns)

 <State 29>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln393', patchMaker.cpp:393) to 'add_patch_patches_parameters13' [237]  (0.387 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
