Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Eda_Tools/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1474afb4088b4c5295565e567c7f3fbf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DDR_TB_behav xil_defaultlib.DDR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE",i...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(drive=4,slew="FAST")(1,9)(...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iddr_v of entity unisim.IDDR [\IDDR(ddr_clk_edge="SAME_EDGE_PI...]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.mmcm_z_clk_wiz
Compiling module xil_defaultlib.mmcm_z
Compiling architecture behavioral of entity xil_defaultlib.DDR [ddr_default]
Compiling architecture behavioral of entity xil_defaultlib.ddr_tb
Built simulation snapshot DDR_TB_behav
