// Seed: 3225302448
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output wire id_2,
    output wand id_3,
    output tri1 id_4,
    output wor  id_5
);
  logic id_7;
  ;
  assign id_4 = id_7 * id_7;
  integer id_8;
  wire [-1 'b0 : -1] id_9;
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1,
    input  tri   id_2
);
  initial id_1 <= -1'b0;
  always begin : LABEL_0
    if (1) id_1 = id_2;
    else;
  end
  assign id_1 = id_2;
  wire id_4, id_5, id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  logic id_7;
  ;
  logic id_8 = id_8;
  assign id_0 = -1;
endmodule
