# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 16:54:58 on May 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rd.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rd.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rs1.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rs1_dc_u.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rs2.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rs2.ali.
# 
# stdin: <EOF>
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
ls
# @_opt
# _info
# _lib.qdb
# _lib1_1.qdb
# _lib1_1.qpg
# _lib1_1.qtl
# _opt__lock
# _temp
# _tempmsg
# _vmake
# hds_args.tmp
# modelsim.ini
# transcript
do wave.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/riscvio_tb/U_1/dc_reg_i/reg_rd_ex'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/riscvio_tb/U_1/dc_reg_i/reg_rs1_ex'.
# Executing ONERROR command at macro ./wave.do line 10
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/riscvio_tb/U_1/dc_reg_i/reg_rs2_ex'.
# Executing ONERROR command at macro ./wave.do line 11
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-7) Failed to open VHDL file "riscViOTest.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "riscViOTest.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component/MEMORY File: /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd
# Fatal error in Process MEMORY at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
add wave -position end  sim:/riscvio_tb/U_1/rs1_ex
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
add wave -position end  sim:/riscvio_tb/U_1/rd_ex
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 4 (9 downto 6).
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/instruction_memory_i/line__23 File: /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd
# Fatal error in Architecture mixed at /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd line 23
# 
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd 23 Architecture mixed
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd(42): (vopt-1549) At instance bram the actual expression and the port 'address' of entity 'riscvio_lib.FPGA_compatible_block_ram' have different sizes:  ([5,8]).
#         Region: /riscvio_tb/U_1/instruction_memory_i/bram
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# hds_restart
vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 16:54:58 on May 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd(42): (vopt-1549) At instance bram the actual expression and the port 'address' of entity 'riscvio_lib.FPGA_compatible_block_ram' have different sizes:  ([5,1]).
#         Region: /riscvio_tb/U_1/instruction_memory_i/bram
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# End time: 17:29:33 on May 15,2024, Elapsed time: 0:34:35
# Errors: 2, Warnings: 2
# hds_restart
vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 17:29:46 on May 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd(42): (vopt-1549) At instance bram the actual expression and the port 'address' of entity 'riscvio_lib.FPGA_compatible_block_ram' have different sizes:  ([5,1]).
#         Region: /riscvio_tb/U_1/instruction_memory_i/bram
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Error loading design
# End time: 17:29:47 on May 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# hds_restart
vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 17:29:57 on May 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd(42): (vopt-1549) At instance bram the actual expression and the port 'address' of entity 'riscvio_lib.FPGA_compatible_block_ram' have different sizes:  ([5,1]).
#         Region: /riscvio_tb/U_1/instruction_memory_i/bram
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Error loading design
# End time: 17:29:57 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# hds_restart
vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 17:31:27 on May 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component/MEMORY File: /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd Line: 40535
# Fatal error in Process MEMORY at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd line 40535
# 
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40535 ForLoop loop
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_start \$HDS_PROJECT_DIR/riscvio_lib/questasim/work
# End time: 18:05:17 on May 15,2024, Elapsed time: 0:33:50
# Errors: 2, Warnings: 20
# reading modelsim.ini
vsim -L riscvio_lib -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 18:05:17 on May 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# hds_start \$HDS_PROJECT_DIR/riscvio_lib/questasim/work
# End time: 18:13:52 on May 15,2024, Elapsed time: 0:08:35
# Errors: 0, Warnings: 6
# reading modelsim.ini
vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 18:13:52 on May 15,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
do /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/questasim/work/wave.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/riscvio_tb/U_1/dc_reg_i/reg_rd_ex'.
# Executing ONERROR command at macro /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/questasim/work/wave.do line 9
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/riscvio_tb/U_1/dc_reg_i/reg_rs1_ex'.
# Executing ONERROR command at macro /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/questasim/work/wave.do line 10
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/riscvio_tb/U_1/dc_reg_i/reg_rs2_ex'.
# Executing ONERROR command at macro /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/questasim/work/wave.do line 11
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Error: (vsim-86) Argument value -896724 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -896720 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -105664 is not in bounds of subtype NATURAL.
#    Time: 110 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Error: (vsim-86) Argument value -695480 is not in bounds of subtype NATURAL.
#    Time: 130 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Error: (vsim-86) Argument value -562354 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Error: (vsim-86) Argument value -439986 is not in bounds of subtype NATURAL.
#    Time: 170 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# 0
# 
run
# ** Note: please explain what you use that for pls REMOVEME
#    Time: 970 ns  Iteration: 3  Instance: /riscvio_tb/U_1/alu_i
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# 0
# 
run
# ** Note: please explain what you use that for pls REMOVEME
#    Time: 970 ns  Iteration: 3  Instance: /riscvio_tb/U_1/alu_i
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# 0
# 
run
# ** Note: please explain what you use that for pls REMOVEME
#    Time: 970 ns  Iteration: 3  Instance: /riscvio_tb/U_1/alu_i
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 330 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 670 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 790 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# 0
# 
run
# ** Note: please explain what you use that for pls REMOVEME
#    Time: 970 ns  Iteration: 3  Instance: /riscvio_tb/U_1/alu_i
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 330 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 670 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 790 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Note: F3 war zumindest richtig
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Note: please explain what you use that for pls REMOVEME
#    Time: 970 ns  Iteration: 3  Instance: /riscvio_tb/U_1/alu_i
# ** Fatal: (vsim-3471) Slice range (39 downto 32) does not belong to the prefix index range (31 downto 0).
#    Time: 990 ns  Iteration: 3  Process: /riscvio_tb/U_1/alu_i/line__17 File: /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/alu_behav.vhd
# 0
# Fatal error in ForLoop loop at /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/alu_behav.vhd line 91
# 
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl/alu_behav.vhd 91 ForLoop loop
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_rom(syn)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
run
# 0
# 
run
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 330 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -850264 is not in bounds of subtype NATURAL.
#    Time: 450 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 670 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Note: F3 war zumindest richtig
#    Time: 790 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Error: (vsim-86) Argument value -262 is not in bounds of subtype NATURAL.
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Note: F3 war zumindest richtig
#    Time: 870 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# ** Note: please explain what you use that for pls REMOVEME
#    Time: 970 ns  Iteration: 3  Instance: /riscvio_tb/U_1/alu_i
# 0
# 
run
# 0
# 
run
# 0
# 
