/**
 * \file IfxQspi_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_QSPI/V0.2.2.1.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Qspi_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Qspi_Registers
 * 
 */
#ifndef IFXQSPI_BF_H
#define IFXQSPI_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Qspi_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_QSPI_CLC_Bits.DISR */
#define IFX_QSPI_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_QSPI_CLC_Bits.DISR */
#define IFX_QSPI_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_CLC_Bits.DISR */
#define IFX_QSPI_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_QSPI_CLC_Bits.DISS */
#define IFX_QSPI_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_QSPI_CLC_Bits.DISS */
#define IFX_QSPI_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_CLC_Bits.DISS */
#define IFX_QSPI_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_QSPI_CLC_Bits.EDIS */
#define IFX_QSPI_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_QSPI_CLC_Bits.EDIS */
#define IFX_QSPI_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_CLC_Bits.EDIS */
#define IFX_QSPI_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_QSPI_OCS_Bits.SUS */
#define IFX_QSPI_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_QSPI_OCS_Bits.SUS */
#define IFX_QSPI_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_OCS_Bits.SUS */
#define IFX_QSPI_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_QSPI_OCS_Bits.SUS_P */
#define IFX_QSPI_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_QSPI_OCS_Bits.SUS_P */
#define IFX_QSPI_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_OCS_Bits.SUS_P */
#define IFX_QSPI_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_QSPI_OCS_Bits.SUSSTA */
#define IFX_QSPI_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_QSPI_OCS_Bits.SUSSTA */
#define IFX_QSPI_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_OCS_Bits.SUSSTA */
#define IFX_QSPI_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_QSPI_ID_Bits.MOD_REV */
#define IFX_QSPI_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_QSPI_ID_Bits.MOD_REV */
#define IFX_QSPI_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_QSPI_ID_Bits.MOD_REV */
#define IFX_QSPI_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_QSPI_ID_Bits.MOD_TYPE */
#define IFX_QSPI_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_QSPI_ID_Bits.MOD_TYPE */
#define IFX_QSPI_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_QSPI_ID_Bits.MOD_TYPE */
#define IFX_QSPI_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_QSPI_ID_Bits.MOD_NUM */
#define IFX_QSPI_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_QSPI_ID_Bits.MOD_NUM */
#define IFX_QSPI_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_ID_Bits.MOD_NUM */
#define IFX_QSPI_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_QSPI_RST_CTRLA_Bits.KRST */
#define IFX_QSPI_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLA_Bits.KRST */
#define IFX_QSPI_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLA_Bits.KRST */
#define IFX_QSPI_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_QSPI_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_QSPI_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_QSPI_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_QSPI_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_QSPI_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_QSPI_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_QSPI_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_QSPI_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_QSPI_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_QSPI_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_QSPI_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_QSPI_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_QSPI_RST_CTRLB_Bits.KRST */
#define IFX_QSPI_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLB_Bits.KRST */
#define IFX_QSPI_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLB_Bits.KRST */
#define IFX_QSPI_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_QSPI_RST_CTRLB_Bits.STATCLR */
#define IFX_QSPI_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_CTRLB_Bits.STATCLR */
#define IFX_QSPI_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_CTRLB_Bits.STATCLR */
#define IFX_QSPI_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_QSPI_RST_STAT_Bits.KRST */
#define IFX_QSPI_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_STAT_Bits.KRST */
#define IFX_QSPI_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_STAT_Bits.KRST */
#define IFX_QSPI_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_QSPI_RST_STAT_Bits.GRST0 */
#define IFX_QSPI_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_STAT_Bits.GRST0 */
#define IFX_QSPI_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_STAT_Bits.GRST0 */
#define IFX_QSPI_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_QSPI_RST_STAT_Bits.GRST1 */
#define IFX_QSPI_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_STAT_Bits.GRST1 */
#define IFX_QSPI_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_STAT_Bits.GRST1 */
#define IFX_QSPI_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_QSPI_RST_STAT_Bits.GRST2 */
#define IFX_QSPI_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_STAT_Bits.GRST2 */
#define IFX_QSPI_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_STAT_Bits.GRST2 */
#define IFX_QSPI_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_QSPI_RST_STAT_Bits.GRST3 */
#define IFX_QSPI_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_QSPI_RST_STAT_Bits.GRST3 */
#define IFX_QSPI_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_RST_STAT_Bits.GRST3 */
#define IFX_QSPI_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_QSPI_PROT_Bits.STATE */
#define IFX_QSPI_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.STATE */
#define IFX_QSPI_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.STATE */
#define IFX_QSPI_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_QSPI_PROT_Bits.SWEN */
#define IFX_QSPI_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.SWEN */
#define IFX_QSPI_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.SWEN */
#define IFX_QSPI_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_QSPI_PROT_Bits.VM */
#define IFX_QSPI_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.VM */
#define IFX_QSPI_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.VM */
#define IFX_QSPI_PROT_VM_OFF (16u)

/** \brief Length for Ifx_QSPI_PROT_Bits.VMEN */
#define IFX_QSPI_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.VMEN */
#define IFX_QSPI_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.VMEN */
#define IFX_QSPI_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_QSPI_PROT_Bits.PRS */
#define IFX_QSPI_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.PRS */
#define IFX_QSPI_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.PRS */
#define IFX_QSPI_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_QSPI_PROT_Bits.PRSEN */
#define IFX_QSPI_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.PRSEN */
#define IFX_QSPI_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.PRSEN */
#define IFX_QSPI_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_QSPI_PROT_Bits.TAGID */
#define IFX_QSPI_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.TAGID */
#define IFX_QSPI_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_QSPI_PROT_Bits.TAGID */
#define IFX_QSPI_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_QSPI_PROT_Bits.ODEF */
#define IFX_QSPI_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.ODEF */
#define IFX_QSPI_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.ODEF */
#define IFX_QSPI_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_QSPI_PROT_Bits.OWEN */
#define IFX_QSPI_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_PROT_Bits.OWEN */
#define IFX_QSPI_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_PROT_Bits.OWEN */
#define IFX_QSPI_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN00 */
#define IFX_QSPI_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN00 */
#define IFX_QSPI_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN00 */
#define IFX_QSPI_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN01 */
#define IFX_QSPI_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN01 */
#define IFX_QSPI_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN01 */
#define IFX_QSPI_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN02 */
#define IFX_QSPI_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN02 */
#define IFX_QSPI_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN02 */
#define IFX_QSPI_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN03 */
#define IFX_QSPI_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN03 */
#define IFX_QSPI_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN03 */
#define IFX_QSPI_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN04 */
#define IFX_QSPI_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN04 */
#define IFX_QSPI_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN04 */
#define IFX_QSPI_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN05 */
#define IFX_QSPI_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN05 */
#define IFX_QSPI_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN05 */
#define IFX_QSPI_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN06 */
#define IFX_QSPI_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN06 */
#define IFX_QSPI_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN06 */
#define IFX_QSPI_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN07 */
#define IFX_QSPI_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN07 */
#define IFX_QSPI_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN07 */
#define IFX_QSPI_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN08 */
#define IFX_QSPI_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN08 */
#define IFX_QSPI_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN08 */
#define IFX_QSPI_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN09 */
#define IFX_QSPI_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN09 */
#define IFX_QSPI_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN09 */
#define IFX_QSPI_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN10 */
#define IFX_QSPI_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN10 */
#define IFX_QSPI_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN10 */
#define IFX_QSPI_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN11 */
#define IFX_QSPI_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN11 */
#define IFX_QSPI_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN11 */
#define IFX_QSPI_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN12 */
#define IFX_QSPI_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN12 */
#define IFX_QSPI_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN12 */
#define IFX_QSPI_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN13 */
#define IFX_QSPI_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN13 */
#define IFX_QSPI_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN13 */
#define IFX_QSPI_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN14 */
#define IFX_QSPI_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN14 */
#define IFX_QSPI_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN14 */
#define IFX_QSPI_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN15 */
#define IFX_QSPI_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN15 */
#define IFX_QSPI_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN15 */
#define IFX_QSPI_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN16 */
#define IFX_QSPI_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN16 */
#define IFX_QSPI_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN16 */
#define IFX_QSPI_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN17 */
#define IFX_QSPI_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN17 */
#define IFX_QSPI_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN17 */
#define IFX_QSPI_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN18 */
#define IFX_QSPI_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN18 */
#define IFX_QSPI_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN18 */
#define IFX_QSPI_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN19 */
#define IFX_QSPI_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN19 */
#define IFX_QSPI_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN19 */
#define IFX_QSPI_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN20 */
#define IFX_QSPI_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN20 */
#define IFX_QSPI_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN20 */
#define IFX_QSPI_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN21 */
#define IFX_QSPI_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN21 */
#define IFX_QSPI_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN21 */
#define IFX_QSPI_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN22 */
#define IFX_QSPI_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN22 */
#define IFX_QSPI_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN22 */
#define IFX_QSPI_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN23 */
#define IFX_QSPI_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN23 */
#define IFX_QSPI_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN23 */
#define IFX_QSPI_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN24 */
#define IFX_QSPI_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN24 */
#define IFX_QSPI_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN24 */
#define IFX_QSPI_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN25 */
#define IFX_QSPI_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN25 */
#define IFX_QSPI_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN25 */
#define IFX_QSPI_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN26 */
#define IFX_QSPI_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN26 */
#define IFX_QSPI_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN26 */
#define IFX_QSPI_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN27 */
#define IFX_QSPI_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN27 */
#define IFX_QSPI_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN27 */
#define IFX_QSPI_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN28 */
#define IFX_QSPI_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN28 */
#define IFX_QSPI_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN28 */
#define IFX_QSPI_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN29 */
#define IFX_QSPI_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN29 */
#define IFX_QSPI_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN29 */
#define IFX_QSPI_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN30 */
#define IFX_QSPI_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN30 */
#define IFX_QSPI_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN30 */
#define IFX_QSPI_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_QSPI_ACCEN_WRA_Bits.EN31 */
#define IFX_QSPI_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRA_Bits.EN31 */
#define IFX_QSPI_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRA_Bits.EN31 */
#define IFX_QSPI_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_QSPI_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN00 */
#define IFX_QSPI_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN00 */
#define IFX_QSPI_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN00 */
#define IFX_QSPI_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN01 */
#define IFX_QSPI_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN01 */
#define IFX_QSPI_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN01 */
#define IFX_QSPI_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN02 */
#define IFX_QSPI_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN02 */
#define IFX_QSPI_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN02 */
#define IFX_QSPI_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN03 */
#define IFX_QSPI_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN03 */
#define IFX_QSPI_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN03 */
#define IFX_QSPI_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN04 */
#define IFX_QSPI_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN04 */
#define IFX_QSPI_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN04 */
#define IFX_QSPI_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN05 */
#define IFX_QSPI_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN05 */
#define IFX_QSPI_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN05 */
#define IFX_QSPI_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN06 */
#define IFX_QSPI_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN06 */
#define IFX_QSPI_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN06 */
#define IFX_QSPI_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN07 */
#define IFX_QSPI_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN07 */
#define IFX_QSPI_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN07 */
#define IFX_QSPI_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN08 */
#define IFX_QSPI_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN08 */
#define IFX_QSPI_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN08 */
#define IFX_QSPI_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN09 */
#define IFX_QSPI_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN09 */
#define IFX_QSPI_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN09 */
#define IFX_QSPI_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN10 */
#define IFX_QSPI_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN10 */
#define IFX_QSPI_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN10 */
#define IFX_QSPI_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN11 */
#define IFX_QSPI_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN11 */
#define IFX_QSPI_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN11 */
#define IFX_QSPI_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN12 */
#define IFX_QSPI_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN12 */
#define IFX_QSPI_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN12 */
#define IFX_QSPI_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN13 */
#define IFX_QSPI_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN13 */
#define IFX_QSPI_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN13 */
#define IFX_QSPI_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN14 */
#define IFX_QSPI_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN14 */
#define IFX_QSPI_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN14 */
#define IFX_QSPI_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN15 */
#define IFX_QSPI_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN15 */
#define IFX_QSPI_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN15 */
#define IFX_QSPI_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN16 */
#define IFX_QSPI_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN16 */
#define IFX_QSPI_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN16 */
#define IFX_QSPI_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN17 */
#define IFX_QSPI_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN17 */
#define IFX_QSPI_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN17 */
#define IFX_QSPI_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN18 */
#define IFX_QSPI_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN18 */
#define IFX_QSPI_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN18 */
#define IFX_QSPI_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN19 */
#define IFX_QSPI_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN19 */
#define IFX_QSPI_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN19 */
#define IFX_QSPI_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN20 */
#define IFX_QSPI_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN20 */
#define IFX_QSPI_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN20 */
#define IFX_QSPI_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN21 */
#define IFX_QSPI_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN21 */
#define IFX_QSPI_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN21 */
#define IFX_QSPI_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN22 */
#define IFX_QSPI_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN22 */
#define IFX_QSPI_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN22 */
#define IFX_QSPI_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN23 */
#define IFX_QSPI_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN23 */
#define IFX_QSPI_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN23 */
#define IFX_QSPI_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN24 */
#define IFX_QSPI_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN24 */
#define IFX_QSPI_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN24 */
#define IFX_QSPI_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN25 */
#define IFX_QSPI_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN25 */
#define IFX_QSPI_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN25 */
#define IFX_QSPI_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN26 */
#define IFX_QSPI_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN26 */
#define IFX_QSPI_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN26 */
#define IFX_QSPI_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN27 */
#define IFX_QSPI_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN27 */
#define IFX_QSPI_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN27 */
#define IFX_QSPI_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN28 */
#define IFX_QSPI_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN28 */
#define IFX_QSPI_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN28 */
#define IFX_QSPI_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN29 */
#define IFX_QSPI_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN29 */
#define IFX_QSPI_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN29 */
#define IFX_QSPI_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN30 */
#define IFX_QSPI_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN30 */
#define IFX_QSPI_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN30 */
#define IFX_QSPI_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_QSPI_ACCEN_RDA_Bits.EN31 */
#define IFX_QSPI_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDA_Bits.EN31 */
#define IFX_QSPI_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDA_Bits.EN31 */
#define IFX_QSPI_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_QSPI_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD00 */
#define IFX_QSPI_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD00 */
#define IFX_QSPI_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD00 */
#define IFX_QSPI_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD01 */
#define IFX_QSPI_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD01 */
#define IFX_QSPI_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD01 */
#define IFX_QSPI_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD02 */
#define IFX_QSPI_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD02 */
#define IFX_QSPI_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD02 */
#define IFX_QSPI_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD03 */
#define IFX_QSPI_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD03 */
#define IFX_QSPI_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD03 */
#define IFX_QSPI_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD04 */
#define IFX_QSPI_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD04 */
#define IFX_QSPI_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD04 */
#define IFX_QSPI_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD05 */
#define IFX_QSPI_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD05 */
#define IFX_QSPI_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD05 */
#define IFX_QSPI_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD06 */
#define IFX_QSPI_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD06 */
#define IFX_QSPI_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD06 */
#define IFX_QSPI_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.RD07 */
#define IFX_QSPI_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.RD07 */
#define IFX_QSPI_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.RD07 */
#define IFX_QSPI_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR00 */
#define IFX_QSPI_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR00 */
#define IFX_QSPI_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR00 */
#define IFX_QSPI_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR01 */
#define IFX_QSPI_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR01 */
#define IFX_QSPI_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR01 */
#define IFX_QSPI_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR02 */
#define IFX_QSPI_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR02 */
#define IFX_QSPI_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR02 */
#define IFX_QSPI_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR03 */
#define IFX_QSPI_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR03 */
#define IFX_QSPI_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR03 */
#define IFX_QSPI_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR04 */
#define IFX_QSPI_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR04 */
#define IFX_QSPI_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR04 */
#define IFX_QSPI_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR05 */
#define IFX_QSPI_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR05 */
#define IFX_QSPI_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR05 */
#define IFX_QSPI_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR06 */
#define IFX_QSPI_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR06 */
#define IFX_QSPI_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR06 */
#define IFX_QSPI_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_QSPI_ACCEN_VM_Bits.WR07 */
#define IFX_QSPI_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_VM_Bits.WR07 */
#define IFX_QSPI_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_VM_Bits.WR07 */
#define IFX_QSPI_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD00 */
#define IFX_QSPI_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD00 */
#define IFX_QSPI_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD00 */
#define IFX_QSPI_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD01 */
#define IFX_QSPI_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD01 */
#define IFX_QSPI_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD01 */
#define IFX_QSPI_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD02 */
#define IFX_QSPI_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD02 */
#define IFX_QSPI_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD02 */
#define IFX_QSPI_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD03 */
#define IFX_QSPI_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD03 */
#define IFX_QSPI_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD03 */
#define IFX_QSPI_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD04 */
#define IFX_QSPI_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD04 */
#define IFX_QSPI_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD04 */
#define IFX_QSPI_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD05 */
#define IFX_QSPI_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD05 */
#define IFX_QSPI_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD05 */
#define IFX_QSPI_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD06 */
#define IFX_QSPI_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD06 */
#define IFX_QSPI_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD06 */
#define IFX_QSPI_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.RD07 */
#define IFX_QSPI_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.RD07 */
#define IFX_QSPI_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.RD07 */
#define IFX_QSPI_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR00 */
#define IFX_QSPI_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR00 */
#define IFX_QSPI_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR00 */
#define IFX_QSPI_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR01 */
#define IFX_QSPI_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR01 */
#define IFX_QSPI_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR01 */
#define IFX_QSPI_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR02 */
#define IFX_QSPI_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR02 */
#define IFX_QSPI_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR02 */
#define IFX_QSPI_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR03 */
#define IFX_QSPI_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR03 */
#define IFX_QSPI_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR03 */
#define IFX_QSPI_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR04 */
#define IFX_QSPI_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR04 */
#define IFX_QSPI_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR04 */
#define IFX_QSPI_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR05 */
#define IFX_QSPI_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR05 */
#define IFX_QSPI_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR05 */
#define IFX_QSPI_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR06 */
#define IFX_QSPI_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR06 */
#define IFX_QSPI_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR06 */
#define IFX_QSPI_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_QSPI_ACCEN_PRS_Bits.WR07 */
#define IFX_QSPI_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_QSPI_ACCEN_PRS_Bits.WR07 */
#define IFX_QSPI_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ACCEN_PRS_Bits.WR07 */
#define IFX_QSPI_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_QSPI_PISEL_Bits.MRIS */
#define IFX_QSPI_PISEL_MRIS_LEN (3u)

/** \brief Mask for Ifx_QSPI_PISEL_Bits.MRIS */
#define IFX_QSPI_PISEL_MRIS_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PISEL_Bits.MRIS */
#define IFX_QSPI_PISEL_MRIS_OFF (0u)

/** \brief Length for Ifx_QSPI_PISEL_Bits.SRIS */
#define IFX_QSPI_PISEL_SRIS_LEN (3u)

/** \brief Mask for Ifx_QSPI_PISEL_Bits.SRIS */
#define IFX_QSPI_PISEL_SRIS_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PISEL_Bits.SRIS */
#define IFX_QSPI_PISEL_SRIS_OFF (4u)

/** \brief Length for Ifx_QSPI_PISEL_Bits.SCIS */
#define IFX_QSPI_PISEL_SCIS_LEN (3u)

/** \brief Mask for Ifx_QSPI_PISEL_Bits.SCIS */
#define IFX_QSPI_PISEL_SCIS_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PISEL_Bits.SCIS */
#define IFX_QSPI_PISEL_SCIS_OFF (8u)

/** \brief Length for Ifx_QSPI_PISEL_Bits.SLSIS */
#define IFX_QSPI_PISEL_SLSIS_LEN (3u)

/** \brief Mask for Ifx_QSPI_PISEL_Bits.SLSIS */
#define IFX_QSPI_PISEL_SLSIS_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_PISEL_Bits.SLSIS */
#define IFX_QSPI_PISEL_SLSIS_OFF (12u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.TQ */
#define IFX_QSPI_GLOBALCON_TQ_LEN (8u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.TQ */
#define IFX_QSPI_GLOBALCON_TQ_MSK (0xffu)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.TQ */
#define IFX_QSPI_GLOBALCON_TQ_OFF (0u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.SI */
#define IFX_QSPI_GLOBALCON_SI_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.SI */
#define IFX_QSPI_GLOBALCON_SI_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.SI */
#define IFX_QSPI_GLOBALCON_SI_OFF (9u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.EXPECT */
#define IFX_QSPI_GLOBALCON_EXPECT_LEN (4u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.EXPECT */
#define IFX_QSPI_GLOBALCON_EXPECT_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.EXPECT */
#define IFX_QSPI_GLOBALCON_EXPECT_OFF (10u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.LB */
#define IFX_QSPI_GLOBALCON_LB_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.LB */
#define IFX_QSPI_GLOBALCON_LB_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.LB */
#define IFX_QSPI_GLOBALCON_LB_OFF (14u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.DEL0 */
#define IFX_QSPI_GLOBALCON_DEL0_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.DEL0 */
#define IFX_QSPI_GLOBALCON_DEL0_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.DEL0 */
#define IFX_QSPI_GLOBALCON_DEL0_OFF (15u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.STROBE */
#define IFX_QSPI_GLOBALCON_STROBE_LEN (5u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.STROBE */
#define IFX_QSPI_GLOBALCON_STROBE_MSK (0x1fu)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.STROBE */
#define IFX_QSPI_GLOBALCON_STROBE_OFF (16u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.SRF */
#define IFX_QSPI_GLOBALCON_SRF_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.SRF */
#define IFX_QSPI_GLOBALCON_SRF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.SRF */
#define IFX_QSPI_GLOBALCON_SRF_OFF (21u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.STIP */
#define IFX_QSPI_GLOBALCON_STIP_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.STIP */
#define IFX_QSPI_GLOBALCON_STIP_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.STIP */
#define IFX_QSPI_GLOBALCON_STIP_OFF (22u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.HS */
#define IFX_QSPI_GLOBALCON_HS_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.HS */
#define IFX_QSPI_GLOBALCON_HS_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.HS */
#define IFX_QSPI_GLOBALCON_HS_OFF (23u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.EN */
#define IFX_QSPI_GLOBALCON_EN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.EN */
#define IFX_QSPI_GLOBALCON_EN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.EN */
#define IFX_QSPI_GLOBALCON_EN_OFF (24u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.MS */
#define IFX_QSPI_GLOBALCON_MS_LEN (2u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.MS */
#define IFX_QSPI_GLOBALCON_MS_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.MS */
#define IFX_QSPI_GLOBALCON_MS_OFF (25u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.AREN */
#define IFX_QSPI_GLOBALCON_AREN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.AREN */
#define IFX_QSPI_GLOBALCON_AREN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.AREN */
#define IFX_QSPI_GLOBALCON_AREN_OFF (27u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.HWTREN */
#define IFX_QSPI_GLOBALCON_HWTREN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.HWTREN */
#define IFX_QSPI_GLOBALCON_HWTREN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.HWTREN */
#define IFX_QSPI_GLOBALCON_HWTREN_OFF (28u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.CLKSEL */
#define IFX_QSPI_GLOBALCON_CLKSEL_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.CLKSEL */
#define IFX_QSPI_GLOBALCON_CLKSEL_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.CLKSEL */
#define IFX_QSPI_GLOBALCON_CLKSEL_OFF (29u)

/** \brief Length for Ifx_QSPI_GLOBALCON_Bits.RESETS */
#define IFX_QSPI_GLOBALCON_RESETS_LEN (2u)

/** \brief Mask for Ifx_QSPI_GLOBALCON_Bits.RESETS */
#define IFX_QSPI_GLOBALCON_RESETS_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_GLOBALCON_Bits.RESETS */
#define IFX_QSPI_GLOBALCON_RESETS_OFF (30u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.ERRORENS */
#define IFX_QSPI_GLOBALCON1_ERRORENS_LEN (9u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.ERRORENS */
#define IFX_QSPI_GLOBALCON1_ERRORENS_MSK (0x1ffu)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.ERRORENS */
#define IFX_QSPI_GLOBALCON1_ERRORENS_OFF (0u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.TXEN */
#define IFX_QSPI_GLOBALCON1_TXEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.TXEN */
#define IFX_QSPI_GLOBALCON1_TXEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.TXEN */
#define IFX_QSPI_GLOBALCON1_TXEN_OFF (9u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.RXEN */
#define IFX_QSPI_GLOBALCON1_RXEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.RXEN */
#define IFX_QSPI_GLOBALCON1_RXEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.RXEN */
#define IFX_QSPI_GLOBALCON1_RXEN_OFF (10u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.PT1EN */
#define IFX_QSPI_GLOBALCON1_PT1EN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.PT1EN */
#define IFX_QSPI_GLOBALCON1_PT1EN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.PT1EN */
#define IFX_QSPI_GLOBALCON1_PT1EN_OFF (11u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.PT2EN */
#define IFX_QSPI_GLOBALCON1_PT2EN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.PT2EN */
#define IFX_QSPI_GLOBALCON1_PT2EN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.PT2EN */
#define IFX_QSPI_GLOBALCON1_PT2EN_OFF (12u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.FD */
#define IFX_QSPI_GLOBALCON1_FD_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.FD */
#define IFX_QSPI_GLOBALCON1_FD_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.FD */
#define IFX_QSPI_GLOBALCON1_FD_OFF (13u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.HWTRSEL */
#define IFX_QSPI_GLOBALCON1_HWTRSEL_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.HWTRSEL */
#define IFX_QSPI_GLOBALCON1_HWTRSEL_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.HWTRSEL */
#define IFX_QSPI_GLOBALCON1_HWTRSEL_OFF (14u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.USREN */
#define IFX_QSPI_GLOBALCON1_USREN_LEN (1u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.USREN */
#define IFX_QSPI_GLOBALCON1_USREN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.USREN */
#define IFX_QSPI_GLOBALCON1_USREN_OFF (15u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.TXFIFOINT */
#define IFX_QSPI_GLOBALCON1_TXFIFOINT_LEN (3u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.TXFIFOINT */
#define IFX_QSPI_GLOBALCON1_TXFIFOINT_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.TXFIFOINT */
#define IFX_QSPI_GLOBALCON1_TXFIFOINT_OFF (16u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.RXFIFOINT */
#define IFX_QSPI_GLOBALCON1_RXFIFOINT_LEN (3u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.RXFIFOINT */
#define IFX_QSPI_GLOBALCON1_RXFIFOINT_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.RXFIFOINT */
#define IFX_QSPI_GLOBALCON1_RXFIFOINT_OFF (19u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.PT1 */
#define IFX_QSPI_GLOBALCON1_PT1_LEN (3u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.PT1 */
#define IFX_QSPI_GLOBALCON1_PT1_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.PT1 */
#define IFX_QSPI_GLOBALCON1_PT1_OFF (22u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.PT2 */
#define IFX_QSPI_GLOBALCON1_PT2_LEN (3u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.PT2 */
#define IFX_QSPI_GLOBALCON1_PT2_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.PT2 */
#define IFX_QSPI_GLOBALCON1_PT2_OFF (25u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.TXFM */
#define IFX_QSPI_GLOBALCON1_TXFM_LEN (2u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.TXFM */
#define IFX_QSPI_GLOBALCON1_TXFM_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.TXFM */
#define IFX_QSPI_GLOBALCON1_TXFM_OFF (28u)

/** \brief Length for Ifx_QSPI_GLOBALCON1_Bits.RXFM */
#define IFX_QSPI_GLOBALCON1_RXFM_LEN (2u)

/** \brief Mask for Ifx_QSPI_GLOBALCON1_Bits.RXFM */
#define IFX_QSPI_GLOBALCON1_RXFM_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_GLOBALCON1_Bits.RXFM */
#define IFX_QSPI_GLOBALCON1_RXFM_OFF (30u)

/** \brief Length for Ifx_QSPI_BACON_Bits.LAST */
#define IFX_QSPI_BACON_LAST_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.LAST */
#define IFX_QSPI_BACON_LAST_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.LAST */
#define IFX_QSPI_BACON_LAST_OFF (0u)

/** \brief Length for Ifx_QSPI_BACON_Bits.IPRE */
#define IFX_QSPI_BACON_IPRE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.IPRE */
#define IFX_QSPI_BACON_IPRE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.IPRE */
#define IFX_QSPI_BACON_IPRE_OFF (1u)

/** \brief Length for Ifx_QSPI_BACON_Bits.IDLE */
#define IFX_QSPI_BACON_IDLE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.IDLE */
#define IFX_QSPI_BACON_IDLE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.IDLE */
#define IFX_QSPI_BACON_IDLE_OFF (4u)

/** \brief Length for Ifx_QSPI_BACON_Bits.LPRE */
#define IFX_QSPI_BACON_LPRE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.LPRE */
#define IFX_QSPI_BACON_LPRE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.LPRE */
#define IFX_QSPI_BACON_LPRE_OFF (7u)

/** \brief Length for Ifx_QSPI_BACON_Bits.LEAD */
#define IFX_QSPI_BACON_LEAD_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.LEAD */
#define IFX_QSPI_BACON_LEAD_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.LEAD */
#define IFX_QSPI_BACON_LEAD_OFF (10u)

/** \brief Length for Ifx_QSPI_BACON_Bits.TPRE */
#define IFX_QSPI_BACON_TPRE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.TPRE */
#define IFX_QSPI_BACON_TPRE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.TPRE */
#define IFX_QSPI_BACON_TPRE_OFF (13u)

/** \brief Length for Ifx_QSPI_BACON_Bits.TRAIL */
#define IFX_QSPI_BACON_TRAIL_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.TRAIL */
#define IFX_QSPI_BACON_TRAIL_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.TRAIL */
#define IFX_QSPI_BACON_TRAIL_OFF (16u)

/** \brief Length for Ifx_QSPI_BACON_Bits.PARTYP */
#define IFX_QSPI_BACON_PARTYP_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.PARTYP */
#define IFX_QSPI_BACON_PARTYP_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.PARTYP */
#define IFX_QSPI_BACON_PARTYP_OFF (19u)

/** \brief Length for Ifx_QSPI_BACON_Bits.UINT */
#define IFX_QSPI_BACON_UINT_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.UINT */
#define IFX_QSPI_BACON_UINT_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.UINT */
#define IFX_QSPI_BACON_UINT_OFF (20u)

/** \brief Length for Ifx_QSPI_BACON_Bits.MSB */
#define IFX_QSPI_BACON_MSB_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.MSB */
#define IFX_QSPI_BACON_MSB_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.MSB */
#define IFX_QSPI_BACON_MSB_OFF (21u)

/** \brief Length for Ifx_QSPI_BACON_Bits.BYTE */
#define IFX_QSPI_BACON_BYTE_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.BYTE */
#define IFX_QSPI_BACON_BYTE_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACON_Bits.BYTE */
#define IFX_QSPI_BACON_BYTE_OFF (22u)

/** \brief Length for Ifx_QSPI_BACON_Bits.DL */
#define IFX_QSPI_BACON_DL_LEN (5u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.DL */
#define IFX_QSPI_BACON_DL_MSK (0x1fu)

/** \brief Offset for Ifx_QSPI_BACON_Bits.DL */
#define IFX_QSPI_BACON_DL_OFF (23u)

/** \brief Length for Ifx_QSPI_BACON_Bits.CS */
#define IFX_QSPI_BACON_CS_LEN (4u)

/** \brief Mask for Ifx_QSPI_BACON_Bits.CS */
#define IFX_QSPI_BACON_CS_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_BACON_Bits.CS */
#define IFX_QSPI_BACON_CS_OFF (28u)

/** \brief Length for Ifx_QSPI_ECON_Bits.Q */
#define IFX_QSPI_ECON_Q_LEN (6u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.Q */
#define IFX_QSPI_ECON_Q_MSK (0x3fu)

/** \brief Offset for Ifx_QSPI_ECON_Bits.Q */
#define IFX_QSPI_ECON_Q_OFF (0u)

/** \brief Length for Ifx_QSPI_ECON_Bits.A */
#define IFX_QSPI_ECON_A_LEN (2u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.A */
#define IFX_QSPI_ECON_A_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.A */
#define IFX_QSPI_ECON_A_OFF (6u)

/** \brief Length for Ifx_QSPI_ECON_Bits.B */
#define IFX_QSPI_ECON_B_LEN (2u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.B */
#define IFX_QSPI_ECON_B_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.B */
#define IFX_QSPI_ECON_B_OFF (8u)

/** \brief Length for Ifx_QSPI_ECON_Bits.C */
#define IFX_QSPI_ECON_C_LEN (2u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.C */
#define IFX_QSPI_ECON_C_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.C */
#define IFX_QSPI_ECON_C_OFF (10u)

/** \brief Length for Ifx_QSPI_ECON_Bits.CPH */
#define IFX_QSPI_ECON_CPH_LEN (1u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.CPH */
#define IFX_QSPI_ECON_CPH_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.CPH */
#define IFX_QSPI_ECON_CPH_OFF (12u)

/** \brief Length for Ifx_QSPI_ECON_Bits.CPOL */
#define IFX_QSPI_ECON_CPOL_LEN (1u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.CPOL */
#define IFX_QSPI_ECON_CPOL_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.CPOL */
#define IFX_QSPI_ECON_CPOL_OFF (13u)

/** \brief Length for Ifx_QSPI_ECON_Bits.PAREN */
#define IFX_QSPI_ECON_PAREN_LEN (1u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.PAREN */
#define IFX_QSPI_ECON_PAREN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.PAREN */
#define IFX_QSPI_ECON_PAREN_OFF (14u)

/** \brief Length for Ifx_QSPI_ECON_Bits.D */
#define IFX_QSPI_ECON_D_LEN (2u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.D */
#define IFX_QSPI_ECON_D_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.D */
#define IFX_QSPI_ECON_D_OFF (16u)

/** \brief Length for Ifx_QSPI_ECON_Bits.BE */
#define IFX_QSPI_ECON_BE_LEN (2u)

/** \brief Mask for Ifx_QSPI_ECON_Bits.BE */
#define IFX_QSPI_ECON_BE_MSK (0x3u)

/** \brief Offset for Ifx_QSPI_ECON_Bits.BE */
#define IFX_QSPI_ECON_BE_OFF (30u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.ERRORFLAGS */
#define IFX_QSPI_STATUS_ERRORFLAGS_LEN (9u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.ERRORFLAGS */
#define IFX_QSPI_STATUS_ERRORFLAGS_MSK (0x1ffu)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.ERRORFLAGS */
#define IFX_QSPI_STATUS_ERRORFLAGS_OFF (0u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.TXF */
#define IFX_QSPI_STATUS_TXF_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.TXF */
#define IFX_QSPI_STATUS_TXF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.TXF */
#define IFX_QSPI_STATUS_TXF_OFF (9u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.RXF */
#define IFX_QSPI_STATUS_RXF_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.RXF */
#define IFX_QSPI_STATUS_RXF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.RXF */
#define IFX_QSPI_STATUS_RXF_OFF (10u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.PT1F */
#define IFX_QSPI_STATUS_PT1F_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.PT1F */
#define IFX_QSPI_STATUS_PT1F_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.PT1F */
#define IFX_QSPI_STATUS_PT1F_OFF (11u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.PT2F */
#define IFX_QSPI_STATUS_PT2F_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.PT2F */
#define IFX_QSPI_STATUS_PT2F_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.PT2F */
#define IFX_QSPI_STATUS_PT2F_OFF (12u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.RPV */
#define IFX_QSPI_STATUS_RPV_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.RPV */
#define IFX_QSPI_STATUS_RPV_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.RPV */
#define IFX_QSPI_STATUS_RPV_OFF (13u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.TPV */
#define IFX_QSPI_STATUS_TPV_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.TPV */
#define IFX_QSPI_STATUS_TPV_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.TPV */
#define IFX_QSPI_STATUS_TPV_OFF (14u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.USRF */
#define IFX_QSPI_STATUS_USRF_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.USRF */
#define IFX_QSPI_STATUS_USRF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.USRF */
#define IFX_QSPI_STATUS_USRF_OFF (15u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.TXFIFOLEVEL */
#define IFX_QSPI_STATUS_TXFIFOLEVEL_LEN (4u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.TXFIFOLEVEL */
#define IFX_QSPI_STATUS_TXFIFOLEVEL_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.TXFIFOLEVEL */
#define IFX_QSPI_STATUS_TXFIFOLEVEL_OFF (16u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.RXFIFOLEVEL */
#define IFX_QSPI_STATUS_RXFIFOLEVEL_LEN (4u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.RXFIFOLEVEL */
#define IFX_QSPI_STATUS_RXFIFOLEVEL_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.RXFIFOLEVEL */
#define IFX_QSPI_STATUS_RXFIFOLEVEL_OFF (20u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.SLAVESEL */
#define IFX_QSPI_STATUS_SLAVESEL_LEN (4u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.SLAVESEL */
#define IFX_QSPI_STATUS_SLAVESEL_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.SLAVESEL */
#define IFX_QSPI_STATUS_SLAVESEL_OFF (24u)

/** \brief Length for Ifx_QSPI_STATUS_Bits.PHASE */
#define IFX_QSPI_STATUS_PHASE_LEN (4u)

/** \brief Mask for Ifx_QSPI_STATUS_Bits.PHASE */
#define IFX_QSPI_STATUS_PHASE_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_STATUS_Bits.PHASE */
#define IFX_QSPI_STATUS_PHASE_OFF (28u)

/** \brief Length for Ifx_QSPI_STATUS1_Bits.BITCOUNT */
#define IFX_QSPI_STATUS1_BITCOUNT_LEN (8u)

/** \brief Mask for Ifx_QSPI_STATUS1_Bits.BITCOUNT */
#define IFX_QSPI_STATUS1_BITCOUNT_MSK (0xffu)

/** \brief Offset for Ifx_QSPI_STATUS1_Bits.BITCOUNT */
#define IFX_QSPI_STATUS1_BITCOUNT_OFF (0u)

/** \brief Length for Ifx_QSPI_STATUS1_Bits.BRDEN */
#define IFX_QSPI_STATUS1_BRDEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS1_Bits.BRDEN */
#define IFX_QSPI_STATUS1_BRDEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS1_Bits.BRDEN */
#define IFX_QSPI_STATUS1_BRDEN_OFF (28u)

/** \brief Length for Ifx_QSPI_STATUS1_Bits.BRD */
#define IFX_QSPI_STATUS1_BRD_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS1_Bits.BRD */
#define IFX_QSPI_STATUS1_BRD_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS1_Bits.BRD */
#define IFX_QSPI_STATUS1_BRD_OFF (29u)

/** \brief Length for Ifx_QSPI_STATUS1_Bits.SPDEN */
#define IFX_QSPI_STATUS1_SPDEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS1_Bits.SPDEN */
#define IFX_QSPI_STATUS1_SPDEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS1_Bits.SPDEN */
#define IFX_QSPI_STATUS1_SPDEN_OFF (30u)

/** \brief Length for Ifx_QSPI_STATUS1_Bits.SPD */
#define IFX_QSPI_STATUS1_SPD_LEN (1u)

/** \brief Mask for Ifx_QSPI_STATUS1_Bits.SPD */
#define IFX_QSPI_STATUS1_SPD_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_STATUS1_Bits.SPD */
#define IFX_QSPI_STATUS1_SPD_OFF (31u)

/** \brief Length for Ifx_QSPI_SSOC_Bits.AOL */
#define IFX_QSPI_SSOC_AOL_LEN (16u)

/** \brief Mask for Ifx_QSPI_SSOC_Bits.AOL */
#define IFX_QSPI_SSOC_AOL_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_SSOC_Bits.AOL */
#define IFX_QSPI_SSOC_AOL_OFF (0u)

/** \brief Length for Ifx_QSPI_SSOC_Bits.OEN */
#define IFX_QSPI_SSOC_OEN_LEN (16u)

/** \brief Mask for Ifx_QSPI_SSOC_Bits.OEN */
#define IFX_QSPI_SSOC_OEN_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_SSOC_Bits.OEN */
#define IFX_QSPI_SSOC_OEN_OFF (16u)

/** \brief Length for Ifx_QSPI_FLAGSCLEAR_Bits.ERRORCLEARS */
#define IFX_QSPI_FLAGSCLEAR_ERRORCLEARS_LEN (9u)

/** \brief Mask for Ifx_QSPI_FLAGSCLEAR_Bits.ERRORCLEARS */
#define IFX_QSPI_FLAGSCLEAR_ERRORCLEARS_MSK (0x1ffu)

/** \brief Offset for Ifx_QSPI_FLAGSCLEAR_Bits.ERRORCLEARS */
#define IFX_QSPI_FLAGSCLEAR_ERRORCLEARS_OFF (0u)

/** \brief Length for Ifx_QSPI_FLAGSCLEAR_Bits.TXC */
#define IFX_QSPI_FLAGSCLEAR_TXC_LEN (1u)

/** \brief Mask for Ifx_QSPI_FLAGSCLEAR_Bits.TXC */
#define IFX_QSPI_FLAGSCLEAR_TXC_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_FLAGSCLEAR_Bits.TXC */
#define IFX_QSPI_FLAGSCLEAR_TXC_OFF (9u)

/** \brief Length for Ifx_QSPI_FLAGSCLEAR_Bits.RXC */
#define IFX_QSPI_FLAGSCLEAR_RXC_LEN (1u)

/** \brief Mask for Ifx_QSPI_FLAGSCLEAR_Bits.RXC */
#define IFX_QSPI_FLAGSCLEAR_RXC_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_FLAGSCLEAR_Bits.RXC */
#define IFX_QSPI_FLAGSCLEAR_RXC_OFF (10u)

/** \brief Length for Ifx_QSPI_FLAGSCLEAR_Bits.PT1C */
#define IFX_QSPI_FLAGSCLEAR_PT1C_LEN (1u)

/** \brief Mask for Ifx_QSPI_FLAGSCLEAR_Bits.PT1C */
#define IFX_QSPI_FLAGSCLEAR_PT1C_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_FLAGSCLEAR_Bits.PT1C */
#define IFX_QSPI_FLAGSCLEAR_PT1C_OFF (11u)

/** \brief Length for Ifx_QSPI_FLAGSCLEAR_Bits.PT2C */
#define IFX_QSPI_FLAGSCLEAR_PT2C_LEN (1u)

/** \brief Mask for Ifx_QSPI_FLAGSCLEAR_Bits.PT2C */
#define IFX_QSPI_FLAGSCLEAR_PT2C_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_FLAGSCLEAR_Bits.PT2C */
#define IFX_QSPI_FLAGSCLEAR_PT2C_OFF (12u)

/** \brief Length for Ifx_QSPI_FLAGSCLEAR_Bits.USRC */
#define IFX_QSPI_FLAGSCLEAR_USRC_LEN (1u)

/** \brief Mask for Ifx_QSPI_FLAGSCLEAR_Bits.USRC */
#define IFX_QSPI_FLAGSCLEAR_USRC_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_FLAGSCLEAR_Bits.USRC */
#define IFX_QSPI_FLAGSCLEAR_USRC_OFF (15u)

/** \brief Length for Ifx_QSPI_XXLCON_Bits.XDL */
#define IFX_QSPI_XXLCON_XDL_LEN (16u)

/** \brief Mask for Ifx_QSPI_XXLCON_Bits.XDL */
#define IFX_QSPI_XXLCON_XDL_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_XXLCON_Bits.XDL */
#define IFX_QSPI_XXLCON_XDL_OFF (0u)

/** \brief Length for Ifx_QSPI_XXLCON_Bits.BYTECOUNT */
#define IFX_QSPI_XXLCON_BYTECOUNT_LEN (16u)

/** \brief Mask for Ifx_QSPI_XXLCON_Bits.BYTECOUNT */
#define IFX_QSPI_XXLCON_BYTECOUNT_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_XXLCON_Bits.BYTECOUNT */
#define IFX_QSPI_XXLCON_BYTECOUNT_OFF (16u)

/** \brief Length for Ifx_QSPI_MIXENTRY_Bits.E */
#define IFX_QSPI_MIXENTRY_E_LEN (32u)

/** \brief Mask for Ifx_QSPI_MIXENTRY_Bits.E */
#define IFX_QSPI_MIXENTRY_E_MSK (0xffffffffu)

/** \brief Offset for Ifx_QSPI_MIXENTRY_Bits.E */
#define IFX_QSPI_MIXENTRY_E_OFF (0u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.LAST */
#define IFX_QSPI_BACONENTRY_LAST_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.LAST */
#define IFX_QSPI_BACONENTRY_LAST_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.LAST */
#define IFX_QSPI_BACONENTRY_LAST_OFF (0u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.IPRE */
#define IFX_QSPI_BACONENTRY_IPRE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.IPRE */
#define IFX_QSPI_BACONENTRY_IPRE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.IPRE */
#define IFX_QSPI_BACONENTRY_IPRE_OFF (1u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.IDLE */
#define IFX_QSPI_BACONENTRY_IDLE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.IDLE */
#define IFX_QSPI_BACONENTRY_IDLE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.IDLE */
#define IFX_QSPI_BACONENTRY_IDLE_OFF (4u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.LPRE */
#define IFX_QSPI_BACONENTRY_LPRE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.LPRE */
#define IFX_QSPI_BACONENTRY_LPRE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.LPRE */
#define IFX_QSPI_BACONENTRY_LPRE_OFF (7u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.LEAD */
#define IFX_QSPI_BACONENTRY_LEAD_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.LEAD */
#define IFX_QSPI_BACONENTRY_LEAD_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.LEAD */
#define IFX_QSPI_BACONENTRY_LEAD_OFF (10u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.TPRE */
#define IFX_QSPI_BACONENTRY_TPRE_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.TPRE */
#define IFX_QSPI_BACONENTRY_TPRE_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.TPRE */
#define IFX_QSPI_BACONENTRY_TPRE_OFF (13u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.TRAIL */
#define IFX_QSPI_BACONENTRY_TRAIL_LEN (3u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.TRAIL */
#define IFX_QSPI_BACONENTRY_TRAIL_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.TRAIL */
#define IFX_QSPI_BACONENTRY_TRAIL_OFF (16u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.PARTYP */
#define IFX_QSPI_BACONENTRY_PARTYP_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.PARTYP */
#define IFX_QSPI_BACONENTRY_PARTYP_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.PARTYP */
#define IFX_QSPI_BACONENTRY_PARTYP_OFF (19u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.UINT */
#define IFX_QSPI_BACONENTRY_UINT_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.UINT */
#define IFX_QSPI_BACONENTRY_UINT_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.UINT */
#define IFX_QSPI_BACONENTRY_UINT_OFF (20u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.MSB */
#define IFX_QSPI_BACONENTRY_MSB_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.MSB */
#define IFX_QSPI_BACONENTRY_MSB_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.MSB */
#define IFX_QSPI_BACONENTRY_MSB_OFF (21u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.BYTE */
#define IFX_QSPI_BACONENTRY_BYTE_LEN (1u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.BYTE */
#define IFX_QSPI_BACONENTRY_BYTE_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.BYTE */
#define IFX_QSPI_BACONENTRY_BYTE_OFF (22u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.DL */
#define IFX_QSPI_BACONENTRY_DL_LEN (5u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.DL */
#define IFX_QSPI_BACONENTRY_DL_MSK (0x1fu)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.DL */
#define IFX_QSPI_BACONENTRY_DL_OFF (23u)

/** \brief Length for Ifx_QSPI_BACONENTRY_Bits.CS */
#define IFX_QSPI_BACONENTRY_CS_LEN (4u)

/** \brief Mask for Ifx_QSPI_BACONENTRY_Bits.CS */
#define IFX_QSPI_BACONENTRY_CS_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_BACONENTRY_Bits.CS */
#define IFX_QSPI_BACONENTRY_CS_OFF (28u)

/** \brief Length for Ifx_QSPI_DATAENTRY_Bits.E */
#define IFX_QSPI_DATAENTRY_E_LEN (32u)

/** \brief Mask for Ifx_QSPI_DATAENTRY_Bits.E */
#define IFX_QSPI_DATAENTRY_E_MSK (0xffffffffu)

/** \brief Offset for Ifx_QSPI_DATAENTRY_Bits.E */
#define IFX_QSPI_DATAENTRY_E_OFF (0u)

/** \brief Length for Ifx_QSPI_RXEXIT_Bits.E */
#define IFX_QSPI_RXEXIT_E_LEN (32u)

/** \brief Mask for Ifx_QSPI_RXEXIT_Bits.E */
#define IFX_QSPI_RXEXIT_E_MSK (0xffffffffu)

/** \brief Offset for Ifx_QSPI_RXEXIT_Bits.E */
#define IFX_QSPI_RXEXIT_E_OFF (0u)

/** \brief Length for Ifx_QSPI_RXEXITD_Bits.E */
#define IFX_QSPI_RXEXITD_E_LEN (32u)

/** \brief Mask for Ifx_QSPI_RXEXITD_Bits.E */
#define IFX_QSPI_RXEXITD_E_MSK (0xffffffffu)

/** \brief Offset for Ifx_QSPI_RXEXITD_Bits.E */
#define IFX_QSPI_RXEXITD_E_OFF (0u)

/** \brief Length for Ifx_QSPI_MC_Bits.MCOUNT */
#define IFX_QSPI_MC_MCOUNT_LEN (16u)

/** \brief Mask for Ifx_QSPI_MC_Bits.MCOUNT */
#define IFX_QSPI_MC_MCOUNT_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_MC_Bits.MCOUNT */
#define IFX_QSPI_MC_MCOUNT_OFF (0u)

/** \brief Length for Ifx_QSPI_MC_Bits.CURRENT */
#define IFX_QSPI_MC_CURRENT_LEN (16u)

/** \brief Mask for Ifx_QSPI_MC_Bits.CURRENT */
#define IFX_QSPI_MC_CURRENT_MSK (0xffffu)

/** \brief Offset for Ifx_QSPI_MC_Bits.CURRENT */
#define IFX_QSPI_MC_CURRENT_OFF (16u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.TPRE2 */
#define IFX_QSPI_MCCON_TPRE2_LEN (3u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.TPRE2 */
#define IFX_QSPI_MCCON_TPRE2_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.TPRE2 */
#define IFX_QSPI_MCCON_TPRE2_OFF (0u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.TRAIL2 */
#define IFX_QSPI_MCCON_TRAIL2_LEN (3u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.TRAIL2 */
#define IFX_QSPI_MCCON_TRAIL2_MSK (0x7u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.TRAIL2 */
#define IFX_QSPI_MCCON_TRAIL2_OFF (3u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IBLEN */
#define IFX_QSPI_MCCON_IBLEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IBLEN */
#define IFX_QSPI_MCCON_IBLEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IBLEN */
#define IFX_QSPI_MCCON_IBLEN_OFF (16u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IBLF */
#define IFX_QSPI_MCCON_IBLF_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IBLF */
#define IFX_QSPI_MCCON_IBLF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IBLF */
#define IFX_QSPI_MCCON_IBLF_OFF (17u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IBLC */
#define IFX_QSPI_MCCON_IBLC_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IBLC */
#define IFX_QSPI_MCCON_IBLC_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IBLC */
#define IFX_QSPI_MCCON_IBLC_OFF (18u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IBLS */
#define IFX_QSPI_MCCON_IBLS_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IBLS */
#define IFX_QSPI_MCCON_IBLS_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IBLS */
#define IFX_QSPI_MCCON_IBLS_OFF (19u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IALEN */
#define IFX_QSPI_MCCON_IALEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IALEN */
#define IFX_QSPI_MCCON_IALEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IALEN */
#define IFX_QSPI_MCCON_IALEN_OFF (20u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IALF */
#define IFX_QSPI_MCCON_IALF_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IALF */
#define IFX_QSPI_MCCON_IALF_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IALF */
#define IFX_QSPI_MCCON_IALF_OFF (21u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IALC */
#define IFX_QSPI_MCCON_IALC_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IALC */
#define IFX_QSPI_MCCON_IALC_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IALC */
#define IFX_QSPI_MCCON_IALC_OFF (22u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.IALS */
#define IFX_QSPI_MCCON_IALS_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.IALS */
#define IFX_QSPI_MCCON_IALS_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.IALS */
#define IFX_QSPI_MCCON_IALS_OFF (23u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.T2EN */
#define IFX_QSPI_MCCON_T2EN_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.T2EN */
#define IFX_QSPI_MCCON_T2EN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.T2EN */
#define IFX_QSPI_MCCON_T2EN_OFF (30u)

/** \brief Length for Ifx_QSPI_MCCON_Bits.MCEN */
#define IFX_QSPI_MCCON_MCEN_LEN (1u)

/** \brief Mask for Ifx_QSPI_MCCON_Bits.MCEN */
#define IFX_QSPI_MCCON_MCEN_MSK (0x1u)

/** \brief Offset for Ifx_QSPI_MCCON_Bits.MCEN */
#define IFX_QSPI_MCCON_MCEN_OFF (31u)

/** \brief Length for Ifx_QSPI_MSSMUX_Bits.MSSOUT0 */
#define IFX_QSPI_MSSMUX_MSSOUT0_LEN (4u)

/** \brief Mask for Ifx_QSPI_MSSMUX_Bits.MSSOUT0 */
#define IFX_QSPI_MSSMUX_MSSOUT0_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_MSSMUX_Bits.MSSOUT0 */
#define IFX_QSPI_MSSMUX_MSSOUT0_OFF (0u)

/** \brief Length for Ifx_QSPI_MSSMUX_Bits.MSSOUT1 */
#define IFX_QSPI_MSSMUX_MSSOUT1_LEN (4u)

/** \brief Mask for Ifx_QSPI_MSSMUX_Bits.MSSOUT1 */
#define IFX_QSPI_MSSMUX_MSSOUT1_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_MSSMUX_Bits.MSSOUT1 */
#define IFX_QSPI_MSSMUX_MSSOUT1_OFF (4u)

/** \brief Length for Ifx_QSPI_MSSMUX_Bits.MSSOUT2 */
#define IFX_QSPI_MSSMUX_MSSOUT2_LEN (4u)

/** \brief Mask for Ifx_QSPI_MSSMUX_Bits.MSSOUT2 */
#define IFX_QSPI_MSSMUX_MSSOUT2_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_MSSMUX_Bits.MSSOUT2 */
#define IFX_QSPI_MSSMUX_MSSOUT2_OFF (8u)

/** \brief Length for Ifx_QSPI_MSSMUX_Bits.MSSOUT3 */
#define IFX_QSPI_MSSMUX_MSSOUT3_LEN (4u)

/** \brief Mask for Ifx_QSPI_MSSMUX_Bits.MSSOUT3 */
#define IFX_QSPI_MSSMUX_MSSOUT3_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_MSSMUX_Bits.MSSOUT3 */
#define IFX_QSPI_MSSMUX_MSSOUT3_OFF (12u)

/** \brief Length for Ifx_QSPI_MSSMUX_Bits.MSSOUTS */
#define IFX_QSPI_MSSMUX_MSSOUTS_LEN (4u)

/** \brief Mask for Ifx_QSPI_MSSMUX_Bits.MSSOUTS */
#define IFX_QSPI_MSSMUX_MSSOUTS_MSK (0xfu)

/** \brief Offset for Ifx_QSPI_MSSMUX_Bits.MSSOUTS */
#define IFX_QSPI_MSSMUX_MSSOUTS_OFF (28u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXQSPI_BF_H */
