include fpga4p/train/verilog_nbc.sv
