// Seed: 2671868278
macromodule module_0 (
    output wire  id_0,
    input  uwire id_1
);
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output wor  id_5
);
  parameter id_7 = 1;
  or primCall (id_5, id_1, id_2, id_4, id_3, id_7);
  always id_0 = id_7;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2;
  this id_1 (id_2);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      1'b0 & id_4, id_2, (id_1), id_3, -1
  );
  wire id_6;
  module_2 modCall_1 ();
  wire id_7;
endmodule
