Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 16:55:33 2025
| Host         : fedora running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   1           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (20)
7. checking multiple_clock (1936)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1936)
---------------------------------
 There are 1936 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.686        0.000                      0                 5202        0.038        0.000                      0                 5202        3.000        0.000                       0                  1944  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
CLK                                {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clk_out2_design_1_clk_wiz_0_0    {2.500 12.500}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_design_1_clk_wiz_0_0_1  {2.500 12.500}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         10.686        0.000                      0                 5170        0.122        0.000                      0                 5170        9.020        0.000                       0                  1938  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       10.688        0.000                      0                 5170        0.122        0.000                      0                 5170        9.020        0.000                       0                  1938  
  clk_out2_design_1_clk_wiz_0_0_1                                                                                                                                                   17.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         10.686        0.000                      0                 5170        0.038        0.000                      0                 5170  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       10.686        0.000                      0                 5170        0.038        0.000                      0                 5170  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0         15.741        0.000                      0                   32        0.939        0.000                      0                   32  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         15.741        0.000                      0                   32        0.855        0.000                      0                   32  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       15.741        0.000                      0                   32        0.855        0.000                      0                   32  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1       15.743        0.000                      0                   32        0.939        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                           clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0    
(none)                           clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  
(none)                           clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1  
(none)                           clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clk_out2_design_1_clk_wiz_0_0                                     
(none)                           clk_out2_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.113ns (33.591%)  route 6.154ns (66.409%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.436 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.436    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[13]
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.588    18.567    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/C
                         clock pessimism              0.577    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X5Y147         FDRE (Setup_fdre_C_D)        0.062    19.122    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 3.110ns (33.569%)  route 6.154ns (66.431%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.433 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.433    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[10]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.089ns (33.418%)  route 6.154ns (66.582%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.412 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.412    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[12]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.015ns (32.881%)  route 6.154ns (67.119%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.338 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.338    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[11]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 10.783    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 2.999ns (32.763%)  route 6.154ns (67.237%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.322 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.322    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.996ns (32.741%)  route 6.154ns (67.259%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.319 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.319    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.975ns (32.587%)  route 6.154ns (67.413%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.298 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.298    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 10.823    

Slack (MET) :             10.897ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.901ns (32.036%)  route 6.154ns (67.964%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.224 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.224    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 10.897    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.885ns (31.916%)  route 6.154ns (68.084%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.208 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.208    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 2.724ns (30.681%)  route 6.154ns (69.319%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.047 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.047    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[4]
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 11.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.651    -0.513    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.234    -0.513    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.075    -0.438    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
    SLICE_X3Y154         FDRE (Hold_fdre_C_D)         0.075    -0.409    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.277    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.075    -0.409    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.408ns (68.746%)  route 0.185ns (31.254%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.027 r  <hidden>
                         net (fo=1, routed)           0.000     0.027    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.107    <hidden>
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X3Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/Q
                         net (fo=1, routed)           0.091    -0.256    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer__0[10]
    SLICE_X2Y164         LUT2 (Prop_lut2_I0_O)        0.048    -0.208 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1_n_0
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/C
                         clock pessimism              0.246    -0.475    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.131    -0.344    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X7Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/Q
                         net (fo=2, routed)           0.091    -0.255    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/p_5_in
    SLICE_X6Y161         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_c013_out
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.245    -0.474    
    SLICE_X6Y161         FDPE (Hold_fdpe_C_D)         0.121    -0.353    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.419ns (69.315%)  route 0.185ns (30.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.038 r  <hidden>
                         net (fo=1, routed)           0.000     0.038    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.107    <hidden>
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.648    -0.516    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X19Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y161        FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/Q
                         net (fo=1, routed)           0.059    -0.329    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg_n_0_[48]
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/C
                         clock pessimism              0.246    -0.503    
    SLICE_X18Y161        FDRE (Hold_fdre_C_D)         0.022    -0.481    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.640    -0.524    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/Q
                         net (fo=3, routed)           0.071    -0.312    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/p_9_out[8]
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.914    -0.759    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X22Y171        FDRE (Hold_fdre_C_D)         0.046    -0.465    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.939%)  route 0.227ns (58.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.641    -0.523    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y171         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/Q
                         net (fo=6, routed)           0.227    -0.132    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[11]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.250    -0.469    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.286    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y64     design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y64     design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y34     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y33     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y70     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y29     design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y31     design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y60     design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y34     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y33     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.113ns (33.591%)  route 6.154ns (66.409%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.436 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.436    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[13]
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.588    18.567    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/C
                         clock pessimism              0.577    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X5Y147         FDRE (Setup_fdre_C_D)        0.062    19.124    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.690ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 3.110ns (33.569%)  route 6.154ns (66.431%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.433 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.433    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[10]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 10.690    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.089ns (33.418%)  route 6.154ns (66.582%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.412 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.412    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[12]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             10.785ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.015ns (32.881%)  route 6.154ns (67.119%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.338 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.338    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[11]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 10.785    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 2.999ns (32.763%)  route 6.154ns (67.237%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.322 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.322    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.804ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.996ns (32.741%)  route 6.154ns (67.259%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.319 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.319    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 10.804    

Slack (MET) :             10.825ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.975ns (32.587%)  route 6.154ns (67.413%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.298 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.298    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 10.825    

Slack (MET) :             10.899ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.901ns (32.036%)  route 6.154ns (67.964%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.224 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.224    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 10.899    

Slack (MET) :             10.915ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.885ns (31.916%)  route 6.154ns (68.084%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.208 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.208    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 10.915    

Slack (MET) :             11.076ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 2.724ns (30.681%)  route 6.154ns (69.319%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.047 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.047    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[4]
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)        0.062    19.123    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 11.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.651    -0.513    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.234    -0.513    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.075    -0.438    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
    SLICE_X3Y154         FDRE (Hold_fdre_C_D)         0.075    -0.409    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.277    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.075    -0.409    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.408ns (68.746%)  route 0.185ns (31.254%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.027 r  <hidden>
                         net (fo=1, routed)           0.000     0.027    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.107    <hidden>
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X3Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/Q
                         net (fo=1, routed)           0.091    -0.256    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer__0[10]
    SLICE_X2Y164         LUT2 (Prop_lut2_I0_O)        0.048    -0.208 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1_n_0
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/C
                         clock pessimism              0.246    -0.475    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.131    -0.344    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X7Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/Q
                         net (fo=2, routed)           0.091    -0.255    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/p_5_in
    SLICE_X6Y161         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_c013_out
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.245    -0.474    
    SLICE_X6Y161         FDPE (Hold_fdpe_C_D)         0.121    -0.353    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.419ns (69.315%)  route 0.185ns (30.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.038 r  <hidden>
                         net (fo=1, routed)           0.000     0.038    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.107    <hidden>
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.648    -0.516    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X19Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y161        FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/Q
                         net (fo=1, routed)           0.059    -0.329    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg_n_0_[48]
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/C
                         clock pessimism              0.246    -0.503    
    SLICE_X18Y161        FDRE (Hold_fdre_C_D)         0.022    -0.481    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.640    -0.524    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/Q
                         net (fo=3, routed)           0.071    -0.312    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/p_9_out[8]
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.914    -0.759    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X22Y171        FDRE (Hold_fdre_C_D)         0.046    -0.465    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.939%)  route 0.227ns (58.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.641    -0.523    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y171         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/Q
                         net (fo=6, routed)           0.227    -0.132    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[11]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.250    -0.469    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.286    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y64     design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y64     design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y34     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y33     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y70     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y29     design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y31     design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y60     design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y34     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y33     design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[123]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[129]_srl2___inst_sw_axis_i_prefix_buffer_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[171]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y162    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[197]_srl3___inst_sw_axis_i_prefix_buffer_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y161    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[21]_srl6___inst_sw_axis_i_prefix_buffer_reg_r_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0_1
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.113ns (33.591%)  route 6.154ns (66.409%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.436 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.436    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[13]
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.588    18.567    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/C
                         clock pessimism              0.577    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X5Y147         FDRE (Setup_fdre_C_D)        0.062    19.122    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 3.110ns (33.569%)  route 6.154ns (66.431%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.433 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.433    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[10]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.089ns (33.418%)  route 6.154ns (66.582%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.412 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.412    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[12]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.015ns (32.881%)  route 6.154ns (67.119%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.338 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.338    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[11]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 10.783    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 2.999ns (32.763%)  route 6.154ns (67.237%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.322 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.322    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.996ns (32.741%)  route 6.154ns (67.259%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.319 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.319    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.975ns (32.587%)  route 6.154ns (67.413%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.298 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.298    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 10.823    

Slack (MET) :             10.897ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.901ns (32.036%)  route 6.154ns (67.964%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.224 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.224    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 10.897    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.885ns (31.916%)  route 6.154ns (68.084%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.208 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.208    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 2.724ns (30.681%)  route 6.154ns (69.319%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.047 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.047    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[4]
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 11.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.651    -0.513    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.234    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.075    -0.354    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
                         clock uncertainty            0.084    -0.400    
    SLICE_X3Y154         FDRE (Hold_fdre_C_D)         0.075    -0.325    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.277    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
                         clock uncertainty            0.084    -0.400    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.075    -0.325    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.408ns (68.746%)  route 0.185ns (31.254%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.027 r  <hidden>
                         net (fo=1, routed)           0.000     0.027    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.084    -0.128    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.023    <hidden>
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X3Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/Q
                         net (fo=1, routed)           0.091    -0.256    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer__0[10]
    SLICE_X2Y164         LUT2 (Prop_lut2_I0_O)        0.048    -0.208 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1_n_0
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/C
                         clock pessimism              0.246    -0.475    
                         clock uncertainty            0.084    -0.391    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.131    -0.260    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X7Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/Q
                         net (fo=2, routed)           0.091    -0.255    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/p_5_in
    SLICE_X6Y161         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_c013_out
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.245    -0.474    
                         clock uncertainty            0.084    -0.390    
    SLICE_X6Y161         FDPE (Hold_fdpe_C_D)         0.121    -0.269    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.419ns (69.315%)  route 0.185ns (30.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.038 r  <hidden>
                         net (fo=1, routed)           0.000     0.038    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.084    -0.128    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.023    <hidden>
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.648    -0.516    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X19Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y161        FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/Q
                         net (fo=1, routed)           0.059    -0.329    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg_n_0_[48]
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/C
                         clock pessimism              0.246    -0.503    
                         clock uncertainty            0.084    -0.419    
    SLICE_X18Y161        FDRE (Hold_fdre_C_D)         0.022    -0.397    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.640    -0.524    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/Q
                         net (fo=3, routed)           0.071    -0.312    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/p_9_out[8]
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.914    -0.759    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.084    -0.427    
    SLICE_X22Y171        FDRE (Hold_fdre_C_D)         0.046    -0.381    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.939%)  route 0.227ns (58.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.641    -0.523    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y171         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/Q
                         net (fo=6, routed)           0.227    -0.132    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[11]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.250    -0.469    
                         clock uncertainty            0.084    -0.386    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.203    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.113ns (33.591%)  route 6.154ns (66.409%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.436 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.436    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[13]
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.588    18.567    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y147         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/C
                         clock pessimism              0.577    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X5Y147         FDRE (Setup_fdre_C_D)        0.062    19.122    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 3.110ns (33.569%)  route 6.154ns (66.431%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.433 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.433    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[10]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.089ns (33.418%)  route 6.154ns (66.582%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.412 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.412    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[12]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.015ns (32.881%)  route 6.154ns (67.119%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.338 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.338    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[11]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 10.783    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 2.999ns (32.763%)  route 6.154ns (67.237%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.322 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.322    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y146         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.996ns (32.741%)  route 6.154ns (67.259%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.319 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.319    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.975ns (32.587%)  route 6.154ns (67.413%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.298 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.298    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 10.823    

Slack (MET) :             10.897ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.901ns (32.036%)  route 6.154ns (67.964%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.224 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.224    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 10.897    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.885ns (31.916%)  route 6.154ns (68.084%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.985 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.208 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.208    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y145         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 2.724ns (30.681%)  route 6.154ns (69.319%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.709    -0.831    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  <hidden>
                         net (fo=6, routed)           1.600     1.225    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_count[7]
    SLICE_X4Y151         LUT2 (Prop_lut2_I0_O)        0.124     1.349 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_i_5_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.750 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry/CO[3]
                         net (fo=1, routed)           0.000     1.750    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.864    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__0_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.978    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space_carry__2/CO[3]
                         net (fo=4, routed)           0.774     2.866    design_1_i/rmii_axis_0/inst/packet_gen_i/fifo_has_space
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.124     2.990 r  design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.839     3.829    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/s01_axis_tready
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.124     3.953 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo_i_1__0/O
                         net (fo=5, routed)           1.360     5.313    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X8Y148         LUT4 (Prop_lut4_I0_O)        0.156     5.469 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.105     6.574    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.355     6.929 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2/O
                         net (fo=1, routed)           0.476     7.405    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
    SLICE_X5Y144         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.047 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.047    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/diff_pntr_pf_q0[4]
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.587    18.566    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C
                         clock pessimism              0.577    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)        0.062    19.121    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 11.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.651    -0.513    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.234    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.075    -0.354    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
                         clock uncertainty            0.084    -0.400    
    SLICE_X3Y154         FDRE (Hold_fdre_C_D)         0.075    -0.325    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.680    -0.484    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.277    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y156         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.484    
                         clock uncertainty            0.084    -0.400    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.075    -0.325    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.408ns (68.746%)  route 0.185ns (31.254%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.027 r  <hidden>
                         net (fo=1, routed)           0.000     0.027    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.084    -0.128    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.023    <hidden>
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X3Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[10]/Q
                         net (fo=1, routed)           0.091    -0.256    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer__0[10]
    SLICE_X2Y164         LUT2 (Prop_lut2_I0_O)        0.048    -0.208 r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer[8]_i_1_n_0
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X2Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]/C
                         clock pessimism              0.246    -0.475    
                         clock uncertainty            0.084    -0.391    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.131    -0.260    design_1_i/rmii_axis_0/inst/packet_gen_i/preamble_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X7Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[11]/Q
                         net (fo=2, routed)           0.091    -0.255    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/p_5_in
    SLICE_X6Y161         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_c013_out
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X6Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.245    -0.474    
                         clock uncertainty            0.084    -0.390    
    SLICE_X6Y161         FDPE (Hold_fdpe_C_D)         0.121    -0.269    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.419ns (69.315%)  route 0.185ns (30.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.598    -0.566    <hidden>
    SLICE_X4Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  <hidden>
                         net (fo=5, routed)           0.185    -0.240    <hidden>
    SLICE_X4Y148         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174    -0.066 r  <hidden>
                         net (fo=1, routed)           0.000    -0.066    <hidden>
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.027 r  <hidden>
                         net (fo=1, routed)           0.001    -0.027    <hidden>
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.038 r  <hidden>
                         net (fo=1, routed)           0.000     0.038    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    <hidden>
    SLICE_X4Y150         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.084    -0.128    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105    -0.023    <hidden>
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.648    -0.516    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X19Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y161        FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[48]/Q
                         net (fo=1, routed)           0.059    -0.329    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg_n_0_[48]
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    design_1_i/axis_gpio_0/inst/sw_axis_i/m00_axis_aclk
    SLICE_X18Y161        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]/C
                         clock pessimism              0.246    -0.503    
                         clock uncertainty            0.084    -0.419    
    SLICE_X18Y161        FDRE (Hold_fdre_C_D)         0.022    -0.397    design_1_i/axis_gpio_0/inst/sw_axis_i/prefix_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.640    -0.524    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][7]/Q
                         net (fo=3, routed)           0.071    -0.312    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/p_9_out[8]
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.914    -0.759    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X22Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.084    -0.427    
    SLICE_X22Y171        FDRE (Hold_fdre_C_D)         0.046    -0.381    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.939%)  route 0.227ns (58.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.641    -0.523    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y171         FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/Q
                         net (fo=6, routed)           0.227    -0.132    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[11]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.250    -0.469    
                         clock uncertainty            0.084    -0.386    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.203    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.646%)  route 2.904ns (83.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.690     2.837    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.759    18.739    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/C
                         clock pessimism              0.585    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X5Y162         FDPE (Recov_fdpe_C_PRE)     -0.359    18.881    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 16.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.667%)  route 0.760ns (80.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.351     0.461    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y161         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.248    -0.471    
    SLICE_X4Y161         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.566    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  1.027    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.646%)  route 2.904ns (83.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.690     2.837    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.759    18.739    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/C
                         clock pessimism              0.585    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X5Y162         FDPE (Recov_fdpe_C_PRE)     -0.359    18.881    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 16.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.667%)  route 0.760ns (80.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.351     0.461    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y161         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.248    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X4Y161         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.482    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.943    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.084    19.239    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.880    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.646%)  route 2.904ns (83.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.690     2.837    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.759    18.739    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/C
                         clock pessimism              0.585    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X5Y162         FDPE (Recov_fdpe_C_PRE)     -0.359    18.881    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 16.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.271    -0.449    
                         clock uncertainty            0.084    -0.365    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.271    -0.450    
                         clock uncertainty            0.084    -0.366    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.437    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.667%)  route 0.760ns (80.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.351     0.461    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y161         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.248    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X4Y161         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.482    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.943    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.743ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.743    

Slack (MET) :             15.743ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.743    

Slack (MET) :             15.743ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.743    

Slack (MET) :             15.743ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.993     3.139    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X4Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.743    

Slack (MET) :             15.747ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.747    

Slack (MET) :             15.747ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.747    

Slack (MET) :             15.747ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.747    

Slack (MET) :             15.747ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.747    

Slack (MET) :             15.747ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.335%)  route 3.202ns (84.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.988     3.135    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.758    18.738    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]/C
                         clock pessimism              0.585    19.322    
                         clock uncertainty           -0.082    19.241    
    SLICE_X5Y163         FDPE (Recov_fdpe_C_PRE)     -0.359    18.882    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 15.747    

Slack (MET) :             16.046ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.646%)  route 2.904ns (83.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.214     1.022    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aresetn
    SLICE_X4Y163         LUT2 (Prop_lut2_I1_O)        0.124     1.146 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.690     2.837    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X5Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.759    18.739    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X5Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]/C
                         clock pessimism              0.585    19.323    
                         clock uncertainty           -0.082    19.242    
    SLICE_X5Y162         FDPE (Recov_fdpe_C_PRE)     -0.359    18.883    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 16.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.585%)  route 0.718ns (79.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.309     0.419    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y162         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.953    -0.720    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y162         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.271    -0.449    
    SLICE_X2Y162         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.520    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.362     0.472    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X2Y163         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.952    -0.721    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X2Y163         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.271    -0.450    
    SLICE_X2Y163         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.521    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.667%)  route 0.760ns (80.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X5Y155         FDSE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDSE (Prop_fdse_C_Q)         0.141    -0.344 f  design_1_i/rmii_axis_0/inst/packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=35, routed)          0.409     0.065    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/Q[0]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.045     0.110 f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.351     0.461    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/rst0
    SLICE_X4Y161         FDPE                                         f  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.954    -0.719    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/s00_axis_aclk
    SLICE_X4Y161         FDPE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.248    -0.471    
    SLICE_X4Y161         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.566    design_1_i/rmii_axis_0/inst/packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  1.027    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 1.631ns (43.176%)  route 2.147ns (56.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=1, routed)           1.576     3.083    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y151         LUT1 (Prop_lut1_I0_O)        0.124     3.207 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.571     3.778    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.764    -1.256    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.320ns (28.177%)  route 0.815ns (71.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_N_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.877    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y151         LUT1 (Prop_lut1_I0_O)        0.045     0.922 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.212     1.134    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.506ns  (logic 0.580ns (23.147%)  route 1.926ns (76.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.599     1.858    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.426%)  route 1.535ns (72.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.875 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.592     1.467    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.685    -1.335    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.604ns (31.289%)  route 1.326ns (68.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.148     1.283 r  <hidden>
                         net (fo=1, routed)           0.000     1.283    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.547ns  (logic 0.604ns (39.054%)  route 0.943ns (60.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.148     0.899 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.686    -1.334    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.487ns (37.881%)  route 0.799ns (62.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.763    -1.257    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.367    -0.890 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.799    -0.092    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.120     0.028 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.028    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.814    -0.726    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.184ns (23.822%)  route 0.588ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.043     0.288 r  <hidden>
                         net (fo=1, routed)           0.000     0.288    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.228%)  route 0.615ns (76.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.407     0.063    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.045     0.108 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.208     0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.569%)  route 0.816ns (81.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.045     0.290 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.227     0.517    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.922    -0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.506ns  (logic 0.580ns (23.147%)  route 1.926ns (76.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.599     1.858    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.426%)  route 1.535ns (72.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.875 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.592     1.467    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.685    -1.335    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.604ns (31.289%)  route 1.326ns (68.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.148     1.283 r  <hidden>
                         net (fo=1, routed)           0.000     1.283    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.547ns  (logic 0.604ns (39.054%)  route 0.943ns (60.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.148     0.899 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.686    -1.334    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.487ns (37.881%)  route 0.799ns (62.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.763    -1.257    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.367    -0.890 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.799    -0.092    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.120     0.028 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.028    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.814    -0.726    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.184ns (23.822%)  route 0.588ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.043     0.288 r  <hidden>
                         net (fo=1, routed)           0.000     0.288    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.228%)  route 0.615ns (76.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.407     0.063    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.045     0.108 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.208     0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.569%)  route 0.816ns (81.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.045     0.290 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.227     0.517    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.922    -0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 1.631ns (43.176%)  route 2.147ns (56.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=1, routed)           1.576     3.083    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y151         LUT1 (Prop_lut1_I0_O)        0.124     3.207 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.571     3.778    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.764    -1.256    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.320ns (28.177%)  route 0.815ns (71.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_N_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.877    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y151         LUT1 (Prop_lut1_I0_O)        0.045     0.922 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.212     1.134    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.957    -0.716    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y154         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.506ns  (logic 0.580ns (23.147%)  route 1.926ns (76.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.599     1.858    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.426%)  route 1.535ns (72.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.875 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.592     1.467    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.685    -1.335    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.604ns (31.289%)  route 1.326ns (68.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.148     1.283 r  <hidden>
                         net (fo=1, routed)           0.000     1.283    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.547ns  (logic 0.604ns (39.054%)  route 0.943ns (60.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.148     0.899 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.686    -1.334    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.487ns (37.881%)  route 0.799ns (62.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.763    -1.257    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.367    -0.890 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.799    -0.092    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.120     0.028 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.028    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.814    -0.726    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.184ns (23.822%)  route 0.588ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.043     0.288 r  <hidden>
                         net (fo=1, routed)           0.000     0.288    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.228%)  route 0.615ns (76.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.407     0.063    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.045     0.108 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.208     0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.569%)  route 0.816ns (81.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.045     0.290 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.227     0.517    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.922    -0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.506ns  (logic 0.580ns (23.147%)  route 1.926ns (76.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.599     1.858    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.426%)  route 1.535ns (72.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.875 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.592     1.467    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.685    -1.335    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.604ns (31.289%)  route 1.326ns (68.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          1.326     1.135    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.148     1.283 r  <hidden>
                         net (fo=1, routed)           0.000     1.283    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.682    -1.338    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.547ns  (logic 0.604ns (39.054%)  route 0.943ns (60.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.892    -0.648    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.456    -0.192 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.943     0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.148     0.899 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.686    -1.334    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.487ns (37.881%)  route 0.799ns (62.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.763    -1.257    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.367    -0.890 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.799    -0.092    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.120     0.028 r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.028    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.814    -0.726    design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y155        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.184ns (23.822%)  route 0.588ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    <hidden>
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.043     0.288 r  <hidden>
                         net (fo=1, routed)           0.000     0.288    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.924    -0.749    <hidden>
    SLICE_X12Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.228%)  route 0.615ns (76.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.407     0.063    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y155        LUT1 (Prop_lut1_I0_O)        0.045     0.108 r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.208     0.316    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.926    -0.747    design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y155        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.569%)  route 0.816ns (81.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.679    -0.485    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.344 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.588     0.245    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X12Y161        LUT1 (Prop_lut1_I0_O)        0.045     0.290 r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.227     0.517    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.922    -0.751    design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/G
                            (positive level-sensitive latch)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 4.114ns (45.930%)  route 4.843ns (54.070%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        LDCE                         0.000     0.000 r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/G
    SLICE_X13Y163        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/Q
                         net (fo=1, routed)           4.843     5.402    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.958 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.958    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/G
                            (positive level-sensitive latch)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.414ns (43.812%)  route 1.813ns (56.188%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        LDCE                         0.000     0.000 r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/G
    SLICE_X13Y163        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/Q
                         net (fo=1, routed)           1.813     1.971    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.227 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.227    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 4.025ns (39.107%)  route 6.267ns (60.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.888    -0.652    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X3Y163         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[15]/Q
                         net (fo=1, routed)           6.267     6.072    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.641 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.641    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.126ns  (logic 4.026ns (39.763%)  route 6.099ns (60.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[14]/Q
                         net (fo=1, routed)           6.099     5.905    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.475 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.475    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 4.148ns (43.076%)  route 5.482ns (56.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[9]/Q
                         net (fo=1, routed)           5.482     5.250    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.729     8.979 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.979    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 4.146ns (43.884%)  route 5.301ns (56.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.301     5.070    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.727     8.796 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.796    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.008ns (43.231%)  route 5.263ns (56.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[12]/Q
                         net (fo=1, routed)           5.263     5.068    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     8.620 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.620    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 3.987ns (45.387%)  route 4.798ns (54.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[11]/Q
                         net (fo=1, routed)           4.798     4.603    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531     8.134 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.134    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.008ns (46.712%)  route 4.572ns (53.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.887    -0.653    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X5Y164         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.572     4.375    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.927 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.927    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.142ns (48.891%)  route 4.329ns (51.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.329     4.098    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.723     7.820 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.820    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 4.140ns (49.355%)  route 4.248ns (50.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[8]/Q
                         net (fo=1, routed)           4.248     4.016    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.721     7.737 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.737    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.008ns (48.280%)  route 4.294ns (51.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[10]/Q
                         net (fo=1, routed)           4.294     4.099    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.652 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.652    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.206ns  (logic 0.467ns (38.725%)  route 0.739ns (61.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.681    -1.339    design_1_i/axis_uart_0/inst/uart_tx_i/clk
    SLICE_X13Y162        FDRE                                         r  design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.367    -0.972 r  design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.295    -0.677    design_1_i/axis_uart_0/inst/uart_tx_i/current_state[3]
    SLICE_X13Y163        LUT5 (Prop_lut5_I4_O)        0.100    -0.577 r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg_i_1/O
                         net (fo=1, routed)           0.443    -0.134    design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg_i_1_n_0
    SLICE_X13Y163        LDCE                                         r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.427ns (76.552%)  route 0.437ns (23.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X1Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[0]/Q
                         net (fo=2, routed)           0.437     0.090    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     1.376 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.376    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.413ns (72.949%)  route 0.524ns (27.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.675    -0.489    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X0Y166         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_reg/Q
                         net (fo=1, routed)           0.524     0.176    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     1.448 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     1.448    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.479ns (75.171%)  route 0.488ns (24.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X1Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[1]/Q
                         net (fo=2, routed)           0.488     0.129    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.351     1.479 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.479    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.362ns (57.725%)  route 0.998ns (42.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.998     0.652    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.873 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.873    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.394ns (56.961%)  route 1.053ns (43.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.053     0.708    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.961 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.961    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.397ns (54.538%)  route 1.164ns (45.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y163         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.164     0.818    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.074 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.074    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.396ns (52.966%)  route 1.239ns (47.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X3Y163         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[13]/Q
                         net (fo=1, routed)           1.239     0.893    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.147 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.147    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.377ns (51.576%)  route 1.293ns (48.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.675    -0.489    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X5Y164         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.293     0.945    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.181 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.181    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.437ns (52.504%)  route 1.300ns (47.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.128    -0.359 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.300     0.941    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.309     2.249 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.249    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 4.025ns (39.107%)  route 6.267ns (60.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.888    -0.652    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X3Y163         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[15]/Q
                         net (fo=1, routed)           6.267     6.072    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.641 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.641    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.126ns  (logic 4.026ns (39.763%)  route 6.099ns (60.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[14]/Q
                         net (fo=1, routed)           6.099     5.905    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.475 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.475    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 4.148ns (43.076%)  route 5.482ns (56.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[9]/Q
                         net (fo=1, routed)           5.482     5.250    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.729     8.979 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.979    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 4.146ns (43.884%)  route 5.301ns (56.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.301     5.070    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.727     8.796 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.796    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.008ns (43.231%)  route 5.263ns (56.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[12]/Q
                         net (fo=1, routed)           5.263     5.068    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     8.620 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.620    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 3.987ns (45.387%)  route 4.798ns (54.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[11]/Q
                         net (fo=1, routed)           4.798     4.603    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531     8.134 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.134    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.008ns (46.712%)  route 4.572ns (53.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.887    -0.653    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X5Y164         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.572     4.375    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.927 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.927    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.142ns (48.891%)  route 4.329ns (51.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.329     4.098    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.723     7.820 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.820    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 4.140ns (49.355%)  route 4.248ns (50.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.419    -0.232 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[8]/Q
                         net (fo=1, routed)           4.248     4.016    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.721     7.737 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.737    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.008ns (48.280%)  route 4.294ns (51.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.889    -0.651    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.456    -0.195 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[10]/Q
                         net (fo=1, routed)           4.294     4.099    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.652 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.652    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.206ns  (logic 0.467ns (38.725%)  route 0.739ns (61.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.681    -1.339    design_1_i/axis_uart_0/inst/uart_tx_i/clk
    SLICE_X13Y162        FDRE                                         r  design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.367    -0.972 r  design_1_i/axis_uart_0/inst/uart_tx_i/FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.295    -0.677    design_1_i/axis_uart_0/inst/uart_tx_i/current_state[3]
    SLICE_X13Y163        LUT5 (Prop_lut5_I4_O)        0.100    -0.577 r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg_i_1/O
                         net (fo=1, routed)           0.443    -0.134    design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg_i_1_n_0
    SLICE_X13Y163        LDCE                                         r  design_1_i/axis_uart_0/inst/uart_tx_i/uart_tx_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.427ns (76.552%)  route 0.437ns (23.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X1Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[0]/Q
                         net (fo=2, routed)           0.437     0.090    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     1.376 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.376    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.413ns (72.949%)  route 0.524ns (27.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.675    -0.489    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X0Y166         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  design_1_i/rmii_axis_0/inst/packet_gen_i/TX_EN_reg/Q
                         net (fo=1, routed)           0.524     0.176    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     1.448 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     1.448    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.479ns (75.171%)  route 0.488ns (24.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/rmii_axis_0/inst/packet_gen_i/s00_axis_aclk
    SLICE_X1Y164         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  design_1_i/rmii_axis_0/inst/packet_gen_i/TXD_reg[1]/Q
                         net (fo=2, routed)           0.488     0.129    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.351     1.479 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.479    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.362ns (57.725%)  route 0.998ns (42.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.998     0.652    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.873 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.873    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.394ns (56.961%)  route 1.053ns (43.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.053     0.708    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.961 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.961    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.397ns (54.538%)  route 1.164ns (45.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X0Y163         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.164     0.818    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.074 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.074    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.396ns (52.966%)  route 1.239ns (47.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.676    -0.488    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X3Y163         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[13]/Q
                         net (fo=1, routed)           1.239     0.893    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.147 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.147    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.377ns (51.576%)  route 1.293ns (48.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.675    -0.489    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X5Y164         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.293     0.945    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.181 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.181    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.437ns (52.504%)  route 1.300ns (47.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.677    -0.487    design_1_i/axis_gpio_0/inst/axis_gpio_i/s00_axis_aclk
    SLICE_X1Y162         FDRE                                         r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.128    -0.359 r  design_1_i/axis_gpio_0/inst/axis_gpio_i/led_buffer_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.300     0.941    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.309     2.249 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.249    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.640ns (43.519%)  route 4.724ns (56.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.145 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     9.864    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           3.005    12.965    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    16.509 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.509    ETH_REFCLK
    D5                                                                f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.271ns (50.524%)  route 1.244ns (49.476%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.750 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.190    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379     0.811 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.310    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.745     2.082    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     3.326 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.326    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0_1'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.640ns (43.519%)  route 4.724ns (56.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.145 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     9.864    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           3.005    12.965    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    16.509 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.509    ETH_REFCLK
    D5                                                                f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0_1'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.271ns (50.524%)  route 1.244ns (49.476%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.750 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.190    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379     0.811 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.310    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.745     2.082    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     3.326 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.326    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 0.982ns (15.172%)  route 5.491ns (84.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           5.491     6.473    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[8]
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.670    -1.350    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[8][0]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.967ns (15.232%)  route 5.381ns (84.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           5.381     6.348    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[9]
    SLICE_X23Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.675    -1.345    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[9][0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.270ns  (logic 1.467ns (23.389%)  route 4.804ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.804     6.270    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[12]
    SLICE_X25Y169        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.670    -1.350    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X25Y169        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[12][0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.524ns (25.396%)  route 4.477ns (74.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           4.477     6.001    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[15]
    SLICE_X16Y159        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.680    -1.340    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y159        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[15][0]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.523ns (25.562%)  route 4.436ns (74.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           4.436     5.960    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[13]
    SLICE_X16Y168        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.672    -1.348    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y168        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[13][0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.493ns (25.720%)  route 4.310ns (74.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           4.310     5.803    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[4]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.677    -1.343    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 1.510ns (26.046%)  route 4.287ns (73.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           4.287     5.797    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[14]
    SLICE_X18Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.675    -1.345    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X18Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[14][0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 1.477ns (25.782%)  route 4.252ns (74.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           4.252     5.729    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[3]
    SLICE_X29Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.675    -1.345    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X29Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[3][0]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.502ns (26.392%)  route 4.189ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           4.189     5.691    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[11]
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.677    -1.343    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[11][0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.658ns  (logic 1.494ns (26.408%)  route 4.164ns (73.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           4.164     5.658    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[6]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.677    -1.343    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_RXD[0]
                            (input port)
  Destination:            design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.277ns (31.591%)  route 0.600ns (68.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ETH_RXD[0] (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXD[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           0.600     0.876    design_1_i/rmii_axis_0/inst/packet_recv_i/ETH_RXD[0]
    SLICE_X11Y175        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.910    -0.763    design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_aclk
    SLICE_X11Y175        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][0]/C

Slack:                    inf
  Source:                 ETH_RXD[1]
                            (input port)
  Destination:            design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.236ns (24.602%)  route 0.722ns (75.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXD[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           0.722     0.958    design_1_i/rmii_axis_0/inst/packet_recv_i/ETH_RXD[1]
    SLICE_X9Y173         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.911    -0.762    design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_aclk
    SLICE_X9Y173         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][1]/C

Slack:                    inf
  Source:                 ETH_CRSDV
                            (input port)
  Destination:            design_1_i/rmii_axis_0/inst/packet_recv_i/rxdv_z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.255ns (26.203%)  route 0.719ns (73.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  ETH_CRSDV (IN)
                         net (fo=0)                   0.000     0.000    ETH_CRSDV
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  ETH_CRSDV_IBUF_inst/O
                         net (fo=1, routed)           0.719     0.974    design_1_i/rmii_axis_0/inst/packet_recv_i/ETH_CRSDV
    SLICE_X13Y178        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxdv_z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.914    -0.759    design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_aclk
    SLICE_X13Y178        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxdv_z_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.245ns (15.655%)  route 1.322ns (84.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.322     1.568    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[0]
    SLICE_X16Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.919    -0.754    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[0][0]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.275ns (16.557%)  route 1.388ns (83.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.388     1.664    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[7]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.921    -0.752    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[7][0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.253ns (15.135%)  route 1.418ns (84.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.418     1.671    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[2]
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.921    -0.752    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[2][0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.247ns (14.758%)  route 1.429ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.429     1.677    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[1]
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.923    -0.750    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[1][0]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.265ns (15.168%)  route 1.482ns (84.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.482     1.747    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[5]
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.923    -0.750    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[5][0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.262ns (13.022%)  route 1.749ns (86.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.749     2.011    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[6]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.921    -0.752    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.250ns (12.066%)  route 1.821ns (87.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.821     2.071    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[10]
    SLICE_X17Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.922    -0.751    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X17Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[10][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 0.982ns (15.172%)  route 5.491ns (84.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           5.491     6.473    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[8]
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.670    -1.350    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y171        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[8][0]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.967ns (15.232%)  route 5.381ns (84.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           5.381     6.348    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[9]
    SLICE_X23Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.675    -1.345    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X23Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[9][0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.270ns  (logic 1.467ns (23.389%)  route 4.804ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.804     6.270    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[12]
    SLICE_X25Y169        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.670    -1.350    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X25Y169        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[12][0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.524ns (25.396%)  route 4.477ns (74.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           4.477     6.001    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[15]
    SLICE_X16Y159        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.680    -1.340    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y159        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[15][0]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.523ns (25.562%)  route 4.436ns (74.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           4.436     5.960    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[13]
    SLICE_X16Y168        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.672    -1.348    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y168        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[13][0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.493ns (25.720%)  route 4.310ns (74.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           4.310     5.803    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[4]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.677    -1.343    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[4][0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 1.510ns (26.046%)  route 4.287ns (73.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           4.287     5.797    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[14]
    SLICE_X18Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.675    -1.345    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X18Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[14][0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 1.477ns (25.782%)  route 4.252ns (74.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           4.252     5.729    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[3]
    SLICE_X29Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.675    -1.345    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X29Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[3][0]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.502ns (26.392%)  route 4.189ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           4.189     5.691    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[11]
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.677    -1.343    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[11][0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.658ns  (logic 1.494ns (26.408%)  route 4.164ns (73.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           4.164     5.658    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[6]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        1.677    -1.343    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_RXD[0]
                            (input port)
  Destination:            design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.277ns (31.591%)  route 0.600ns (68.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ETH_RXD[0] (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXD[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           0.600     0.876    design_1_i/rmii_axis_0/inst/packet_recv_i/ETH_RXD[0]
    SLICE_X11Y175        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.910    -0.763    design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_aclk
    SLICE_X11Y175        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][0]/C

Slack:                    inf
  Source:                 ETH_RXD[1]
                            (input port)
  Destination:            design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.236ns (24.602%)  route 0.722ns (75.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXD[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           0.722     0.958    design_1_i/rmii_axis_0/inst/packet_recv_i/ETH_RXD[1]
    SLICE_X9Y173         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.911    -0.762    design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_aclk
    SLICE_X9Y173         FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxd_z_reg[0][1]/C

Slack:                    inf
  Source:                 ETH_CRSDV
                            (input port)
  Destination:            design_1_i/rmii_axis_0/inst/packet_recv_i/rxdv_z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.255ns (26.203%)  route 0.719ns (73.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  ETH_CRSDV (IN)
                         net (fo=0)                   0.000     0.000    ETH_CRSDV
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  ETH_CRSDV_IBUF_inst/O
                         net (fo=1, routed)           0.719     0.974    design_1_i/rmii_axis_0/inst/packet_recv_i/ETH_CRSDV
    SLICE_X13Y178        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxdv_z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.914    -0.759    design_1_i/rmii_axis_0/inst/packet_recv_i/m00_axis_aclk
    SLICE_X13Y178        FDRE                                         r  design_1_i/rmii_axis_0/inst/packet_recv_i/rxdv_z_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.245ns (15.655%)  route 1.322ns (84.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.322     1.568    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[0]
    SLICE_X16Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.919    -0.754    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y166        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[0][0]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.275ns (16.557%)  route 1.388ns (83.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.388     1.664    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[7]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.921    -0.752    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[7][0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.253ns (15.135%)  route 1.418ns (84.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.418     1.671    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[2]
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.921    -0.752    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X26Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[2][0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.247ns (14.758%)  route 1.429ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.429     1.677    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[1]
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.923    -0.750    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[1][0]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.265ns (15.168%)  route 1.482ns (84.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.482     1.747    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[5]
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.923    -0.750    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X24Y160        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[5][0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.262ns (13.022%)  route 1.749ns (86.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.749     2.011    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[6]
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.921    -0.752    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X16Y164        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[6][0]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.250ns (12.066%)  route 1.821ns (87.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.821     2.071    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/SW[10]
    SLICE_X17Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1936, routed)        0.922    -0.751    design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/m00_axis_aclk
    SLICE_X17Y162        FDRE                                         r  design_1_i/axis_gpio_0/inst/sw_axis_i/debounce_i/gpio_in_q_reg[10][0]/C





