# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/src/paquete_types.vhd" \
"../../../../project_1.srcs/sources_1/imports/src/GenSecuencia.vhd" \
"../../../../../src/GenSecuencia_tb.vhd" \

# Do not sort compile order
nosort
