
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-116-generic) on Wed Aug 14 22:53:07 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenBitNew/mvt_double_2021'
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenBitNew/mvt_double_2021/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenBitNew/mvt_double_2021/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.409 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: code_generated.cpp:234:9
WARNING: [HLS 207-5301] unused parameter 'print': /mnt/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'vx1': code_generated.cpp:178:74
WARNING: [HLS 207-5301] unused parameter 'vx2': code_generated.cpp:178:92
WARNING: [HLS 207-5301] unused parameter 'vy_1': code_generated.cpp:178:110
WARNING: [HLS 207-5301] unused parameter 'vy_2': code_generated.cpp:178:129
WARNING: [HLS 207-5301] unused parameter 'vA': code_generated.cpp:178:148
WARNING: [HLS 207-5301] unused parameter 'vx1': code_generated.cpp:200:74
WARNING: [HLS 207-5301] unused parameter 'vx2': code_generated.cpp:200:92
WARNING: [HLS 207-5301] unused parameter 'vy_1': code_generated.cpp:200:110
WARNING: [HLS 207-5301] unused parameter 'vy_2': code_generated.cpp:200:129
WARNING: [HLS 207-5301] unused parameter 'vA': code_generated.cpp:200:148
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.86 seconds. CPU system time: 0.86 seconds. Elapsed time: 5.32 seconds; current allocated memory: 252.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::pragma() const' into 'hls::vector<double, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:18:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:19:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:20:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:21:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:22:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:23:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:24:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:25:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:26:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:27:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:28:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:29:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:30:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:31:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:32:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:33:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:44:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:45:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:46:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:47:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:48:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:49:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:50:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:51:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:52:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:53:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:54:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:55:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:56:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:57:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:68:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:73:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:75:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:79:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:88:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:89:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:90:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:96:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:97:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:98:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:99:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:100:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:101:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:102:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:103:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:111:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:112:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:115:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:116:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:117:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:118:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:119:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:120:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:121:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:122:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:123:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:124:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:125:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y_2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:126:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:134:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:135:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:136:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:137:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:138:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:139:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:140:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:141:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:142:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:143:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:144:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:145:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:146:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:147:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:148:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:149:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:158:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:159:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:160:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:161:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:162:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:163:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:164:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:165:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:166:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:167:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:168:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:169:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:170:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:171:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:172:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'load_A(double (*) [400], hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:249:2)
INFO: [HLS 214-131] Inlining function 'load_y_1(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:250:5)
INFO: [HLS 214-131] Inlining function 'load_x1(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:251:5)
INFO: [HLS 214-131] Inlining function 'load_x2(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:252:5)
INFO: [HLS 214-131] Inlining function 'load_y_2(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:253:5)
INFO: [HLS 214-131] Inlining function 'task0(double (*) [400], double*, double*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:254:5)
INFO: [HLS 214-131] Inlining function 'task1(double*, double (*) [400], double*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:255:5)
INFO: [HLS 214-131] Inlining function 'store_x1(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:256:5)
INFO: [HLS 214-131] Inlining function 'store_x2(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:257:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_4' (code_generated.cpp:208:20) in function 'kernel_nlp' completely with a factor of 200 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_5' (code_generated.cpp:210:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_4' (code_generated.cpp:186:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:20) in function 'kernel_nlp' completely with a factor of 100 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:20) in function 'kernel_nlp' completely with a factor of 100 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:20) in function 'kernel_nlp' completely with a factor of 100 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:20) in function 'kernel_nlp' completely with a factor of 100 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:20) in function 'kernel_nlp' completely with a factor of 100 (code_generated.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 16ul>::_S_ref(double const (&) [16], unsigned long)' into 'std::array<double, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 16ul>::operator[](unsigned long)' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:222:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx1' with non-compact mode in 1024-bits (code_generated.cpp:222:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx2' with non-compact mode in 1024-bits (code_generated.cpp:222:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_1' with non-compact mode in 1024-bits (code_generated.cpp:222:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_2' with non-compact mode in 1024-bits (code_generated.cpp:222:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with non-compact mode in 1024-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 1024 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on port 'kernel_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) has been inferred on port 'kernel_y_1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_62_1'(code_generated.cpp:62:19) has been inferred on port 'kernel_x1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:62:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on port 'kernel_x2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_108_1'(code_generated.cpp:108:20) has been inferred on port 'kernel_y_2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:108:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 1024 in loop 'VITIS_LOOP_131_1'(code_generated.cpp:131:20) has been inferred on port 'kernel_x1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:131:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 1024 in loop 'VITIS_LOOP_155_1'(code_generated.cpp:155:20) has been inferred on port 'kernel_x2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:155:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16f64' into '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:17:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:174:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:174:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:150:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:150:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:110:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:87:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:64:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:41:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 42.52 seconds. CPU system time: 1.18 seconds. Elapsed time: 47.54 seconds; current allocated memory: 328.335 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 328.337 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.59 seconds; current allocated memory: 343.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 340.568 MB.
INFO: [XFORM 203-101] Partitioning array 'x2' (code_generated.cpp:236) in dimension 1 with a cyclic factor 200.
INFO: [XFORM 203-101] Partitioning array 'A' (code_generated.cpp:237) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'y_2' (code_generated.cpp:238) in dimension 1 with a cyclic factor 40.
INFO: [XFORM 203-101] Partitioning array 'y_1' (code_generated.cpp:239) in dimension 1 with a cyclic factor 200.
INFO: [XFORM 203-101] Partitioning array 'x1' (code_generated.cpp:240) in dimension 1 with a cyclic factor 40.
INFO: [XFORM 203-101] Partitioning array 'A' (code_generated.cpp:237) in dimension 2 with a cyclic factor 200.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.0' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.1' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.2' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.3' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.4' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.5' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.6' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.7' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.8' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.9' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.10' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.11' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.12' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.13' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.14' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.15' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.16' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.17' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.18' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.19' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.20' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.21' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.22' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.23' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.24' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.25' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.26' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.27' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.28' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.29' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.30' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.31' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.32' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.33' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.34' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.35' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.36' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.37' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.38' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.39' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.40' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.41' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.42' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.43' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.44' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.45' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.46' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.47' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.48' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.49' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.50' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.51' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.52' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.53' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.54' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.55' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.56' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.57' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.58' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.59' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.60' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.61' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.62' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.63' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.64' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.65' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.66' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.67' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.68' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.69' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.70' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.71' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.72' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.73' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.74' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.75' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.76' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.77' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.78' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.79' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.80' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.81' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.82' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.83' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.84' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.85' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.86' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.87' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.88' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.89' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.90' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.91' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.92' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.93' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.94' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.95' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.96' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.97' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.98' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.99' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.100' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.101' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.102' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.103' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.104' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.105' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.106' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.107' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.108' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.109' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.110' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.111' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.112' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.113' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.114' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.115' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.116' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.117' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.118' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.119' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.120' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.121' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.122' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.123' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.124' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.125' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.126' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.127' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.128' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.129' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.130' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.131' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.132' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.133' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.134' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.135' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.136' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.137' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.138' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.139' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.140' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.141' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.142' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.143' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.144' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.145' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.146' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.147' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.148' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.149' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.150' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.151' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.152' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.153' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.154' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.155' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.156' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.157' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.158' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.159' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.160' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.161' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.162' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.163' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.164' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.165' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.166' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.167' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.168' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.169' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.170' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.171' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.172' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.173' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.174' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.175' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.176' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.177' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.178' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.179' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.180' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.181' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.182' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.183' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.184' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.185' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.186' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.187' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.188' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.189' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.190' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.191' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.192' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.193' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.194' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.195' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.196' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.197' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.198' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2.199' (code_generated.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.0' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.1' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.2' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.3' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.4' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.5' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.6' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.7' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.8' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.9' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.10' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.11' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.12' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.13' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.14' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.15' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.16' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.17' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.18' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.19' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.20' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.21' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.22' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.23' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.24' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.25' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.26' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.27' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.28' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.29' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.30' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.31' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.32' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.33' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.34' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.35' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.36' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.37' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.38' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.39' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.40' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.41' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.42' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.43' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.44' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.45' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.46' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.47' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.48' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.49' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.50' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.51' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.52' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.53' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.54' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.55' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.56' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.57' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.58' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.59' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.60' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.61' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.62' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.63' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.64' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.65' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.66' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.67' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.68' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.69' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.70' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.71' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.72' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.73' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.74' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.75' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.76' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.77' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.78' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.79' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.80' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.81' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.82' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.83' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.84' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.85' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.86' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.87' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.88' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.89' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.90' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.91' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.92' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.93' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.94' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.95' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.96' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.97' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.98' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.99' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.100' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.101' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.102' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.103' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.104' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.105' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.106' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.107' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.108' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.109' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.110' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.111' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.112' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.113' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.114' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.115' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.116' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.117' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.118' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.119' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.120' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.121' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.122' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.123' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.124' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.125' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.126' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.127' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.128' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.129' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.130' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.131' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.132' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.133' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.134' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.135' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.136' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.137' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.138' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.139' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.140' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.141' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.142' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.143' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.144' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.145' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.146' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.147' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.148' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.149' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.150' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.151' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.152' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.153' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.154' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.155' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.156' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.157' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.158' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.159' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.160' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.161' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.162' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.163' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.164' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.165' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.166' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.167' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.168' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.169' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.170' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.171' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.172' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.173' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.174' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.175' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.176' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.177' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.178' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.179' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.180' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.181' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.182' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.183' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.184' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.185' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.186' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.187' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.188' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.189' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.190' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.191' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.192' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.193' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.194' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.195' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.196' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.197' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.198' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_1.199' (code_generated.cpp:239) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x2.0' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.1' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.2' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.3' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.4' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.5' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.6' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.7' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.8' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.9' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.10' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.11' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.12' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.13' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.14' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.15' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.16' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.17' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.18' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.19' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.20' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.21' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.22' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.23' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.24' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.25' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.26' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.27' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.28' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.29' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.30' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.31' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.32' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.33' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.34' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.35' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.36' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.37' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.38' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.39' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.40' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.41' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.42' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.43' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.44' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.45' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.46' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.47' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.48' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.49' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.50' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.51' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.52' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.53' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.54' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.55' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.56' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.57' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.58' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.59' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.60' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.61' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.62' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.63' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.64' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.65' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.66' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.67' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.68' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.69' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.70' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.71' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.72' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.73' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.74' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.75' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.76' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.77' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.78' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.79' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.80' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.81' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.82' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.83' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.84' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.85' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.86' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.87' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.88' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.89' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.90' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.91' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.92' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.93' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.94' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.95' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.96' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.97' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.98' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.99' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.100' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.101' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.102' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.103' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.104' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.105' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.106' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.107' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.108' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.109' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.110' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.111' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.112' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.113' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.114' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.115' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.116' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.117' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.118' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.119' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.120' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.121' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.122' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.123' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.124' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.125' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.126' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.127' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.128' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.129' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.130' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.131' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.132' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.133' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.134' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.135' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.136' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.137' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.138' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.139' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.140' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.141' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.142' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.143' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.144' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.145' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.146' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.147' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.148' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.149' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.150' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.151' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.152' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.153' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.154' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.155' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.156' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.157' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.158' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.159' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.160' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.161' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.162' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.163' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.164' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.165' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.166' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.167' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.168' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.169' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.170' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.171' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.172' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.173' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.174' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.175' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.176' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.177' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.178' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.179' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.180' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.181' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.182' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.183' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.184' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.185' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.186' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.187' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.188' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.189' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.190' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.191' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.192' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.193' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.194' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.195' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.196' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.197' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.198' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2.199' (code_generated.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.0' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.1' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.2' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.3' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.4' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.5' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.6' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.7' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.8' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.9' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.10' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.11' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.12' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.13' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.14' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.15' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.16' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.17' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.18' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.19' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.20' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.21' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.22' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.23' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.24' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.25' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.26' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.27' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.28' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.29' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.30' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.31' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.32' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.33' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.34' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.35' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.36' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.37' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.38' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.39' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.40' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.41' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.42' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.43' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.44' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.45' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.46' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.47' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.48' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.49' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.50' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.51' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.52' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.53' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.54' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.55' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.56' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.57' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.58' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.59' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.60' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.61' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.62' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.63' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.64' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.65' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.66' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.67' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.68' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.69' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.70' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.71' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.72' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.73' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.74' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.75' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.76' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.77' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.78' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.79' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.80' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.81' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.82' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.83' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.84' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.85' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.86' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.87' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.88' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.89' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.90' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.91' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.92' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.93' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.94' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.95' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.96' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.97' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.98' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.99' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.100' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.101' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.102' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.103' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.104' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.105' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.106' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.107' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.108' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.109' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.110' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.111' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.112' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.113' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.114' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.115' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.116' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.117' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.118' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.119' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.120' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.121' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.122' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.123' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.124' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.125' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.126' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.127' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.128' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.129' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.130' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.131' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.132' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.133' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.134' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.135' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.136' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.137' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.138' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.139' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.140' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.141' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.142' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.143' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.144' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.145' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.146' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.147' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.148' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.149' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.150' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.151' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.152' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.153' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.154' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.155' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.156' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.157' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.158' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.159' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.160' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.161' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.162' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.163' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.164' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.165' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.166' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.167' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.168' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.169' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.170' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.171' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.172' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.173' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.174' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.175' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.176' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.177' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.178' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.179' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.180' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.181' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.182' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.183' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.184' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.185' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.186' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.187' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.188' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.189' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.190' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.191' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.192' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.193' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.194' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.195' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.196' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.197' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.198' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_1.199' (code_generated.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:192:40) to (code_generated.cpp:192:31) in function 'kernel_nlp'... converting 301 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:192:31) in function 'kernel_nlp'... converting 310 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:192:31) in function 'kernel_nlp'... converting 310 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:192:31) in function 'kernel_nlp'... converting 310 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:192:31) in function 'kernel_nlp'... converting 310 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:184:40) to (code_generated.cpp:184:31) in function 'kernel_nlp'... converting 301 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_nlp' (code_generated.cpp:14:21)...1995 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 434.71 seconds. CPU system time: 1.13 seconds. Elapsed time: 452.23 seconds; current allocated memory: 438.139 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:15:35) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (code_generated.cpp:184:40) in function 'kernel_nlp'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_204_1' (code_generated.cpp:205:36) in function 'kernel_nlp' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'x1[4]' (code_generated.cpp:192:31)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[0]' (code_generated.cpp:65:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[1]' (code_generated.cpp:66:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[2]' (code_generated.cpp:67:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[3]' (code_generated.cpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[4]' (code_generated.cpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[5]' (code_generated.cpp:70:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[6]' (code_generated.cpp:71:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[7]' (code_generated.cpp:72:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[8]' (code_generated.cpp:73:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[9]' (code_generated.cpp:74:20)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[10]' (code_generated.cpp:75:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[11]' (code_generated.cpp:76:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[12]' (code_generated.cpp:77:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[13]' (code_generated.cpp:78:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[14]' (code_generated.cpp:79:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x1[15]' (code_generated.cpp:80:21)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][15]' (code_generated.cpp:33:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][14]' (code_generated.cpp:32:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][13]' (code_generated.cpp:31:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][12]' (code_generated.cpp:30:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][11]' (code_generated.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][10]' (code_generated.cpp:28:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][9]' (code_generated.cpp:27:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][8]' (code_generated.cpp:26:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][7]' (code_generated.cpp:25:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][6]' (code_generated.cpp:24:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][5]' (code_generated.cpp:23:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][4]' (code_generated.cpp:22:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][3]' (code_generated.cpp:21:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][2]' (code_generated.cpp:20:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][1]' (code_generated.cpp:19:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][0]' (code_generated.cpp:18:27)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[0]' (code_generated.cpp:111:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[1]' (code_generated.cpp:112:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[2]' (code_generated.cpp:113:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[3]' (code_generated.cpp:114:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[4]' (code_generated.cpp:115:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[5]' (code_generated.cpp:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[6]' (code_generated.cpp:117:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[7]' (code_generated.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[8]' (code_generated.cpp:119:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[9]' (code_generated.cpp:120:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[10]' (code_generated.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[11]' (code_generated.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[12]' (code_generated.cpp:123:22)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[13]' (code_generated.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[14]' (code_generated.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2[15]' (code_generated.cpp:126:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 239.32 seconds. CPU system time: 0.31 seconds. Elapsed time: 242.12 seconds; current allocated memory: 857.849 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 44.75 seconds. CPU system time: 0.41 seconds. Elapsed time: 47.92 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.72 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54.15 seconds. CPU system time: 0.22 seconds. Elapsed time: 55.47 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.75 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.03 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.7 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49.49 seconds. CPU system time: 0.15 seconds. Elapsed time: 49.85 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln111) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.65 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul702) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul708) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul786) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul789) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul792) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul795) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul798) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul800) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul803) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul806) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul809) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul812) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul815) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul818) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul821) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul824) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul830) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul833) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul836) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul839) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul842) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul845) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul848) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul851) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul854) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul857) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul860) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul863) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul866) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul869) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul872) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul875) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul878) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul881) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul884) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul887) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul890) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul893) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul896) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul899) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul902) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul905) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul908) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul911) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul914) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul917) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul920) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul923) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul926) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul929) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul932) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul935) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul938) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul941) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul944) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul947) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul950) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul953) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul956) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul959) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul962) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul965) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul968) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul971) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul974) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul980) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul983) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul986) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul989) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul992) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul995) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul998) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1001) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1004) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1007) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1010) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1013) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1016) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1019) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1022) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1025) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1028) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1031) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1034) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1037) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1040) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1043) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1046) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1049) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1052) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1055) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1058) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1061) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1064) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1067) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1070) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1073) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1076) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1079) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1082) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1085) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1088) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1091) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1094) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1097) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' (loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'store' operation ('x1_0_addr_write_ln192', code_generated.cpp:192) of variable 'add16_i299_s', code_generated.cpp:192 on array 'x1_0' and 'load' operation ('x1_0_load', code_generated.cpp:192) on array 'x1_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 74, loop 'VITIS_LOOP_183_2_VITIS_LOOP_184_3'
WARNING: [HLS 200-871] Estimated clock period (5.254ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' consists of the following:	'load' operation ('x1_36_load', code_generated.cpp:192) on array 'x1_36' [5559]  (0.714 ns)
	'select' operation ('select_ln192', code_generated.cpp:192) [5568]  (0 ns)
	'select' operation ('select_ln192_1', code_generated.cpp:192) [5570]  (0.411 ns)
	'select' operation ('select_ln192_2', code_generated.cpp:192) [5572]  (0 ns)
	'select' operation ('select_ln192_3', code_generated.cpp:192) [5574]  (0.411 ns)
	'select' operation ('select_ln192_4', code_generated.cpp:192) [5576]  (0 ns)
	'select' operation ('select_ln192_5', code_generated.cpp:192) [5578]  (0.411 ns)
	'select' operation ('select_ln192_6', code_generated.cpp:192) [5580]  (0.411 ns)
	'dadd' operation ('tmp153', code_generated.cpp:192) [6034]  (2.9 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 190.12 seconds. CPU system time: 0.52 seconds. Elapsed time: 194.79 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.69 seconds. CPU system time: 0.37 seconds. Elapsed time: 15.3 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln214_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln214_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln214_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln214_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 42, loop 'VITIS_LOOP_206_3'
WARNING: [HLS 200-871] Estimated clock period (3.283ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_206_3' consists of the following:	'dadd' operation ('add16_i323_32_4', code_generated.cpp:214) [3807]  (2.9 ns)
	'store' operation ('x2_32_0_write_ln214', code_generated.cpp:214) of variable 'add16_i323_32_4', code_generated.cpp:214 on local variable 'x2_32_0' [7036]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37.25 seconds. CPU system time: 0.39 seconds. Elapsed time: 39.25 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.5 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.96 seconds. CPU system time: 0.13 seconds. Elapsed time: 16.6 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.99 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.24 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 14400, found 5 HDL expressions with this fanout: (1'b1 == ap_condition_10992), (1'b1 == ap_condition_10995), (1'b1 == ap_condition_10961), (1'b1 == ap_condition_11001), (1'b1 == ap_condition_10989)
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_4ns_3_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 19.54 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_y_1_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_39_1' is 25600, found 2 HDL expressions with this fanout: ((icmp_ln39_reg_81740_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)), ((icmp_ln39_reg_81740_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.49 seconds. CPU system time: 0.46 seconds. Elapsed time: 14.13 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_62_1' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_x1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 8.98 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' is 25600, found 2 HDL expressions with this fanout: ((icmp_ln85_reg_81740_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)), ((icmp_ln85_reg_81740_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.32 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.35 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.76 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.86 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_183_2_VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3' is 5167 from HDL expression: ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 203 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_9ns_8_14_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_206_3' is 194052 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 250 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 250 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.04 seconds. CPU system time: 0.7 seconds. Elapsed time: 25.93 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.82 seconds. CPU system time: 0.32 seconds. Elapsed time: 24.73 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vx1', 'vx2', 'vy_1', 'vy_2', 'vA' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 25601 from HDL expression: (1'b1 == ap_CS_fsm_state74)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 249 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 250 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.51 seconds; current allocated memory: 2.354 GB.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_0_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_y_2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_x1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 81.16 seconds. CPU system time: 0.68 seconds. Elapsed time: 89.68 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.73 seconds; current allocated memory: 2.509 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1380.27 seconds. CPU system time: 9.89 seconds. Elapsed time: 1459.42 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_nlp_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_nlp_dadd_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_nlp_dmul_64ns_64ns_64_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 23:19:01 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 84.15 seconds. CPU system time: 3.04 seconds. Elapsed time: 102.47 seconds; current allocated memory: 2.524 GB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1467.83 seconds. Total CPU system time: 14.16 seconds. Total elapsed time: 1567.41 seconds; peak allocated memory: 2.509 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Aug 14 23:19:14 2024...
