--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3932 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.401ns.
--------------------------------------------------------------------------------

Paths for end point Count_11 (SLICE_X64Y56.A1), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_11 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.140 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y56.A1      net (fanout=16)       0.953   GPIO_LED_0_OBUF
    SLICE_X64Y56.CLK     Tas                   0.007   Count<14>
                                                       Count_11_rstpot1
                                                       Count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (1.113ns logic, 4.243ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_11 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.338ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.140 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y56.A1      net (fanout=16)       0.953   GPIO_LED_0_OBUF
    SLICE_X64Y56.CLK     Tas                   0.007   Count<14>
                                                       Count_11_rstpot1
                                                       Count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.324ns logic, 4.014ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_11 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.308ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.140 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y56.A1      net (fanout=16)       0.953   GPIO_LED_0_OBUF
    SLICE_X64Y56.CLK     Tas                   0.007   Count<14>
                                                       Count_11_rstpot1
                                                       Count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.392ns logic, 3.916ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point Count_6 (SLICE_X64Y51.D3), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_6 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.120 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.D3      net (fanout=16)       0.888   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.010   Count<6>
                                                       Count_6_rstpot1
                                                       Count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (1.116ns logic, 4.178ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_6 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.276ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.D3      net (fanout=16)       0.888   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.010   Count<6>
                                                       Count_6_rstpot1
                                                       Count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (1.327ns logic, 3.949ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_6 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.246ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.D3      net (fanout=16)       0.888   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.010   Count<6>
                                                       Count_6_rstpot1
                                                       Count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.395ns logic, 3.851ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point Count_5 (SLICE_X64Y51.C3), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_5 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.120 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.C3      net (fanout=16)       0.875   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.009   Count<6>
                                                       Count_5_rstpot1
                                                       Count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.115ns logic, 4.165ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_5 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.262ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.C3      net (fanout=16)       0.875   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.009   Count<6>
                                                       Count_5_rstpot1
                                                       Count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.326ns logic, 3.936ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_5 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.C3      net (fanout=16)       0.875   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.009   Count<6>
                                                       Count_5_rstpot1
                                                       Count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (1.394ns logic, 3.838ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point Count_10 (SLICE_X64Y53.D3), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_10 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.130 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.D3      net (fanout=16)       0.873   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.010   Count<10>
                                                       Count_10_rstpot1
                                                       Count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (1.116ns logic, 4.163ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_10 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.261ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.D3      net (fanout=16)       0.873   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.010   Count<10>
                                                       Count_10_rstpot1
                                                       Count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.327ns logic, 3.934ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_10 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.231ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.D3      net (fanout=16)       0.873   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.010   Count<10>
                                                       Count_10_rstpot1
                                                       Count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (1.395ns logic, 3.836ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point Count_9 (SLICE_X64Y53.C3), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.130 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.C3      net (fanout=16)       0.860   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.009   Count<10>
                                                       Count_9_rstpot1
                                                       Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (1.115ns logic, 4.150ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.247ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.C3      net (fanout=16)       0.860   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.009   Count<10>
                                                       Count_9_rstpot1
                                                       Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.326ns logic, 3.921ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.217ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.C3      net (fanout=16)       0.860   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.009   Count<10>
                                                       Count_9_rstpot1
                                                       Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.217ns (1.394ns logic, 3.823ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point Count_3 (SLICE_X64Y51.A5), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_3 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.071ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.120 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.A5      net (fanout=16)       0.668   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.007   Count<6>
                                                       Count_3_rstpot1
                                                       Count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (1.113ns logic, 3.958ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_3 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.053ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.A5      net (fanout=16)       0.668   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.007   Count<6>
                                                       Count_3_rstpot1
                                                       Count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (1.324ns logic, 3.729ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_3 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.023ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.A5      net (fanout=16)       0.668   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.007   Count<6>
                                                       Count_3_rstpot1
                                                       Count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.392ns logic, 3.631ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Count_4 (SLICE_X64Y51.B5), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_4 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.120 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.B5      net (fanout=16)       0.664   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.003   Count<6>
                                                       Count_4_rstpot1
                                                       Count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.063ns (1.109ns logic, 3.954ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_4 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.045ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.B5      net (fanout=16)       0.664   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.003   Count<6>
                                                       Count_4_rstpot1
                                                       Count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.320ns logic, 3.725ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_4 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.015ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y51.B5      net (fanout=16)       0.664   GPIO_LED_0_OBUF
    SLICE_X64Y51.CLK     Tas                   0.003   Count<6>
                                                       Count_4_rstpot1
                                                       Count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.388ns logic, 3.627ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Count_7 (SLICE_X64Y53.A5), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_7 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.056ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.130 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.A5      net (fanout=16)       0.653   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.007   Count<10>
                                                       Count_7_rstpot1
                                                       Count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (1.113ns logic, 3.943ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_7 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.038ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.A5      net (fanout=16)       0.653   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.007   Count<10>
                                                       Count_7_rstpot1
                                                       Count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (1.324ns logic, 3.714ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_7 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.008ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.A5      net (fanout=16)       0.653   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.007   Count<10>
                                                       Count_7_rstpot1
                                                       Count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (1.392ns logic, 3.616ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Count_8 (SLICE_X64Y53.B5), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_8 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.048ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.130 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.B5      net (fanout=16)       0.649   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.003   Count<10>
                                                       Count_8_rstpot1
                                                       Count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.109ns logic, 3.939ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_8 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.030ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.B5      net (fanout=16)       0.649   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.003   Count<10>
                                                       Count_8_rstpot1
                                                       Count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (1.320ns logic, 3.710ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_8 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.000ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y53.B5      net (fanout=16)       0.649   GPIO_LED_0_OBUF
    SLICE_X64Y53.CLK     Tas                   0.003   Count<10>
                                                       Count_8_rstpot1
                                                       Count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.388ns logic, 3.612ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Count_14 (SLICE_X64Y56.D3), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_0 (FF)
  Destination:          Count_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.140 - 0.150)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_0 to Count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   Count<2>
                                                       Count_0
    SLICE_X64Y59.A4      net (fanout=9)        0.742   Count<0>
    SLICE_X64Y59.AMUX    Topaa                 0.374   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<0>1
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X65Y58.B1      net (fanout=1)        0.838   ExpectedResult<0>
    SLICE_X65Y58.B       Tilo                  0.094   CUT/Carry<5>
                                                       GPIO_LED_0_and0000103
    SLICE_X65Y59.A5      net (fanout=1)        0.682   GPIO_LED_0_and0000103
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y56.D3      net (fanout=16)       0.510   GPIO_LED_0_OBUF
    SLICE_X64Y56.CLK     Tas                   0.010   Count<14>
                                                       Count_14_rstpot1
                                                       Count_14
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.116ns logic, 3.800ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.898ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.140 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.AMUX    Tcina                 0.274   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A1      net (fanout=1)        0.840   ExpectedResult<4>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y56.D3      net (fanout=16)       0.510   GPIO_LED_0_OBUF
    SLICE_X64Y56.CLK     Tas                   0.010   Count<14>
                                                       Count_14_rstpot1
                                                       Count_14
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (1.327ns logic, 3.571ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_3 (FF)
  Destination:          Count_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.868ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.140 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Count_3 to Count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.AQ      Tcko                  0.471   Count<6>
                                                       Count_3
    SLICE_X64Y59.D2      net (fanout=9)        1.193   Count<3>
    SLICE_X64Y59.COUT    Topcyd                0.384   Solution/Madd_AUX_1_addsub0000_cy<3>
                                                       Solution/Madd_AUX_1_addsub0000_lut<3>
                                                       Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.CIN     net (fanout=1)        0.000   Solution/Madd_AUX_1_addsub0000_cy<3>
    SLICE_X64Y60.BMUX    Tcinb                 0.342   ExpectedResult<7>
                                                       Solution/Madd_AUX_1_addsub0000_cy<7>
    SLICE_X65Y59.A2      net (fanout=1)        0.742   ExpectedResult<5>
    SLICE_X65Y59.A       Tilo                  0.094   CUTResult<3>
                                                       GPIO_LED_0_and0000134
    SLICE_X65Y56.B1      net (fanout=3)        1.028   GPIO_LED_0_and0000134
    SLICE_X65Y56.B       Tilo                  0.094   Count<2>
                                                       GPIO_LED_0_and0000176
    SLICE_X64Y56.D3      net (fanout=16)       0.510   GPIO_LED_0_OBUF
    SLICE_X64Y56.CLK     Tas                   0.010   Count<14>
                                                       Count_14_rstpot1
                                                       Count_14
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.395ns logic, 3.473ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Count_13 (SLICE_X64Y56.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_13 (FF)
  Destination:          Count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_13 to Count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.CQ      Tcko                  0.433   Count<14>
                                                       Count_13
    SLICE_X64Y56.C6      net (fanout=25)       0.304   Count<13>
    SLICE_X64Y56.CLK     Tah         (-Th)     0.217   Count<14>
                                                       Count_13_rstpot
                                                       Count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.216ns logic, 0.304ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point Count_1 (SLICE_X65Y56.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_1 (FF)
  Destination:          Count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_1 to Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.CQ      Tcko                  0.414   Count<2>
                                                       Count_1
    SLICE_X65Y56.C4      net (fanout=8)        0.341   Count<1>
    SLICE_X65Y56.CLK     Tah         (-Th)     0.195   Count<2>
                                                       Count_1_rstpot1
                                                       Count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.219ns logic, 0.341ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point Count_2 (SLICE_X65Y56.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_2 (FF)
  Destination:          Count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_2 to Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.DQ      Tcko                  0.414   Count<2>
                                                       Count_2
    SLICE_X65Y56.D4      net (fanout=7)        0.343   Count<2>
    SLICE_X65Y56.CLK     Tah         (-Th)     0.195   Count<2>
                                                       Count_2_rstpot1
                                                       Count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.219ns logic, 0.343ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point Count_0 (SLICE_X65Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_0 (FF)
  Destination:          Count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_0 to Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.414   Count<2>
                                                       Count_0
    SLICE_X65Y56.A4      net (fanout=9)        0.351   Count<0>
    SLICE_X65Y56.CLK     Tah         (-Th)     0.197   Count<2>
                                                       Count_0_rstpot1
                                                       Count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.217ns logic, 0.351ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Count_11 (SLICE_X64Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_11 (FF)
  Destination:          Count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_11 to Count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.AQ      Tcko                  0.433   Count<14>
                                                       Count_11
    SLICE_X64Y56.A4      net (fanout=10)       0.366   Count<11>
    SLICE_X64Y56.CLK     Tah         (-Th)     0.219   Count<14>
                                                       Count_11_rstpot1
                                                       Count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.214ns logic, 0.366ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point Count_4 (SLICE_X64Y51.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_4 (FF)
  Destination:          Count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_4 to Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.BQ      Tcko                  0.433   Count<6>
                                                       Count_4
    SLICE_X64Y51.B4      net (fanout=8)        0.374   Count<4>
    SLICE_X64Y51.CLK     Tah         (-Th)     0.222   Count<6>
                                                       Count_4_rstpot1
                                                       Count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.211ns logic, 0.374ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point Count_5 (SLICE_X64Y51.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_5 (FF)
  Destination:          Count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_5 to Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.CQ      Tcko                  0.433   Count<6>
                                                       Count_5
    SLICE_X64Y51.C5      net (fanout=9)        0.369   Count<5>
    SLICE_X64Y51.CLK     Tah         (-Th)     0.217   Count<6>
                                                       Count_5_rstpot1
                                                       Count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.216ns logic, 0.369ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point Count_12 (SLICE_X64Y56.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_12 (FF)
  Destination:          Count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_12 to Count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.BQ      Tcko                  0.433   Count<14>
                                                       Count_12
    SLICE_X64Y56.B4      net (fanout=9)        0.375   Count<12>
    SLICE_X64Y56.CLK     Tah         (-Th)     0.222   Count<14>
                                                       Count_12_rstpot1
                                                       Count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.211ns logic, 0.375ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point Count_6 (SLICE_X64Y51.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_6 (FF)
  Destination:          Count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_6 to Count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.DQ      Tcko                  0.433   Count<6>
                                                       Count_6
    SLICE_X64Y51.D4      net (fanout=9)        0.370   Count<6>
    SLICE_X64Y51.CLK     Tah         (-Th)     0.216   Count<6>
                                                       Count_6_rstpot1
                                                       Count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.217ns logic, 0.370ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point Count_8 (SLICE_X64Y53.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Count_8 (FF)
  Destination:          Count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Count_8 to Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y53.BQ      Tcko                  0.433   Count<10>
                                                       Count_8
    SLICE_X64Y53.B4      net (fanout=10)       0.382   Count<8>
    SLICE_X64Y53.CLK     Tah         (-Th)     0.222   Count<10>
                                                       Count_8_rstpot1
                                                       Count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.211ns logic, 0.382ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.634ns (period - min period limit)
  Period: 30.300ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ClockBuf/I0
  Logical resource: ClockBuf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: CLK_33MHZ_FPGA_IBUFG
--------------------------------------------------------------------------------
Slack: 29.482ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.300ns
  Low pulse: 15.150ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: Count<6>/CLK
  Logical resource: Count_3/CK
  Location pin: SLICE_X64Y51.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 29.482ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.300ns
  High pulse: 15.150ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: Count<6>/CLK
  Logical resource: Count_3/CK
  Location pin: SLICE_X64Y51.CLK
  Clock network: Clock
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_33MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_33MHZ_FPGA |    5.401|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3932 paths, 0 nets, and 304 connections

Design statistics:
   Minimum period:   5.401ns{1}   (Maximum frequency: 185.151MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 10 18:32:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 604 MB



