
// Generated by Cadence Genus(TM) Synthesis Solution 19.20-d227_1
// Generated on: Sep  7 2021 22:46:09 PDT (Sep  8 2021 05:46:09 UTC)

// Verification Directory fv/top 

module top(bitVector, adr, valid);
  input [31:0] bitVector;
  output [4:0] adr;
  output valid;
  wire [31:0] bitVector;
  wire [4:0] adr;
  wire valid;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  nand g3604 (n_79, n_73, n_77);
  nand g3608 (n_78, n_61, n_75);
  wire w, w0;
  nor g3605 (n_77, w, n_38, w0);
  and g0 (w0, bitVector[17], n_56);
  and g (w, bitVector[9], n_69);
  nand g3606 (n_76, n_54, n_74);
  wire w1;
  nor g3610 (n_75, w1, n_72);
  and g1 (w1, n_35, n_64);
  nor g3607 (n_74, n_62, n_57, n_70);
  or g3614 (n_73, n_30, n_71);
  nor g3617 (n_72, n_39, n_26, n_71);
  wire w2;
  nor g3609 (n_70, w2, n_68);
  and g2 (w2, bitVector[9], n_44);
  wire w3;
  nor g3612 (n_69, w3, n_68);
  and g3 (w3, n_10, n_22);
  nand g3620 (n_67, n_40, n_65);
  nand g3613 (n_66, n_60, n_63);
  not g3624 (n_71, n_65);
  and g3626 (n_65, bitVector[0], bitVector[1], n_58, n_53);
  nand g3616 (n_68, bitVector[8], n_64);
  not g3621 (n_63, n_64);
  nor g3611 (n_62, n_2, n_49, n_43, n_59);
  wire w4;
  nor g3619 (n_61, w4, n_42);
  and g4 (w4, n_60, n_51);
  nor g3623 (n_64, n_58, n_59);
  wire w5;
  nor g3615 (n_57, w5, n_55);
  and g5 (w5, bitVector[17], n_46);
  wire w6;
  nor g3618 (n_56, w6, n_55);
  and g6 (w6, n_8, n_23);
  wire w7;
  nand g3622 (n_54, w7, bitVector[24]);
  or g7 (w7, n_7, n_47);
  not g3627 (n_53, n_59);
  assign adr[4] = n_59;
  nand g3625 (n_55, bitVector[16], n_48, n_60);
  nand g3629 (n_59, n_50, n_60);
  nor g3630 (n_51, n_28, n_50);
  wire w8;
  nor g3631 (n_49, w8, n_6);
  and g8 (w8, bitVector[2], n_45);
  not g3633 (n_50, n_48);
  wire w9;
  nor g3634 (n_47, w9, n_5);
  and g9 (w9, bitVector[27], n_33);
  nand g3640 (n_46, bitVector[18], n_32);
  nand g3641 (n_45, bitVector[3], n_34);
  nand g3642 (n_44, bitVector[10], n_31);
  nand g3636 (n_48, bitVector[23], bitVector[22], n_9, n_29);
  not g3632 (n_58, n_43);
  nor g3638 (n_42, n_37, n_13, n_41);
  and g3639 (n_60, n_12, n_36, n_41);
  nor g3647 (n_40, n_39, n_27);
  wire w10;
  nor g3637 (n_38, w10, n_37);
  and g10 (w10, n_36, n_25);
  nand g3635 (n_43, bitVector[15], bitVector[14], n_11, n_35);
  nand g3643 (n_34, bitVector[4], n_20);
  nand g3644 (n_33, bitVector[28], n_24);
  nand g3645 (n_32, bitVector[19], n_21);
  nand g3646 (n_31, bitVector[11], n_19);
  wire w11;
  nor g3650 (n_30, w11, n_39);
  and g11 (w11, n_18, n_17);
  not g3648 (n_29, n_28);
  not g3654 (n_27, n_26);
  and g3653 (n_41, bitVector[29], bitVector[28], n_15);
  nand g3649 (n_25, bitVector[29], bitVector[28], n_14);
  wire w12;
  nand g3655 (n_24, w12, bitVector[29]);
  or g12 (w12, bitVector[31], n_1);
  nand g3652 (n_28, bitVector[16], bitVector[17], n_23);
  and g3651 (n_35, bitVector[8], bitVector[9], n_22);
  wire w13;
  nand g3658 (n_21, w13, bitVector[20]);
  or g13 (w13, bitVector[22], n_4);
  wire w14;
  nand g3657 (n_20, w14, bitVector[5]);
  or g14 (w14, bitVector[7], n_0);
  wire w15;
  nand g3659 (n_19, w15, bitVector[12]);
  or g15 (w15, bitVector[14], n_3);
  nor g3656 (n_26, n_16, n_18);
  not g3661 (n_17, n_16);
  not g3660 (n_15, n_14);
  not g3662 (n_36, n_13);
  not g3663 (n_12, n_37);
  not g3669 (n_11, n_10);
  not g3670 (n_9, n_8);
  nand g3671 (n_10, bitVector[12], bitVector[13]);
  and g3673 (n_22, bitVector[10], bitVector[11]);
  nand g3665 (n_16, bitVector[4], bitVector[5]);
  nand g3664 (n_14, bitVector[30], bitVector[31]);
  nand g3675 (n_39, bitVector[2], bitVector[3]);
  nand g3672 (n_8, bitVector[20], bitVector[21]);
  nand g3666 (n_18, bitVector[6], bitVector[7]);
  nand g3667 (n_13, bitVector[26], bitVector[27]);
  and g3674 (n_23, bitVector[18], bitVector[19]);
  nand g3668 (n_37, bitVector[24], bitVector[25]);
  not g3683 (n_7, bitVector[25]);
  not g3677 (n_6, bitVector[1]);
  not g3680 (n_5, bitVector[26]);
  not g3681 (n_4, bitVector[21]);
  not g3682 (n_3, bitVector[13]);
  not g3678 (n_2, bitVector[0]);
  not g3676 (n_1, bitVector[30]);
  not g3679 (n_0, bitVector[6]);
  assign adr[3] = n_66;
  assign valid = n_67;
  assign adr[1] = n_79;
  assign adr[0] = n_76;
  assign adr[2] = n_78;
endmodule

