
super_mario.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08008cc0  08008cc0  00018cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008de4  08008de4  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08008de4  08008de4  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008de4  08008de4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008de4  08008de4  00018de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008de8  08008de8  00018de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008dec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bd4  20000090  08008e7c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c64  08008e7c  00020c64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a93d  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000312b  00000000  00000000  0003a9fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001788  00000000  00000000  0003db28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001640  00000000  00000000  0003f2b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020cfe  00000000  00000000  000408f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014623  00000000  00000000  000615ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c74e9  00000000  00000000  00075c11  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d0fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a28  00000000  00000000  0013d178  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000024  00000000  00000000  00143ba0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  00143bc4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ca8 	.word	0x08008ca8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08008ca8 	.word	0x08008ca8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	; 0x38
 8000ac0:	af0a      	add	r7, sp, #40	; 0x28
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	4608      	mov	r0, r1
 8000ac6:	4611      	mov	r1, r2
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4603      	mov	r3, r0
 8000acc:	817b      	strh	r3, [r7, #10]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	813b      	strh	r3, [r7, #8]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 8000ad6:	4b1d      	ldr	r3, [pc, #116]	; (8000b4c <LiquidCrystal+0x90>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d019      	beq.n	8000b12 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000ade:	8939      	ldrh	r1, [r7, #8]
 8000ae0:	897a      	ldrh	r2, [r7, #10]
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	9308      	str	r3, [sp, #32]
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	9307      	str	r3, [sp, #28]
 8000aea:	2300      	movs	r3, #0
 8000aec:	9306      	str	r3, [sp, #24]
 8000aee:	2300      	movs	r3, #0
 8000af0:	9305      	str	r3, [sp, #20]
 8000af2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000af4:	9304      	str	r3, [sp, #16]
 8000af6:	8c3b      	ldrh	r3, [r7, #32]
 8000af8:	9303      	str	r3, [sp, #12]
 8000afa:	8bbb      	ldrh	r3, [r7, #28]
 8000afc:	9302      	str	r3, [sp, #8]
 8000afe:	8b3b      	ldrh	r3, [r7, #24]
 8000b00:	9301      	str	r3, [sp, #4]
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	460b      	mov	r3, r1
 8000b08:	68f9      	ldr	r1, [r7, #12]
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f000 f820 	bl	8000b50 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 8000b10:	e018      	b.n	8000b44 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000b12:	8939      	ldrh	r1, [r7, #8]
 8000b14:	897a      	ldrh	r2, [r7, #10]
 8000b16:	2300      	movs	r3, #0
 8000b18:	9308      	str	r3, [sp, #32]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	9307      	str	r3, [sp, #28]
 8000b1e:	2300      	movs	r3, #0
 8000b20:	9306      	str	r3, [sp, #24]
 8000b22:	2300      	movs	r3, #0
 8000b24:	9305      	str	r3, [sp, #20]
 8000b26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000b28:	9304      	str	r3, [sp, #16]
 8000b2a:	8c3b      	ldrh	r3, [r7, #32]
 8000b2c:	9303      	str	r3, [sp, #12]
 8000b2e:	8bbb      	ldrh	r3, [r7, #28]
 8000b30:	9302      	str	r3, [sp, #8]
 8000b32:	8b3b      	ldrh	r3, [r7, #24]
 8000b34:	9301      	str	r3, [sp, #4]
 8000b36:	88fb      	ldrh	r3, [r7, #6]
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	460b      	mov	r3, r1
 8000b3c:	68f9      	ldr	r1, [r7, #12]
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 f806 	bl	8000b50 <init>
}
 8000b44:	bf00      	nop
 8000b46:	3710      	adds	r7, #16
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	20000000 	.word	0x20000000

08000b50 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60b9      	str	r1, [r7, #8]
 8000b58:	4611      	mov	r1, r2
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	460b      	mov	r3, r1
 8000b62:	81bb      	strh	r3, [r7, #12]
 8000b64:	4613      	mov	r3, r2
 8000b66:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 8000b68:	4a1a      	ldr	r2, [pc, #104]	; (8000bd4 <init+0x84>)
 8000b6a:	89bb      	ldrh	r3, [r7, #12]
 8000b6c:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000b6e:	4a1a      	ldr	r2, [pc, #104]	; (8000bd8 <init+0x88>)
 8000b70:	88fb      	ldrh	r3, [r7, #6]
 8000b72:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000b74:	4a19      	ldr	r2, [pc, #100]	; (8000bdc <init+0x8c>)
 8000b76:	8b3b      	ldrh	r3, [r7, #24]
 8000b78:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 8000b7a:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <init+0x90>)
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	6013      	str	r3, [r2, #0]
  
  _data_pins[0] = d0;
 8000b80:	4a18      	ldr	r2, [pc, #96]	; (8000be4 <init+0x94>)
 8000b82:	8bbb      	ldrh	r3, [r7, #28]
 8000b84:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 8000b86:	4a17      	ldr	r2, [pc, #92]	; (8000be4 <init+0x94>)
 8000b88:	8c3b      	ldrh	r3, [r7, #32]
 8000b8a:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000b8c:	4a15      	ldr	r2, [pc, #84]	; (8000be4 <init+0x94>)
 8000b8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000b90:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3; 
 8000b92:	4a14      	ldr	r2, [pc, #80]	; (8000be4 <init+0x94>)
 8000b94:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b96:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 8000b98:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <init+0x94>)
 8000b9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000b9c:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000b9e:	4a11      	ldr	r2, [pc, #68]	; (8000be4 <init+0x94>)
 8000ba0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000ba2:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000ba4:	4a0f      	ldr	r2, [pc, #60]	; (8000be4 <init+0x94>)
 8000ba6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000ba8:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 8000baa:	4a0e      	ldr	r2, [pc, #56]	; (8000be4 <init+0x94>)
 8000bac:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000bae:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d003      	beq.n	8000bbe <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
 8000bbc:	e002      	b.n	8000bc4 <init+0x74>
  else 
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000bbe:	4b0a      	ldr	r3, [pc, #40]	; (8000be8 <init+0x98>)
 8000bc0:	2210      	movs	r2, #16
 8000bc2:	701a      	strb	r2, [r3, #0]
  
  begin(16, 2);
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	2010      	movs	r0, #16
 8000bc8:	f000 f810 	bl	8000bec <begin>
}
 8000bcc:	bf00      	nop
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	2000010c 	.word	0x2000010c
 8000bd8:	200000ec 	.word	0x200000ec
 8000bdc:	2000010a 	.word	0x2000010a
 8000be0:	200000f0 	.word	0x200000f0
 8000be4:	200000f8 	.word	0x200000f8
 8000be8:	20000109 	.word	0x20000109

08000bec <begin>:

void begin(uint8_t cols, uint8_t lines) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b088      	sub	sp, #32
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	460a      	mov	r2, r1
 8000bf6:	71fb      	strb	r3, [r7, #7]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d906      	bls.n	8000c10 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 8000c02:	4b77      	ldr	r3, [pc, #476]	; (8000de0 <begin+0x1f4>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	f043 0308 	orr.w	r3, r3, #8
 8000c0a:	b2da      	uxtb	r2, r3
 8000c0c:	4b74      	ldr	r3, [pc, #464]	; (8000de0 <begin+0x1f4>)
 8000c0e:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8000c10:	4a74      	ldr	r2, [pc, #464]	; (8000de4 <begin+0x1f8>)
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 8000c16:	79fa      	ldrb	r2, [r7, #7]
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	3340      	adds	r3, #64	; 0x40
 8000c1c:	2140      	movs	r1, #64	; 0x40
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f000 f988 	bl	8000f34 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000c24:	4b70      	ldr	r3, [pc, #448]	; (8000de8 <begin+0x1fc>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d009      	beq.n	8000c40 <begin+0x54>
 8000c2c:	79bb      	ldrb	r3, [r7, #6]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d106      	bne.n	8000c40 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 8000c32:	4b6b      	ldr	r3, [pc, #428]	; (8000de0 <begin+0x1f4>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	f043 0304 	orr.w	r3, r3, #4
 8000c3a:	b2da      	uxtb	r2, r3
 8000c3c:	4b68      	ldr	r3, [pc, #416]	; (8000de0 <begin+0x1f4>)
 8000c3e:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000c40:	f000 f8e4 	bl	8000e0c <enableClock>
  
  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c44:	2303      	movs	r3, #3
 8000c46:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000c4c:	4b67      	ldr	r3, [pc, #412]	; (8000dec <begin+0x200>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d01b      	beq.n	8000c8c <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000c54:	4b66      	ldr	r3, [pc, #408]	; (8000df0 <begin+0x204>)
 8000c56:	881a      	ldrh	r2, [r3, #0]
 8000c58:	4b66      	ldr	r3, [pc, #408]	; (8000df4 <begin+0x208>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	4b65      	ldr	r3, [pc, #404]	; (8000df8 <begin+0x20c>)
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	4b64      	ldr	r3, [pc, #400]	; (8000dfc <begin+0x210>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	4b62      	ldr	r3, [pc, #392]	; (8000dfc <begin+0x210>)
 8000c72:	885b      	ldrh	r3, [r3, #2]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	4b60      	ldr	r3, [pc, #384]	; (8000dfc <begin+0x210>)
 8000c7a:	889b      	ldrh	r3, [r3, #4]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	b29a      	uxth	r2, r3
 8000c80:	4b5e      	ldr	r3, [pc, #376]	; (8000dfc <begin+0x210>)
 8000c82:	88db      	ldrh	r3, [r3, #6]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	e02a      	b.n	8000ce2 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000c8c:	4b58      	ldr	r3, [pc, #352]	; (8000df0 <begin+0x204>)
 8000c8e:	881a      	ldrh	r2, [r3, #0]
 8000c90:	4b58      	ldr	r3, [pc, #352]	; (8000df4 <begin+0x208>)
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	4b57      	ldr	r3, [pc, #348]	; (8000df8 <begin+0x20c>)
 8000c9a:	881b      	ldrh	r3, [r3, #0]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000ca0:	4b56      	ldr	r3, [pc, #344]	; (8000dfc <begin+0x210>)
 8000ca2:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000ca8:	4b54      	ldr	r3, [pc, #336]	; (8000dfc <begin+0x210>)
 8000caa:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000cac:	4313      	orrs	r3, r2
 8000cae:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000cb0:	4b52      	ldr	r3, [pc, #328]	; (8000dfc <begin+0x210>)
 8000cb2:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000cb8:	4b50      	ldr	r3, [pc, #320]	; (8000dfc <begin+0x210>)
 8000cba:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	4b4e      	ldr	r3, [pc, #312]	; (8000dfc <begin+0x210>)
 8000cc2:	891b      	ldrh	r3, [r3, #8]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	b29a      	uxth	r2, r3
 8000cc8:	4b4c      	ldr	r3, [pc, #304]	; (8000dfc <begin+0x210>)
 8000cca:	895b      	ldrh	r3, [r3, #10]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b4a      	ldr	r3, [pc, #296]	; (8000dfc <begin+0x210>)
 8000cd2:	899b      	ldrh	r3, [r3, #12]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	4b48      	ldr	r3, [pc, #288]	; (8000dfc <begin+0x210>)
 8000cda:	89db      	ldrh	r3, [r3, #14]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000ce0:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 8000ce2:	4b47      	ldr	r3, [pc, #284]	; (8000e00 <begin+0x214>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f107 020c 	add.w	r2, r7, #12
 8000cea:	4611      	mov	r1, r2
 8000cec:	4618      	mov	r0, r3
 8000cee:	f003 fec1 	bl	8004a74 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50); 
 8000cf2:	2032      	movs	r0, #50	; 0x32
 8000cf4:	f002 f9f8 	bl	80030e8 <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 8000cf8:	4b41      	ldr	r3, [pc, #260]	; (8000e00 <begin+0x214>)
 8000cfa:	6818      	ldr	r0, [r3, #0]
 8000cfc:	4b3c      	ldr	r3, [pc, #240]	; (8000df0 <begin+0x204>)
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	2200      	movs	r2, #0
 8000d02:	4619      	mov	r1, r3
 8000d04:	f004 f830 	bl	8004d68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000d08:	4b3d      	ldr	r3, [pc, #244]	; (8000e00 <begin+0x214>)
 8000d0a:	6818      	ldr	r0, [r3, #0]
 8000d0c:	4b3a      	ldr	r3, [pc, #232]	; (8000df8 <begin+0x20c>)
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	2200      	movs	r2, #0
 8000d12:	4619      	mov	r1, r3
 8000d14:	f004 f828 	bl	8004d68 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) { 
 8000d18:	4b36      	ldr	r3, [pc, #216]	; (8000df4 <begin+0x208>)
 8000d1a:	881b      	ldrh	r3, [r3, #0]
 8000d1c:	2bff      	cmp	r3, #255	; 0xff
 8000d1e:	d007      	beq.n	8000d30 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000d20:	4b37      	ldr	r3, [pc, #220]	; (8000e00 <begin+0x214>)
 8000d22:	6818      	ldr	r0, [r3, #0]
 8000d24:	4b33      	ldr	r3, [pc, #204]	; (8000df4 <begin+0x208>)
 8000d26:	881b      	ldrh	r3, [r3, #0]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f004 f81c 	bl	8004d68 <HAL_GPIO_WritePin>
  }
  
  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8000d30:	4b2b      	ldr	r3, [pc, #172]	; (8000de0 <begin+0x1f4>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	f003 0310 	and.w	r3, r3, #16
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d115      	bne.n	8000d68 <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000d3c:	2003      	movs	r0, #3
 8000d3e:	f000 fa43 	bl	80011c8 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000d42:	2005      	movs	r0, #5
 8000d44:	f002 f9d0 	bl	80030e8 <HAL_Delay>

    // second try
    write4bits(0x03);
 8000d48:	2003      	movs	r0, #3
 8000d4a:	f000 fa3d 	bl	80011c8 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000d4e:	2005      	movs	r0, #5
 8000d50:	f002 f9ca 	bl	80030e8 <HAL_Delay>
    
    // third go!
    write4bits(0x03); 
 8000d54:	2003      	movs	r0, #3
 8000d56:	f000 fa37 	bl	80011c8 <write4bits>
    HAL_Delay(1);
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f002 f9c4 	bl	80030e8 <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02); 
 8000d60:	2002      	movs	r0, #2
 8000d62:	f000 fa31 	bl	80011c8 <write4bits>
 8000d66:	e01d      	b.n	8000da4 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 8000d68:	4b1d      	ldr	r3, [pc, #116]	; (8000de0 <begin+0x1f4>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	f043 0320 	orr.w	r3, r3, #32
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f9a3 	bl	80010be <command>
    HAL_Delay(5);  // wait more than 4.1ms
 8000d78:	2005      	movs	r0, #5
 8000d7a:	f002 f9b5 	bl	80030e8 <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <begin+0x1f4>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	f043 0320 	orr.w	r3, r3, #32
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f000 f998 	bl	80010be <command>
    HAL_Delay(1);
 8000d8e:	2001      	movs	r0, #1
 8000d90:	f002 f9aa 	bl	80030e8 <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <begin+0x1f4>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	f043 0320 	orr.w	r3, r3, #32
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 f98d 	bl	80010be <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);  
 8000da4:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <begin+0x1f4>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	f043 0320 	orr.w	r3, r3, #32
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f985 	bl	80010be <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 8000db4:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <begin+0x218>)
 8000db6:	2204      	movs	r2, #4
 8000db8:	701a      	strb	r2, [r3, #0]
  display();
 8000dba:	f000 f917 	bl	8000fec <display>

  // clear it off
  clear();
 8000dbe:	f000 f8d9 	bl	8000f74 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <begin+0x21c>)
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	; (8000e08 <begin+0x21c>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	f043 0304 	orr.w	r3, r3, #4
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 f973 	bl	80010be <command>

}
 8000dd8:	bf00      	nop
 8000dda:	3720      	adds	r7, #32
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000109 	.word	0x20000109
 8000de4:	200000f5 	.word	0x200000f5
 8000de8:	200000ac 	.word	0x200000ac
 8000dec:	20000000 	.word	0x20000000
 8000df0:	2000010c 	.word	0x2000010c
 8000df4:	200000ec 	.word	0x200000ec
 8000df8:	2000010a 	.word	0x2000010a
 8000dfc:	200000f8 	.word	0x200000f8
 8000e00:	200000f0 	.word	0x200000f0
 8000e04:	200000f4 	.word	0x200000f4
 8000e08:	20000108 	.word	0x20000108

08000e0c <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{  
 8000e0c:	b480      	push	{r7}
 8000e0e:	b089      	sub	sp, #36	; 0x24
 8000e10:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 8000e12:	4b41      	ldr	r3, [pc, #260]	; (8000f18 <enableClock+0x10c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000e1a:	d10c      	bne.n	8000e36 <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1c:	4b3f      	ldr	r3, [pc, #252]	; (8000f1c <enableClock+0x110>)
 8000e1e:	695b      	ldr	r3, [r3, #20]
 8000e20:	4a3e      	ldr	r2, [pc, #248]	; (8000f1c <enableClock+0x110>)
 8000e22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e26:	6153      	str	r3, [r2, #20]
 8000e28:	4b3c      	ldr	r3, [pc, #240]	; (8000f1c <enableClock+0x110>)
 8000e2a:	695b      	ldr	r3, [r3, #20]
 8000e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e30:	61fb      	str	r3, [r7, #28]
 8000e32:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8000e34:	e06a      	b.n	8000f0c <enableClock+0x100>
  else if(_port == GPIOB)
 8000e36:	4b38      	ldr	r3, [pc, #224]	; (8000f18 <enableClock+0x10c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a39      	ldr	r2, [pc, #228]	; (8000f20 <enableClock+0x114>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d10c      	bne.n	8000e5a <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e40:	4b36      	ldr	r3, [pc, #216]	; (8000f1c <enableClock+0x110>)
 8000e42:	695b      	ldr	r3, [r3, #20]
 8000e44:	4a35      	ldr	r2, [pc, #212]	; (8000f1c <enableClock+0x110>)
 8000e46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e4a:	6153      	str	r3, [r2, #20]
 8000e4c:	4b33      	ldr	r3, [pc, #204]	; (8000f1c <enableClock+0x110>)
 8000e4e:	695b      	ldr	r3, [r3, #20]
 8000e50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e54:	61bb      	str	r3, [r7, #24]
 8000e56:	69bb      	ldr	r3, [r7, #24]
}
 8000e58:	e058      	b.n	8000f0c <enableClock+0x100>
  else if(_port == GPIOB)
 8000e5a:	4b2f      	ldr	r3, [pc, #188]	; (8000f18 <enableClock+0x10c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a30      	ldr	r2, [pc, #192]	; (8000f20 <enableClock+0x114>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d10c      	bne.n	8000e7e <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e64:	4b2d      	ldr	r3, [pc, #180]	; (8000f1c <enableClock+0x110>)
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	4a2c      	ldr	r2, [pc, #176]	; (8000f1c <enableClock+0x110>)
 8000e6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e6e:	6153      	str	r3, [r2, #20]
 8000e70:	4b2a      	ldr	r3, [pc, #168]	; (8000f1c <enableClock+0x110>)
 8000e72:	695b      	ldr	r3, [r3, #20]
 8000e74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	697b      	ldr	r3, [r7, #20]
}
 8000e7c:	e046      	b.n	8000f0c <enableClock+0x100>
	else if(_port == GPIOC)
 8000e7e:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <enableClock+0x10c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a28      	ldr	r2, [pc, #160]	; (8000f24 <enableClock+0x118>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d10c      	bne.n	8000ea2 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e88:	4b24      	ldr	r3, [pc, #144]	; (8000f1c <enableClock+0x110>)
 8000e8a:	695b      	ldr	r3, [r3, #20]
 8000e8c:	4a23      	ldr	r2, [pc, #140]	; (8000f1c <enableClock+0x110>)
 8000e8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e92:	6153      	str	r3, [r2, #20]
 8000e94:	4b21      	ldr	r3, [pc, #132]	; (8000f1c <enableClock+0x110>)
 8000e96:	695b      	ldr	r3, [r3, #20]
 8000e98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	693b      	ldr	r3, [r7, #16]
}
 8000ea0:	e034      	b.n	8000f0c <enableClock+0x100>
	else if(_port == GPIOD)
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	; (8000f18 <enableClock+0x10c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a20      	ldr	r2, [pc, #128]	; (8000f28 <enableClock+0x11c>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d10c      	bne.n	8000ec6 <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000eac:	4b1b      	ldr	r3, [pc, #108]	; (8000f1c <enableClock+0x110>)
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	4a1a      	ldr	r2, [pc, #104]	; (8000f1c <enableClock+0x110>)
 8000eb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000eb6:	6153      	str	r3, [r2, #20]
 8000eb8:	4b18      	ldr	r3, [pc, #96]	; (8000f1c <enableClock+0x110>)
 8000eba:	695b      	ldr	r3, [r3, #20]
 8000ebc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
}
 8000ec4:	e022      	b.n	8000f0c <enableClock+0x100>
	else if(_port == GPIOE)
 8000ec6:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <enableClock+0x10c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a18      	ldr	r2, [pc, #96]	; (8000f2c <enableClock+0x120>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d10c      	bne.n	8000eea <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <enableClock+0x110>)
 8000ed2:	695b      	ldr	r3, [r3, #20]
 8000ed4:	4a11      	ldr	r2, [pc, #68]	; (8000f1c <enableClock+0x110>)
 8000ed6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000eda:	6153      	str	r3, [r2, #20]
 8000edc:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <enableClock+0x110>)
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ee4:	60bb      	str	r3, [r7, #8]
 8000ee6:	68bb      	ldr	r3, [r7, #8]
}
 8000ee8:	e010      	b.n	8000f0c <enableClock+0x100>
	else if(_port == GPIOF)
 8000eea:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <enableClock+0x10c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a10      	ldr	r2, [pc, #64]	; (8000f30 <enableClock+0x124>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d10b      	bne.n	8000f0c <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 8000ef4:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <enableClock+0x110>)
 8000ef6:	695b      	ldr	r3, [r3, #20]
 8000ef8:	4a08      	ldr	r2, [pc, #32]	; (8000f1c <enableClock+0x110>)
 8000efa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000efe:	6153      	str	r3, [r2, #20]
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <enableClock+0x110>)
 8000f02:	695b      	ldr	r3, [r3, #20]
 8000f04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f08:	607b      	str	r3, [r7, #4]
 8000f0a:	687b      	ldr	r3, [r7, #4]
}
 8000f0c:	bf00      	nop
 8000f0e:	3724      	adds	r7, #36	; 0x24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	200000f0 	.word	0x200000f0
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	48000400 	.word	0x48000400
 8000f24:	48000800 	.word	0x48000800
 8000f28:	48000c00 	.word	0x48000c00
 8000f2c:	48001000 	.word	0x48001000
 8000f30:	48001400 	.word	0x48001400

08000f34 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
 8000f40:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <setRowOffsets+0x3c>)
 8000f48:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <setRowOffsets+0x3c>)
 8000f50:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <setRowOffsets+0x3c>)
 8000f58:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <setRowOffsets+0x3c>)
 8000f60:	70da      	strb	r2, [r3, #3]
}
 8000f62:	bf00      	nop
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	200000e8 	.word	0x200000e8

08000f74 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8000f78:	2001      	movs	r0, #1
 8000f7a:	f000 f8a0 	bl	80010be <command>
  HAL_Delay(2);  // this command takes a long time!
 8000f7e:	2002      	movs	r0, #2
 8000f80:	f002 f8b2 	bl	80030e8 <HAL_Delay>
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	460a      	mov	r2, r1
 8000f92:	71fb      	strb	r3, [r7, #7]
 8000f94:	4613      	mov	r3, r2
 8000f96:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 8000f98:	2304      	movs	r3, #4
 8000f9a:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000f9c:	79bb      	ldrb	r3, [r7, #6]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d803      	bhi.n	8000fac <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000fac:	4b0d      	ldr	r3, [pc, #52]	; (8000fe4 <setCursor+0x5c>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	79ba      	ldrb	r2, [r7, #6]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d303      	bcc.n	8000fbe <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 8000fb6:	4b0b      	ldr	r3, [pc, #44]	; (8000fe4 <setCursor+0x5c>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	71bb      	strb	r3, [r7, #6]
  }
  
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000fbe:	79bb      	ldrb	r3, [r7, #6]
 8000fc0:	4a09      	ldr	r2, [pc, #36]	; (8000fe8 <setCursor+0x60>)
 8000fc2:	5cd2      	ldrb	r2, [r2, r3]
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	b25b      	sxtb	r3, r3
 8000fcc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fd0:	b25b      	sxtb	r3, r3
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 f872 	bl	80010be <command>
}
 8000fda:	bf00      	nop
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200000f5 	.word	0x200000f5
 8000fe8:	200000e8 	.word	0x200000e8

08000fec <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <display+0x28>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	f043 0304 	orr.w	r3, r3, #4
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4b06      	ldr	r3, [pc, #24]	; (8001014 <display+0x28>)
 8000ffc:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 8000ffe:	4b05      	ldr	r3, [pc, #20]	; (8001014 <display+0x28>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	f043 0308 	orr.w	r3, r3, #8
 8001006:	b2db      	uxtb	r3, r3
 8001008:	4618      	mov	r0, r3
 800100a:	f000 f858 	bl	80010be <command>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	200000f4 	.word	0x200000f4

08001018 <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <print+0x12>
 8001026:	2300      	movs	r3, #0
 8001028:	e01d      	b.n	8001066 <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff f8ce 	bl	80001d0 <strlen>
 8001034:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]

  while (size--) {
 800103a:	e00c      	b.n	8001056 <print+0x3e>
    if (write(*buffer++)) n++;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	617a      	str	r2, [r7, #20]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f848 	bl	80010da <write>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d008      	beq.n	8001062 <print+0x4a>
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	3301      	adds	r3, #1
 8001054:	60fb      	str	r3, [r7, #12]
  while (size--) {
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1e5a      	subs	r2, r3, #1
 800105a:	613a      	str	r2, [r7, #16]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1ed      	bne.n	800103c <print+0x24>
 8001060:	e000      	b.n	8001064 <print+0x4c>
    else break;
 8001062:	bf00      	nop
  }
  return n;
 8001064:	68fb      	ldr	r3, [r7, #12]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <createChar>:

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 800106e:	b580      	push	{r7, lr}
 8001070:	b084      	sub	sp, #16
 8001072:	af00      	add	r7, sp, #0
 8001074:	4603      	mov	r3, r0
 8001076:	6039      	str	r1, [r7, #0]
 8001078:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	b25b      	sxtb	r3, r3
 8001088:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800108c:	b25b      	sxtb	r3, r3
 800108e:	b2db      	uxtb	r3, r3
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f814 	bl	80010be <command>
  for (int i=0; i<8; i++) {
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	e009      	b.n	80010b0 <createChar+0x42>
    write(charmap[i]);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	4413      	add	r3, r2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f818 	bl	80010da <write>
  for (int i=0; i<8; i++) {
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	3301      	adds	r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	2b07      	cmp	r3, #7
 80010b4:	ddf2      	ble.n	800109c <createChar+0x2e>
  }
}
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	4603      	mov	r3, r0
 80010c6:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	2100      	movs	r1, #0
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 f813 	bl	80010f8 <send>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <write>:

inline size_t write(uint8_t value) {
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	4603      	mov	r3, r0
 80010e2:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	2101      	movs	r1, #1
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f805 	bl	80010f8 <send>
  return 1; // assume sucess
 80010ee:	2301      	movs	r3, #1
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	460a      	mov	r2, r1
 8001102:	71fb      	strb	r3, [r7, #7]
 8001104:	4613      	mov	r3, r2
 8001106:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8001108:	4b16      	ldr	r3, [pc, #88]	; (8001164 <send+0x6c>)
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	4b16      	ldr	r3, [pc, #88]	; (8001168 <send+0x70>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	79ba      	ldrb	r2, [r7, #6]
 8001112:	4619      	mov	r1, r3
 8001114:	f003 fe28 	bl	8004d68 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) { 
 8001118:	4b14      	ldr	r3, [pc, #80]	; (800116c <send+0x74>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	2bff      	cmp	r3, #255	; 0xff
 800111e:	d007      	beq.n	8001130 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8001120:	4b10      	ldr	r3, [pc, #64]	; (8001164 <send+0x6c>)
 8001122:	6818      	ldr	r0, [r3, #0]
 8001124:	4b11      	ldr	r3, [pc, #68]	; (800116c <send+0x74>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	2200      	movs	r2, #0
 800112a:	4619      	mov	r1, r3
 800112c:	f003 fe1c 	bl	8004d68 <HAL_GPIO_WritePin>
  }
  
  if (_displayfunction & LCD_8BITMODE) {
 8001130:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <send+0x78>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	f003 0310 	and.w	r3, r3, #16
 8001138:	2b00      	cmp	r3, #0
 800113a:	d004      	beq.n	8001146 <send+0x4e>
    write8bits(value); 
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f86c 	bl	800121c <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 8001144:	e009      	b.n	800115a <send+0x62>
    write4bits(value>>4);
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	b2db      	uxtb	r3, r3
 800114c:	4618      	mov	r0, r3
 800114e:	f000 f83b 	bl	80011c8 <write4bits>
    write4bits(value);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	4618      	mov	r0, r3
 8001156:	f000 f837 	bl	80011c8 <write4bits>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200000f0 	.word	0x200000f0
 8001168:	2000010c 	.word	0x2000010c
 800116c:	200000ec 	.word	0x200000ec
 8001170:	20000109 	.word	0x20000109

08001174 <pulseEnable>:

void pulseEnable(void) {
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <pulseEnable+0x4c>)
 800117a:	6818      	ldr	r0, [r3, #0]
 800117c:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <pulseEnable+0x50>)
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	2200      	movs	r2, #0
 8001182:	4619      	mov	r1, r3
 8001184:	f003 fdf0 	bl	8004d68 <HAL_GPIO_WritePin>
  HAL_Delay(1);    
 8001188:	2001      	movs	r0, #1
 800118a:	f001 ffad 	bl	80030e8 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 800118e:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <pulseEnable+0x4c>)
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <pulseEnable+0x50>)
 8001194:	881b      	ldrh	r3, [r3, #0]
 8001196:	2201      	movs	r2, #1
 8001198:	4619      	mov	r1, r3
 800119a:	f003 fde5 	bl	8004d68 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 800119e:	2001      	movs	r0, #1
 80011a0:	f001 ffa2 	bl	80030e8 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <pulseEnable+0x4c>)
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <pulseEnable+0x50>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	2200      	movs	r2, #0
 80011ae:	4619      	mov	r1, r3
 80011b0:	f003 fdda 	bl	8004d68 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 80011b4:	2001      	movs	r0, #1
 80011b6:	f001 ff97 	bl	80030e8 <HAL_Delay>
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200000f0 	.word	0x200000f0
 80011c4:	2000010a 	.word	0x2000010a

080011c8 <write4bits>:

void write4bits(uint8_t value) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e013      	b.n	8001200 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80011d8:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <write4bits+0x4c>)
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	4a0e      	ldr	r2, [pc, #56]	; (8001218 <write4bits+0x50>)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	fa42 f303 	asr.w	r3, r2, r3
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	461a      	mov	r2, r3
 80011f6:	f003 fdb7 	bl	8004d68 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	3301      	adds	r3, #1
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2b03      	cmp	r3, #3
 8001204:	dde8      	ble.n	80011d8 <write4bits+0x10>
  }

  pulseEnable();
 8001206:	f7ff ffb5 	bl	8001174 <pulseEnable>
}
 800120a:	bf00      	nop
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200000f0 	.word	0x200000f0
 8001218:	200000f8 	.word	0x200000f8

0800121c <write8bits>:

void write8bits(uint8_t value) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	e013      	b.n	8001254 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800122c:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <write8bits+0x4c>)
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	4a0e      	ldr	r2, [pc, #56]	; (800126c <write8bits+0x50>)
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001238:	79fa      	ldrb	r2, [r7, #7]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	fa42 f303 	asr.w	r3, r2, r3
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	f003 fd8d 	bl	8004d68 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	3301      	adds	r3, #1
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2b07      	cmp	r3, #7
 8001258:	dde8      	ble.n	800122c <write8bits+0x10>
  }
  
  pulseEnable();
 800125a:	f7ff ff8b 	bl	8001174 <pulseEnable>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200000f0 	.word	0x200000f0
 800126c:	200000f8 	.word	0x200000f8

08001270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001276:	f001 fed1 	bl	800301c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127a:	f000 f8c1 	bl	8001400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800127e:	f000 fb03 	bl	8001888 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001282:	f000 f993 	bl	80015ac <MX_I2C1_Init>
  MX_SPI1_Init();
 8001286:	f000 f9d1 	bl	800162c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800128a:	f000 fadb 	bl	8001844 <MX_USB_PCD_Init>
  MX_USART2_UART_Init();
 800128e:	f000 faa9 	bl	80017e4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001292:	f000 fa57 	bl	8001744 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001296:	f000 f919 	bl	80014cc <MX_ADC1_Init>
  MX_TIM2_Init();
 800129a:	f000 fa05 	bl	80016a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
    LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 800129e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012a2:	9303      	str	r3, [sp, #12]
 80012a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012a8:	9302      	str	r3, [sp, #8]
 80012aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012c2:	4841      	ldr	r0, [pc, #260]	; (80013c8 <main+0x158>)
 80012c4:	f7ff fbfa 	bl	8000abc <LiquidCrystal>
    begin(20, 4);
 80012c8:	2104      	movs	r1, #4
 80012ca:	2014      	movs	r0, #20
 80012cc:	f7ff fc8e 	bl	8000bec <begin>
    clear();
 80012d0:	f7ff fe50 	bl	8000f74 <clear>
    HAL_UART_Receive_IT(&huart2, data, sizeof(data));
 80012d4:	2201      	movs	r2, #1
 80012d6:	493d      	ldr	r1, [pc, #244]	; (80013cc <main+0x15c>)
 80012d8:	483d      	ldr	r0, [pc, #244]	; (80013d0 <main+0x160>)
 80012da:	f006 f889 	bl	80073f0 <HAL_UART_Receive_IT>
    unsigned char mario[] = {0x0F, 0x0E, 0x0E, 0x04, 0x1F, 0x04, 0x0E, 0x1B};
 80012de:	4a3d      	ldr	r2, [pc, #244]	; (80013d4 <main+0x164>)
 80012e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e8:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char brick[] = {0x1F, 0x15, 0x1F, 0x15, 0x1F, 0x15, 0x1F, 0x15};
 80012ec:	4a3a      	ldr	r2, [pc, #232]	; (80013d8 <main+0x168>)
 80012ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f6:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char brickUp[] = {0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F};
 80012fa:	4a38      	ldr	r2, [pc, #224]	; (80013dc <main+0x16c>)
 80012fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001300:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001304:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char brickQuestion[] = {0x1F, 0x11, 0x17, 0x11, 0x1D, 0x1F, 0x1D, 0x1F};
 8001308:	4a35      	ldr	r2, [pc, #212]	; (80013e0 <main+0x170>)
 800130a:	f107 0320 	add.w	r3, r7, #32
 800130e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001312:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char flag[] = {0x10, 0x1C, 0x1E, 0x1F, 0x1C, 0x10, 0x10, 0x10};
 8001316:	4a33      	ldr	r2, [pc, #204]	; (80013e4 <main+0x174>)
 8001318:	f107 0318 	add.w	r3, r7, #24
 800131c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001320:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char mane[] = {0x1F, 0x1F, 0x0E, 0x0E, 0x0E, 0x0E, 0x0E, 0x0E};
 8001324:	4a30      	ldr	r2, [pc, #192]	; (80013e8 <main+0x178>)
 8001326:	f107 0310 	add.w	r3, r7, #16
 800132a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800132e:	e883 0003 	stmia.w	r3, {r0, r1}
    unsigned char zero[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
    unsigned char tigh[] = {
 800133c:	4a2b      	ldr	r2, [pc, #172]	; (80013ec <main+0x17c>)
 800133e:	463b      	mov	r3, r7
 8001340:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001344:	e883 0003 	stmia.w	r3, {r0, r1}
     0x01,
     0x02,
     0x04,
     0x18
   };
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, 1);
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 800134e:	4828      	ldr	r0, [pc, #160]	; (80013f0 <main+0x180>)
 8001350:	f003 fd0a 	bl	8004d68 <HAL_GPIO_WritePin>
//    unsigned char downMid[] = {0x1F, 0x1F, 0x1F, 0x1E, 0x1F, 0x07, 0x03, 0x03};
//    unsigned char upMid[] = {0x1C, 0x1F, 0x1E, 0x1F, 0x1F, 0x1F, 0x1F, 0x1E};
//    unsigned char downRight[] = {0x10, 0x18, 0x00, 0x00, 0x00, 0x00, 0x10, 0x18};
//    unsigned char upRight[] = {0x00, 0x10, 0x00, 0x10, 0x18, 0x10, 0x00, 0x00
//    };
    createChar(2, mario);
 8001354:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001358:	4619      	mov	r1, r3
 800135a:	2002      	movs	r0, #2
 800135c:	f7ff fe87 	bl	800106e <createChar>
    createChar(3, brick);
 8001360:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001364:	4619      	mov	r1, r3
 8001366:	2003      	movs	r0, #3
 8001368:	f7ff fe81 	bl	800106e <createChar>
    createChar(4, brickUp);
 800136c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001370:	4619      	mov	r1, r3
 8001372:	2004      	movs	r0, #4
 8001374:	f7ff fe7b 	bl	800106e <createChar>
    createChar(5, brickQuestion);
 8001378:	f107 0320 	add.w	r3, r7, #32
 800137c:	4619      	mov	r1, r3
 800137e:	2005      	movs	r0, #5
 8001380:	f7ff fe75 	bl	800106e <createChar>
    createChar(6, flag);
 8001384:	f107 0318 	add.w	r3, r7, #24
 8001388:	4619      	mov	r1, r3
 800138a:	2006      	movs	r0, #6
 800138c:	f7ff fe6f 	bl	800106e <createChar>
    createChar(7, mane);
 8001390:	f107 0310 	add.w	r3, r7, #16
 8001394:	4619      	mov	r1, r3
 8001396:	2007      	movs	r0, #7
 8001398:	f7ff fe69 	bl	800106e <createChar>
    createChar(0, zero);
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	4619      	mov	r1, r3
 80013a2:	2000      	movs	r0, #0
 80013a4:	f7ff fe63 	bl	800106e <createChar>
    createChar(9, tigh);
 80013a8:	463b      	mov	r3, r7
 80013aa:	4619      	mov	r1, r3
 80013ac:	2009      	movs	r0, #9
 80013ae:	f7ff fe5e 	bl	800106e <createChar>
//    welcomePage[2][1] = 8;
//    welcomePage[3][2] = 9;
//    welcomePage[2][2] = 10;
//    welcomePage[2][3] = 12;
//    welcomePage[3][3] = 11;
    HAL_TIM_Base_Start_IT(&htim3);
 80013b2:	4810      	ldr	r0, [pc, #64]	; (80013f4 <main+0x184>)
 80013b4:	f005 fafe 	bl	80069b4 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim2);
 80013b8:	480f      	ldr	r0, [pc, #60]	; (80013f8 <main+0x188>)
 80013ba:	f005 fafb 	bl	80069b4 <HAL_TIM_Base_Start_IT>

    HAL_ADC_Start_IT(&hadc1);
 80013be:	480f      	ldr	r0, [pc, #60]	; (80013fc <main+0x18c>)
 80013c0:	f002 f8b2 	bl	8003528 <HAL_ADC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
 80013c4:	e7fe      	b.n	80013c4 <main+0x154>
 80013c6:	bf00      	nop
 80013c8:	48000c00 	.word	0x48000c00
 80013cc:	20000338 	.word	0x20000338
 80013d0:	200003ec 	.word	0x200003ec
 80013d4:	08008cc0 	.word	0x08008cc0
 80013d8:	08008cc8 	.word	0x08008cc8
 80013dc:	08008cd0 	.word	0x08008cd0
 80013e0:	08008cd8 	.word	0x08008cd8
 80013e4:	08008ce0 	.word	0x08008ce0
 80013e8:	08008ce8 	.word	0x08008ce8
 80013ec:	08008cf0 	.word	0x08008cf0
 80013f0:	48001000 	.word	0x48001000
 80013f4:	2000029c 	.word	0x2000029c
 80013f8:	200003a0 	.word	0x200003a0
 80013fc:	200002e8 	.word	0x200002e8

08001400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b09e      	sub	sp, #120	; 0x78
 8001404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001406:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800140a:	2228      	movs	r2, #40	; 0x28
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f006 ffa8 	bl	8008364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001414:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001424:	463b      	mov	r3, r7
 8001426:	223c      	movs	r2, #60	; 0x3c
 8001428:	2100      	movs	r1, #0
 800142a:	4618      	mov	r0, r3
 800142c:	f006 ff9a 	bl	8008364 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001430:	2303      	movs	r3, #3
 8001432:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001434:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001438:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143e:	2301      	movs	r3, #1
 8001440:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001442:	2310      	movs	r3, #16
 8001444:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001446:	2302      	movs	r3, #2
 8001448:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800144a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800144e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001450:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001454:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001456:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800145a:	4618      	mov	r0, r3
 800145c:	f003 feba 	bl	80051d4 <HAL_RCC_OscConfig>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001466:	f000 fac7 	bl	80019f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146a:	230f      	movs	r3, #15
 800146c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146e:	2302      	movs	r3, #2
 8001470:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800147a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800147c:	2300      	movs	r3, #0
 800147e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001480:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001484:	2101      	movs	r1, #1
 8001486:	4618      	mov	r0, r3
 8001488:	f004 fdac 	bl	8005fe4 <HAL_RCC_ClockConfig>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001492:	f000 fab1 	bl	80019f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <SystemClock_Config+0xc8>)
 8001498:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800149e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014a2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80014a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ac:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ae:	463b      	mov	r3, r7
 80014b0:	4618      	mov	r0, r3
 80014b2:	f004 ffcd 	bl	8006450 <HAL_RCCEx_PeriphCLKConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014bc:	f000 fa9c 	bl	80019f8 <Error_Handler>
  }
}
 80014c0:	bf00      	nop
 80014c2:	3778      	adds	r7, #120	; 0x78
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	000200a2 	.word	0x000200a2

080014cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014d2:	f107 031c 	add.w	r3, r7, #28
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
 80014ec:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80014ee:	4b2e      	ldr	r3, [pc, #184]	; (80015a8 <MX_ADC1_Init+0xdc>)
 80014f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014f6:	4b2c      	ldr	r3, [pc, #176]	; (80015a8 <MX_ADC1_Init+0xdc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014fc:	4b2a      	ldr	r3, [pc, #168]	; (80015a8 <MX_ADC1_Init+0xdc>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001502:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001508:	4b27      	ldr	r3, [pc, #156]	; (80015a8 <MX_ADC1_Init+0xdc>)
 800150a:	2200      	movs	r2, #0
 800150c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001516:	4b24      	ldr	r3, [pc, #144]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001518:	2200      	movs	r2, #0
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800151c:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <MX_ADC1_Init+0xdc>)
 800151e:	2201      	movs	r2, #1
 8001520:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001522:	4b21      	ldr	r3, [pc, #132]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001528:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <MX_ADC1_Init+0xdc>)
 800152a:	2201      	movs	r2, #1
 800152c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800152e:	4b1e      	ldr	r3, [pc, #120]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001530:	2200      	movs	r2, #0
 8001532:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001536:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001538:	2204      	movs	r2, #4
 800153a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800153c:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <MX_ADC1_Init+0xdc>)
 800153e:	2200      	movs	r2, #0
 8001540:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001542:	4b19      	ldr	r3, [pc, #100]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001544:	2200      	movs	r2, #0
 8001546:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001548:	4817      	ldr	r0, [pc, #92]	; (80015a8 <MX_ADC1_Init+0xdc>)
 800154a:	f001 fe0d 	bl	8003168 <HAL_ADC_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001554:	f000 fa50 	bl	80019f8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800155c:	f107 031c 	add.w	r3, r7, #28
 8001560:	4619      	mov	r1, r3
 8001562:	4811      	ldr	r0, [pc, #68]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001564:	f002 ff4e 	bl	8004404 <HAL_ADCEx_MultiModeConfigChannel>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800156e:	f000 fa43 	bl	80019f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001572:	2302      	movs	r3, #2
 8001574:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001576:	2301      	movs	r3, #1
 8001578:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 800157e:	2307      	movs	r3, #7
 8001580:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	; (80015a8 <MX_ADC1_Init+0xdc>)
 8001590:	f002 fc4c 	bl	8003e2c <HAL_ADC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800159a:	f000 fa2d 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	3728      	adds	r7, #40	; 0x28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002e8 	.word	0x200002e8

080015ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015b0:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <MX_I2C1_Init+0x74>)
 80015b2:	4a1c      	ldr	r2, [pc, #112]	; (8001624 <MX_I2C1_Init+0x78>)
 80015b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80015b6:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <MX_I2C1_Init+0x74>)
 80015b8:	4a1b      	ldr	r2, [pc, #108]	; (8001628 <MX_I2C1_Init+0x7c>)
 80015ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80015bc:	4b18      	ldr	r3, [pc, #96]	; (8001620 <MX_I2C1_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c2:	4b17      	ldr	r3, [pc, #92]	; (8001620 <MX_I2C1_Init+0x74>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c8:	4b15      	ldr	r3, [pc, #84]	; (8001620 <MX_I2C1_Init+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80015ce:	4b14      	ldr	r3, [pc, #80]	; (8001620 <MX_I2C1_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <MX_I2C1_Init+0x74>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_I2C1_Init+0x74>)
 80015dc:	2200      	movs	r2, #0
 80015de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <MX_I2C1_Init+0x74>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e6:	480e      	ldr	r0, [pc, #56]	; (8001620 <MX_I2C1_Init+0x74>)
 80015e8:	f003 fbf0 	bl	8004dcc <HAL_I2C_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015f2:	f000 fa01 	bl	80019f8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015f6:	2100      	movs	r1, #0
 80015f8:	4809      	ldr	r0, [pc, #36]	; (8001620 <MX_I2C1_Init+0x74>)
 80015fa:	f003 fc76 	bl	8004eea <HAL_I2CEx_ConfigAnalogFilter>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001604:	f000 f9f8 	bl	80019f8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001608:	2100      	movs	r1, #0
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_I2C1_Init+0x74>)
 800160c:	f003 fcb8 	bl	8004f80 <HAL_I2CEx_ConfigDigitalFilter>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001616:	f000 f9ef 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000110 	.word	0x20000110
 8001624:	40005400 	.word	0x40005400
 8001628:	2000090e 	.word	0x2000090e

0800162c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001630:	4b1b      	ldr	r3, [pc, #108]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001632:	4a1c      	ldr	r2, [pc, #112]	; (80016a4 <MX_SPI1_Init+0x78>)
 8001634:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001636:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001638:	f44f 7282 	mov.w	r2, #260	; 0x104
 800163c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800163e:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001644:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001646:	f44f 7240 	mov.w	r2, #768	; 0x300
 800164a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800164c:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_SPI1_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001652:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001658:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_SPI1_Init+0x74>)
 800165a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800165e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001662:	2208      	movs	r2, #8
 8001664:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_SPI1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001672:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_SPI1_Init+0x74>)
 800167a:	2207      	movs	r2, #7
 800167c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001684:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_SPI1_Init+0x74>)
 8001686:	2208      	movs	r2, #8
 8001688:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <MX_SPI1_Init+0x74>)
 800168c:	f005 f890 	bl	80067b0 <HAL_SPI_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001696:	f000 f9af 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	2000033c 	.word	0x2000033c
 80016a4:	40013000 	.word	0x40013000

080016a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b088      	sub	sp, #32
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
 80016c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016c6:	4b1e      	ldr	r3, [pc, #120]	; (8001740 <MX_TIM2_Init+0x98>)
 80016c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016cc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <MX_TIM2_Init+0x98>)
 80016d0:	2263      	movs	r2, #99	; 0x63
 80016d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d4:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <MX_TIM2_Init+0x98>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80016da:	4b19      	ldr	r3, [pc, #100]	; (8001740 <MX_TIM2_Init+0x98>)
 80016dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e2:	4b17      	ldr	r3, [pc, #92]	; (8001740 <MX_TIM2_Init+0x98>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <MX_TIM2_Init+0x98>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016ee:	4814      	ldr	r0, [pc, #80]	; (8001740 <MX_TIM2_Init+0x98>)
 80016f0:	f005 f909 	bl	8006906 <HAL_TIM_Base_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80016fa:	f000 f97d 	bl	80019f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001702:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	480d      	ldr	r0, [pc, #52]	; (8001740 <MX_TIM2_Init+0x98>)
 800170c:	f005 fadb 	bl	8006cc6 <HAL_TIM_ConfigClockSource>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001716:	f000 f96f 	bl	80019f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	4619      	mov	r1, r3
 8001726:	4806      	ldr	r0, [pc, #24]	; (8001740 <MX_TIM2_Init+0x98>)
 8001728:	f005 fce2 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001732:	f000 f961 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001736:	bf00      	nop
 8001738:	3720      	adds	r7, #32
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200003a0 	.word	0x200003a0

08001744 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174a:	f107 0310 	add.w	r3, r7, #16
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001762:	4b1e      	ldr	r3, [pc, #120]	; (80017dc <MX_TIM3_Init+0x98>)
 8001764:	4a1e      	ldr	r2, [pc, #120]	; (80017e0 <MX_TIM3_Init+0x9c>)
 8001766:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1999;
 8001768:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <MX_TIM3_Init+0x98>)
 800176a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800176e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001770:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <MX_TIM3_Init+0x98>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001776:	4b19      	ldr	r3, [pc, #100]	; (80017dc <MX_TIM3_Init+0x98>)
 8001778:	f242 7210 	movw	r2, #10000	; 0x2710
 800177c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <MX_TIM3_Init+0x98>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001784:	4b15      	ldr	r3, [pc, #84]	; (80017dc <MX_TIM3_Init+0x98>)
 8001786:	2200      	movs	r2, #0
 8001788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800178a:	4814      	ldr	r0, [pc, #80]	; (80017dc <MX_TIM3_Init+0x98>)
 800178c:	f005 f8bb 	bl	8006906 <HAL_TIM_Base_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001796:	f000 f92f 	bl	80019f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800179a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800179e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017a0:	f107 0310 	add.w	r3, r7, #16
 80017a4:	4619      	mov	r1, r3
 80017a6:	480d      	ldr	r0, [pc, #52]	; (80017dc <MX_TIM3_Init+0x98>)
 80017a8:	f005 fa8d 	bl	8006cc6 <HAL_TIM_ConfigClockSource>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80017b2:	f000 f921 	bl	80019f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b6:	2300      	movs	r3, #0
 80017b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	4619      	mov	r1, r3
 80017c2:	4806      	ldr	r0, [pc, #24]	; (80017dc <MX_TIM3_Init+0x98>)
 80017c4:	f005 fc94 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80017ce:	f000 f913 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	3720      	adds	r7, #32
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	2000029c 	.word	0x2000029c
 80017e0:	40000400 	.word	0x40000400

080017e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <MX_USART2_UART_Init+0x58>)
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <MX_USART2_UART_Init+0x5c>)
 80017ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <MX_USART2_UART_Init+0x58>)
 80017f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_USART2_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	; (800183c <MX_USART2_UART_Init+0x58>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001802:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MX_USART2_UART_Init+0x58>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001808:	4b0c      	ldr	r3, [pc, #48]	; (800183c <MX_USART2_UART_Init+0x58>)
 800180a:	220c      	movs	r2, #12
 800180c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <MX_USART2_UART_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001814:	4b09      	ldr	r3, [pc, #36]	; (800183c <MX_USART2_UART_Init+0x58>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800181a:	4b08      	ldr	r3, [pc, #32]	; (800183c <MX_USART2_UART_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <MX_USART2_UART_Init+0x58>)
 8001822:	2200      	movs	r2, #0
 8001824:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_USART2_UART_Init+0x58>)
 8001828:	f005 fd00 	bl	800722c <HAL_UART_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001832:	f000 f8e1 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200003ec 	.word	0x200003ec
 8001840:	40004400 	.word	0x40004400

08001844 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001848:	4b0d      	ldr	r3, [pc, #52]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 800184a:	4a0e      	ldr	r2, [pc, #56]	; (8001884 <MX_USB_PCD_Init+0x40>)
 800184c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800184e:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 8001850:	2208      	movs	r2, #8
 8001852:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001854:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 8001856:	2202      	movs	r2, #2
 8001858:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 800185c:	2202      	movs	r2, #2
 800185e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 8001862:	2200      	movs	r2, #0
 8001864:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800186c:	4804      	ldr	r0, [pc, #16]	; (8001880 <MX_USB_PCD_Init+0x3c>)
 800186e:	f003 fbd3 	bl	8005018 <HAL_PCD_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001878:	f000 f8be 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000470 	.word	0x20000470
 8001884:	40005c00 	.word	0x40005c00

08001888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08c      	sub	sp, #48	; 0x30
 800188c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800189e:	4b51      	ldr	r3, [pc, #324]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	4a50      	ldr	r2, [pc, #320]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018a8:	6153      	str	r3, [r2, #20]
 80018aa:	4b4e      	ldr	r3, [pc, #312]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018b2:	61bb      	str	r3, [r7, #24]
 80018b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b6:	4b4b      	ldr	r3, [pc, #300]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	4a4a      	ldr	r2, [pc, #296]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018c0:	6153      	str	r3, [r2, #20]
 80018c2:	4b48      	ldr	r3, [pc, #288]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ce:	4b45      	ldr	r3, [pc, #276]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	4a44      	ldr	r2, [pc, #272]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018d8:	6153      	str	r3, [r2, #20]
 80018da:	4b42      	ldr	r3, [pc, #264]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	4b3f      	ldr	r3, [pc, #252]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	4a3e      	ldr	r2, [pc, #248]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f0:	6153      	str	r3, [r2, #20]
 80018f2:	4b3c      	ldr	r3, [pc, #240]	; (80019e4 <MX_GPIO_Init+0x15c>)
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018fe:	4b39      	ldr	r3, [pc, #228]	; (80019e4 <MX_GPIO_Init+0x15c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	4a38      	ldr	r2, [pc, #224]	; (80019e4 <MX_GPIO_Init+0x15c>)
 8001904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001908:	6153      	str	r3, [r2, #20]
 800190a:	4b36      	ldr	r3, [pc, #216]	; (80019e4 <MX_GPIO_Init+0x15c>)
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001916:	4b33      	ldr	r3, [pc, #204]	; (80019e4 <MX_GPIO_Init+0x15c>)
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	4a32      	ldr	r2, [pc, #200]	; (80019e4 <MX_GPIO_Init+0x15c>)
 800191c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001920:	6153      	str	r3, [r2, #20]
 8001922:	4b30      	ldr	r3, [pc, #192]	; (80019e4 <MX_GPIO_Init+0x15c>)
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800192e:	2200      	movs	r2, #0
 8001930:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001934:	482c      	ldr	r0, [pc, #176]	; (80019e8 <MX_GPIO_Init+0x160>)
 8001936:	f003 fa17 	bl	8004d68 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800193a:	2200      	movs	r2, #0
 800193c:	f241 010f 	movw	r1, #4111	; 0x100f
 8001940:	482a      	ldr	r0, [pc, #168]	; (80019ec <MX_GPIO_Init+0x164>)
 8001942:	f003 fa11 	bl	8004d68 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001946:	2200      	movs	r2, #0
 8001948:	215e      	movs	r1, #94	; 0x5e
 800194a:	4829      	ldr	r0, [pc, #164]	; (80019f0 <MX_GPIO_Init+0x168>)
 800194c:	f003 fa0c 	bl	8004d68 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001950:	2337      	movs	r3, #55	; 0x37
 8001952:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001954:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <MX_GPIO_Init+0x16c>)
 8001956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800195c:	f107 031c 	add.w	r3, r7, #28
 8001960:	4619      	mov	r1, r3
 8001962:	4821      	ldr	r0, [pc, #132]	; (80019e8 <MX_GPIO_Init+0x160>)
 8001964:	f003 f886 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001968:	f64f 7308 	movw	r3, #65288	; 0xff08
 800196c:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196e:	2301      	movs	r3, #1
 8001970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001976:	2300      	movs	r3, #0
 8001978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	4619      	mov	r1, r3
 8001980:	4819      	ldr	r0, [pc, #100]	; (80019e8 <MX_GPIO_Init+0x160>)
 8001982:	f003 f877 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001986:	f241 030f 	movw	r3, #4111	; 0x100f
 800198a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198c:	2301      	movs	r3, #1
 800198e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	4619      	mov	r1, r3
 800199e:	4813      	ldr	r0, [pc, #76]	; (80019ec <MX_GPIO_Init+0x164>)
 80019a0:	f003 f868 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019a4:	2301      	movs	r3, #1
 80019a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a8:	2300      	movs	r3, #0
 80019aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 031c 	add.w	r3, r7, #28
 80019b4:	4619      	mov	r1, r3
 80019b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ba:	f003 f85b 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 PD4
                           PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80019be:	235e      	movs	r3, #94	; 0x5e
 80019c0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ce:	f107 031c 	add.w	r3, r7, #28
 80019d2:	4619      	mov	r1, r3
 80019d4:	4806      	ldr	r0, [pc, #24]	; (80019f0 <MX_GPIO_Init+0x168>)
 80019d6:	f003 f84d 	bl	8004a74 <HAL_GPIO_Init>

}
 80019da:	bf00      	nop
 80019dc:	3730      	adds	r7, #48	; 0x30
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	48001000 	.word	0x48001000
 80019ec:	48000800 	.word	0x48000800
 80019f0:	48000c00 	.word	0x48000c00
 80019f4:	10120000 	.word	0x10120000

080019f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019fc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 80019fe:	e7fe      	b.n	80019fe <Error_Handler+0x6>

08001a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a06:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <HAL_MspInit+0x44>)
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	4a0e      	ldr	r2, [pc, #56]	; (8001a44 <HAL_MspInit+0x44>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6193      	str	r3, [r2, #24]
 8001a12:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <HAL_MspInit+0x44>)
 8001a14:	699b      	ldr	r3, [r3, #24]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <HAL_MspInit+0x44>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a08      	ldr	r2, [pc, #32]	; (8001a44 <HAL_MspInit+0x44>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a28:	61d3      	str	r3, [r2, #28]
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_MspInit+0x44>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001a36:	2004      	movs	r0, #4
 8001a38:	f002 ff64 	bl	8004904 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40021000 	.word	0x40021000

08001a48 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08a      	sub	sp, #40	; 0x28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a68:	d12c      	bne.n	8001ac4 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001a6a:	4b18      	ldr	r3, [pc, #96]	; (8001acc <HAL_ADC_MspInit+0x84>)
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	4a17      	ldr	r2, [pc, #92]	; (8001acc <HAL_ADC_MspInit+0x84>)
 8001a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a74:	6153      	str	r3, [r2, #20]
 8001a76:	4b15      	ldr	r3, [pc, #84]	; (8001acc <HAL_ADC_MspInit+0x84>)
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	4b12      	ldr	r3, [pc, #72]	; (8001acc <HAL_ADC_MspInit+0x84>)
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	4a11      	ldr	r2, [pc, #68]	; (8001acc <HAL_ADC_MspInit+0x84>)
 8001a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a8c:	6153      	str	r3, [r2, #20]
 8001a8e:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <HAL_ADC_MspInit+0x84>)
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab0:	f002 ffe0 	bl	8004a74 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 7, 0);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2107      	movs	r1, #7
 8001ab8:	2012      	movs	r0, #18
 8001aba:	f002 ff2e 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001abe:	2012      	movs	r0, #18
 8001ac0:	f002 ff47 	bl	8004952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ac4:	bf00      	nop
 8001ac6:	3728      	adds	r7, #40	; 0x28
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40021000 	.word	0x40021000

08001ad0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	; 0x28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a17      	ldr	r2, [pc, #92]	; (8001b4c <HAL_I2C_MspInit+0x7c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d127      	bne.n	8001b42 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <HAL_I2C_MspInit+0x80>)
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	4a16      	ldr	r2, [pc, #88]	; (8001b50 <HAL_I2C_MspInit+0x80>)
 8001af8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001afc:	6153      	str	r3, [r2, #20]
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <HAL_I2C_MspInit+0x80>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001b0a:	23c0      	movs	r3, #192	; 0xc0
 8001b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b0e:	2312      	movs	r3, #18
 8001b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b12:	2301      	movs	r3, #1
 8001b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b16:	2303      	movs	r3, #3
 8001b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	4619      	mov	r1, r3
 8001b24:	480b      	ldr	r0, [pc, #44]	; (8001b54 <HAL_I2C_MspInit+0x84>)
 8001b26:	f002 ffa5 	bl	8004a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_I2C_MspInit+0x80>)
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	4a08      	ldr	r2, [pc, #32]	; (8001b50 <HAL_I2C_MspInit+0x80>)
 8001b30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b34:	61d3      	str	r3, [r2, #28]
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <HAL_I2C_MspInit+0x80>)
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b42:	bf00      	nop
 8001b44:	3728      	adds	r7, #40	; 0x28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40005400 	.word	0x40005400
 8001b50:	40021000 	.word	0x40021000
 8001b54:	48000400 	.word	0x48000400

08001b58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <HAL_SPI_MspInit+0x7c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d128      	bne.n	8001bcc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b7a:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	4a16      	ldr	r2, [pc, #88]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b84:	6193      	str	r3, [r2, #24]
 8001b86:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b8e:	613b      	str	r3, [r7, #16]
 8001b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	4a10      	ldr	r2, [pc, #64]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b9c:	6153      	str	r3, [r2, #20]
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001baa:	23e0      	movs	r3, #224	; 0xe0
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bba:	2305      	movs	r3, #5
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bc8:	f002 ff54 	bl	8004a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40013000 	.word	0x40013000
 8001bd8:	40021000 	.word	0x40021000

08001bdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bec:	d114      	bne.n	8001c18 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bee:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <HAL_TIM_Base_MspInit+0x78>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	4a18      	ldr	r2, [pc, #96]	; (8001c54 <HAL_TIM_Base_MspInit+0x78>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	61d3      	str	r3, [r2, #28]
 8001bfa:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <HAL_TIM_Base_MspInit+0x78>)
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2100      	movs	r1, #0
 8001c0a:	201c      	movs	r0, #28
 8001c0c:	f002 fe85 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c10:	201c      	movs	r0, #28
 8001c12:	f002 fe9e 	bl	8004952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c16:	e018      	b.n	8001c4a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0e      	ldr	r2, [pc, #56]	; (8001c58 <HAL_TIM_Base_MspInit+0x7c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d113      	bne.n	8001c4a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c22:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <HAL_TIM_Base_MspInit+0x78>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	4a0b      	ldr	r2, [pc, #44]	; (8001c54 <HAL_TIM_Base_MspInit+0x78>)
 8001c28:	f043 0302 	orr.w	r3, r3, #2
 8001c2c:	61d3      	str	r3, [r2, #28]
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_TIM_Base_MspInit+0x78>)
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	201d      	movs	r0, #29
 8001c40:	f002 fe6b 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c44:	201d      	movs	r0, #29
 8001c46:	f002 fe84 	bl	8004952 <HAL_NVIC_EnableIRQ>
}
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40000400 	.word	0x40000400

08001c5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	; 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a1b      	ldr	r2, [pc, #108]	; (8001ce8 <HAL_UART_MspInit+0x8c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d130      	bne.n	8001ce0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c7e:	4b1b      	ldr	r3, [pc, #108]	; (8001cec <HAL_UART_MspInit+0x90>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4a1a      	ldr	r2, [pc, #104]	; (8001cec <HAL_UART_MspInit+0x90>)
 8001c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c88:	61d3      	str	r3, [r2, #28]
 8001c8a:	4b18      	ldr	r3, [pc, #96]	; (8001cec <HAL_UART_MspInit+0x90>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	4b15      	ldr	r3, [pc, #84]	; (8001cec <HAL_UART_MspInit+0x90>)
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	4a14      	ldr	r2, [pc, #80]	; (8001cec <HAL_UART_MspInit+0x90>)
 8001c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca0:	6153      	str	r3, [r2, #20]
 8001ca2:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_UART_MspInit+0x90>)
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cae:	230c      	movs	r3, #12
 8001cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cbe:	2307      	movs	r3, #7
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ccc:	f002 fed2 	bl	8004a74 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	2026      	movs	r0, #38	; 0x26
 8001cd6:	f002 fe20 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cda:	2026      	movs	r0, #38	; 0x26
 8001cdc:	f002 fe39 	bl	8004952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ce0:	bf00      	nop
 8001ce2:	3728      	adds	r7, #40	; 0x28
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40004400 	.word	0x40004400
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a18      	ldr	r2, [pc, #96]	; (8001d70 <HAL_PCD_MspInit+0x80>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d129      	bne.n	8001d66 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <HAL_PCD_MspInit+0x84>)
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_PCD_MspInit+0x84>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d1c:	6153      	str	r3, [r2, #20]
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <HAL_PCD_MspInit+0x84>)
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001d2a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001d3c:	230e      	movs	r3, #14
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d4a:	f002 fe93 	bl	8004a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_PCD_MspInit+0x84>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	4a08      	ldr	r2, [pc, #32]	; (8001d74 <HAL_PCD_MspInit+0x84>)
 8001d54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d58:	61d3      	str	r3, [r2, #28]
 8001d5a:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_PCD_MspInit+0x84>)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001d66:	bf00      	nop
 8001d68:	3728      	adds	r7, #40	; 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40005c00 	.word	0x40005c00
 8001d74:	40021000 	.word	0x40021000

08001d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1) {
 8001d7c:	e7fe      	b.n	8001d7c <NMI_Handler+0x4>

08001d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d82:	e7fe      	b.n	8001d82 <HardFault_Handler+0x4>

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <MemManage_Handler+0x4>

08001d8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8e:	e7fe      	b.n	8001d8e <BusFault_Handler+0x4>

08001d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d94:	e7fe      	b.n	8001d94 <UsageFault_Handler+0x4>

08001d96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc4:	f001 f970 	bl	80030a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	0000      	movs	r0, r0
	...

08001dd0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

	if (timer%4==0){
 8001dd6:	4b2a      	ldr	r3, [pc, #168]	; (8001e80 <ADC1_2_IRQHandler+0xb0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d140      	bne.n	8001e64 <ADC1_2_IRQHandler+0x94>
		int x=HAL_ADC_GetValue(&hadc1);
 8001de2:	4828      	ldr	r0, [pc, #160]	; (8001e84 <ADC1_2_IRQHandler+0xb4>)
 8001de4:	f001 fce0 	bl	80037a8 <HAL_ADC_GetValue>
 8001de8:	4603      	mov	r3, r0
 8001dea:	607b      	str	r3, [r7, #4]
		  int  fx=(int)((float)x*100/4095);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	ee07 3a90 	vmov	s15, r3
 8001df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001e88 <ADC1_2_IRQHandler+0xb8>
 8001dfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dfe:	eddf 6a23 	vldr	s13, [pc, #140]	; 8001e8c <ADC1_2_IRQHandler+0xbc>
 8001e02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e0a:	ee17 3a90 	vmov	r3, s15
 8001e0e:	603b      	str	r3, [r7, #0]
		gameSpeed=0.5+(fx*3.1/200);
 8001e10:	6838      	ldr	r0, [r7, #0]
 8001e12:	f7fe fb87 	bl	8000524 <__aeabi_i2d>
 8001e16:	a318      	add	r3, pc, #96	; (adr r3, 8001e78 <ADC1_2_IRQHandler+0xa8>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fbec 	bl	80005f8 <__aeabi_dmul>
 8001e20:	4603      	mov	r3, r0
 8001e22:	460c      	mov	r4, r1
 8001e24:	4618      	mov	r0, r3
 8001e26:	4621      	mov	r1, r4
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	4b18      	ldr	r3, [pc, #96]	; (8001e90 <ADC1_2_IRQHandler+0xc0>)
 8001e2e:	f7fe fd0d 	bl	800084c <__aeabi_ddiv>
 8001e32:	4603      	mov	r3, r0
 8001e34:	460c      	mov	r4, r1
 8001e36:	4618      	mov	r0, r3
 8001e38:	4621      	mov	r1, r4
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <ADC1_2_IRQHandler+0xc4>)
 8001e40:	f7fe fa24 	bl	800028c <__adddf3>
 8001e44:	4603      	mov	r3, r0
 8001e46:	460c      	mov	r4, r1
 8001e48:	4618      	mov	r0, r3
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	f7fe fde6 	bl	8000a1c <__aeabi_d2f>
 8001e50:	4602      	mov	r2, r0
 8001e52:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <ADC1_2_IRQHandler+0xc8>)
 8001e54:	601a      	str	r2, [r3, #0]
		           HAL_ADC_Start_IT(&hadc1);

		           return;
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e56:	480b      	ldr	r0, [pc, #44]	; (8001e84 <ADC1_2_IRQHandler+0xb4>)
 8001e58:	f001 fcb4 	bl	80037c4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

           HAL_ADC_Start_IT(&hadc1);
 8001e5c:	4809      	ldr	r0, [pc, #36]	; (8001e84 <ADC1_2_IRQHandler+0xb4>)
 8001e5e:	f001 fb63 	bl	8003528 <HAL_ADC_Start_IT>
 8001e62:	e003      	b.n	8001e6c <ADC1_2_IRQHandler+0x9c>
		           HAL_ADC_Start_IT(&hadc1);
 8001e64:	4807      	ldr	r0, [pc, #28]	; (8001e84 <ADC1_2_IRQHandler+0xb4>)
 8001e66:	f001 fb5f 	bl	8003528 <HAL_ADC_Start_IT>
		           return;
 8001e6a:	bf00      	nop
  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd90      	pop	{r4, r7, pc}
 8001e72:	bf00      	nop
 8001e74:	f3af 8000 	nop.w
 8001e78:	cccccccd 	.word	0xcccccccd
 8001e7c:	4008cccc 	.word	0x4008cccc
 8001e80:	200000c4 	.word	0x200000c4
 8001e84:	200002e8 	.word	0x200002e8
 8001e88:	42c80000 	.word	0x42c80000
 8001e8c:	457ff000 	.word	0x457ff000
 8001e90:	40690000 	.word	0x40690000
 8001e94:	3fe00000 	.word	0x3fe00000
 8001e98:	20000008 	.word	0x20000008

08001e9c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ea0:	484b      	ldr	r0, [pc, #300]	; (8001fd0 <TIM2_IRQHandler+0x134>)
 8001ea2:	f004 fdf1 	bl	8006a88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  if (x%4==0){
 8001ea6:	4b4b      	ldr	r3, [pc, #300]	; (8001fd4 <TIM2_IRQHandler+0x138>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d111      	bne.n	8001ed6 <TIM2_IRQHandler+0x3a>
  		sevenSeg(0);
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f000 ffe4 	bl	8002e80 <sevenSeg>
  		BCDtoSev((int)gameSpeed);
 8001eb8:	4b47      	ldr	r3, [pc, #284]	; (8001fd8 <TIM2_IRQHandler+0x13c>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ec2:	ee17 0a90 	vmov	r0, s15
 8001ec6:	f000 ff91 	bl	8002dec <BCDtoSev>
        HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6,0);
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2140      	movs	r1, #64	; 0x40
 8001ece:	4843      	ldr	r0, [pc, #268]	; (8001fdc <TIM2_IRQHandler+0x140>)
 8001ed0:	f002 ff4a 	bl	8004d68 <HAL_GPIO_WritePin>
 8001ed4:	e074      	b.n	8001fc0 <TIM2_IRQHandler+0x124>

  	}else
  	if (x%4==1){
 8001ed6:	4b3f      	ldr	r3, [pc, #252]	; (8001fd4 <TIM2_IRQHandler+0x138>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	425a      	negs	r2, r3
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	f002 0203 	and.w	r2, r2, #3
 8001ee4:	bf58      	it	pl
 8001ee6:	4253      	negpl	r3, r2
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d11c      	bne.n	8001f26 <TIM2_IRQHandler+0x8a>
  		sevenSeg(1);
 8001eec:	2001      	movs	r0, #1
 8001eee:	f000 ffc7 	bl	8002e80 <sevenSeg>
  		BCDtoSev(((int)(gameSpeed*10))%10);
 8001ef2:	4b39      	ldr	r3, [pc, #228]	; (8001fd8 <TIM2_IRQHandler+0x13c>)
 8001ef4:	edd3 7a00 	vldr	s15, [r3]
 8001ef8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f04:	ee17 1a90 	vmov	r1, s15
 8001f08:	4b35      	ldr	r3, [pc, #212]	; (8001fe0 <TIM2_IRQHandler+0x144>)
 8001f0a:	fb83 2301 	smull	r2, r3, r3, r1
 8001f0e:	109a      	asrs	r2, r3, #2
 8001f10:	17cb      	asrs	r3, r1, #31
 8001f12:	1ad2      	subs	r2, r2, r3
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	1aca      	subs	r2, r1, r3
 8001f1e:	4610      	mov	r0, r2
 8001f20:	f000 ff64 	bl	8002dec <BCDtoSev>
 8001f24:	e04c      	b.n	8001fc0 <TIM2_IRQHandler+0x124>
  	}
  	else
  	if (x%4==2){
 8001f26:	4b2b      	ldr	r3, [pc, #172]	; (8001fd4 <TIM2_IRQHandler+0x138>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	425a      	negs	r2, r3
 8001f2c:	f003 0303 	and.w	r3, r3, #3
 8001f30:	f002 0203 	and.w	r2, r2, #3
 8001f34:	bf58      	it	pl
 8001f36:	4253      	negpl	r3, r2
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d11e      	bne.n	8001f7a <TIM2_IRQHandler+0xde>
  		sevenSeg(2);
 8001f3c:	2002      	movs	r0, #2
 8001f3e:	f000 ff9f 	bl	8002e80 <sevenSeg>
  		BCDtoSev((score/10)%10);
 8001f42:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <TIM2_IRQHandler+0x148>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a26      	ldr	r2, [pc, #152]	; (8001fe0 <TIM2_IRQHandler+0x144>)
 8001f48:	fb82 1203 	smull	r1, r2, r2, r3
 8001f4c:	1092      	asrs	r2, r2, #2
 8001f4e:	17db      	asrs	r3, r3, #31
 8001f50:	1ad2      	subs	r2, r2, r3
 8001f52:	4b23      	ldr	r3, [pc, #140]	; (8001fe0 <TIM2_IRQHandler+0x144>)
 8001f54:	fb83 1302 	smull	r1, r3, r3, r2
 8001f58:	1099      	asrs	r1, r3, #2
 8001f5a:	17d3      	asrs	r3, r2, #31
 8001f5c:	1ac9      	subs	r1, r1, r3
 8001f5e:	460b      	mov	r3, r1
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	440b      	add	r3, r1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	1ad1      	subs	r1, r2, r3
 8001f68:	4608      	mov	r0, r1
 8001f6a:	f000 ff3f 	bl	8002dec <BCDtoSev>
        HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6,1);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2140      	movs	r1, #64	; 0x40
 8001f72:	481a      	ldr	r0, [pc, #104]	; (8001fdc <TIM2_IRQHandler+0x140>)
 8001f74:	f002 fef8 	bl	8004d68 <HAL_GPIO_WritePin>
 8001f78:	e022      	b.n	8001fc0 <TIM2_IRQHandler+0x124>

  	}
  	else
  	if (x%4==3){
 8001f7a:	4b16      	ldr	r3, [pc, #88]	; (8001fd4 <TIM2_IRQHandler+0x138>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	425a      	negs	r2, r3
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	f002 0203 	and.w	r2, r2, #3
 8001f88:	bf58      	it	pl
 8001f8a:	4253      	negpl	r3, r2
 8001f8c:	2b03      	cmp	r3, #3
 8001f8e:	d117      	bne.n	8001fc0 <TIM2_IRQHandler+0x124>
  		sevenSeg(3);
 8001f90:	2003      	movs	r0, #3
 8001f92:	f000 ff75 	bl	8002e80 <sevenSeg>
  		BCDtoSev(score%10);
 8001f96:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <TIM2_IRQHandler+0x148>)
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <TIM2_IRQHandler+0x144>)
 8001f9c:	fb83 1302 	smull	r1, r3, r3, r2
 8001fa0:	1099      	asrs	r1, r3, #2
 8001fa2:	17d3      	asrs	r3, r2, #31
 8001fa4:	1ac9      	subs	r1, r1, r3
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	1ad1      	subs	r1, r2, r3
 8001fb0:	4608      	mov	r0, r1
 8001fb2:	f000 ff1b 	bl	8002dec <BCDtoSev>
        HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6,1);
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2140      	movs	r1, #64	; 0x40
 8001fba:	4808      	ldr	r0, [pc, #32]	; (8001fdc <TIM2_IRQHandler+0x140>)
 8001fbc:	f002 fed4 	bl	8004d68 <HAL_GPIO_WritePin>

  	}

  	x++;
 8001fc0:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <TIM2_IRQHandler+0x138>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	4a03      	ldr	r2, [pc, #12]	; (8001fd4 <TIM2_IRQHandler+0x138>)
 8001fc8:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200003a0 	.word	0x200003a0
 8001fd4:	200000b0 	.word	0x200000b0
 8001fd8:	20000008 	.word	0x20000008
 8001fdc:	48000c00 	.word	0x48000c00
 8001fe0:	66666667 	.word	0x66666667
 8001fe4:	200000b8 	.word	0x200000b8

08001fe8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fee:	4857      	ldr	r0, [pc, #348]	; (800214c <TIM3_IRQHandler+0x164>)
 8001ff0:	f004 fd4a 	bl	8006a88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

    timer++;
 8001ff4:	4b56      	ldr	r3, [pc, #344]	; (8002150 <TIM3_IRQHandler+0x168>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	4a55      	ldr	r2, [pc, #340]	; (8002150 <TIM3_IRQHandler+0x168>)
 8001ffc:	6013      	str	r3, [r2, #0]
    switch (gameMode) {
 8001ffe:	4b55      	ldr	r3, [pc, #340]	; (8002154 <TIM3_IRQHandler+0x16c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	3301      	adds	r3, #1
 8002004:	2b07      	cmp	r3, #7
 8002006:	f200 809d 	bhi.w	8002144 <TIM3_IRQHandler+0x15c>
 800200a:	a201      	add	r2, pc, #4	; (adr r2, 8002010 <TIM3_IRQHandler+0x28>)
 800200c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002010:	08002031 	.word	0x08002031
 8002014:	080020cf 	.word	0x080020cf
 8002018:	080020f7 	.word	0x080020f7
 800201c:	08002119 	.word	0x08002119
 8002020:	0800212d 	.word	0x0800212d
 8002024:	08002133 	.word	0x08002133
 8002028:	08002139 	.word	0x08002139
 800202c:	08002139 	.word	0x08002139
        case -1:
            for (int c = 0; c < 4; c++) {
 8002030:	2300      	movs	r3, #0
 8002032:	607b      	str	r3, [r7, #4]
 8002034:	e028      	b.n	8002088 <TIM3_IRQHandler+0xa0>
                for (int i = 0; i < 20; i++) {
 8002036:	2300      	movs	r3, #0
 8002038:	603b      	str	r3, [r7, #0]
 800203a:	e01f      	b.n	800207c <TIM3_IRQHandler+0x94>
                    if (welcomePage[c][i] != 0) {
 800203c:	4946      	ldr	r1, [pc, #280]	; (8002158 <TIM3_IRQHandler+0x170>)
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	4413      	add	r3, r2
 800204c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d010      	beq.n	8002076 <TIM3_IRQHandler+0x8e>
                        setCursor(i, c);
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	6838      	ldr	r0, [r7, #0]
 8002058:	f7fe ff96 	bl	8000f88 <setCursor>
                        write(welcomePage[c][i]);
 800205c:	493e      	ldr	r1, [pc, #248]	; (8002158 <TIM3_IRQHandler+0x170>)
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	4413      	add	r3, r2
 800206c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff f832 	bl	80010da <write>
                for (int i = 0; i < 20; i++) {
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	3301      	adds	r3, #1
 800207a:	603b      	str	r3, [r7, #0]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	2b13      	cmp	r3, #19
 8002080:	dddc      	ble.n	800203c <TIM3_IRQHandler+0x54>
            for (int c = 0; c < 4; c++) {
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3301      	adds	r3, #1
 8002086:	607b      	str	r3, [r7, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b03      	cmp	r3, #3
 800208c:	ddd3      	ble.n	8002036 <TIM3_IRQHandler+0x4e>
                    }
                }
            }
            setCursor(4, 1);
 800208e:	2101      	movs	r1, #1
 8002090:	2004      	movs	r0, #4
 8002092:	f7fe ff79 	bl	8000f88 <setCursor>

//        	   print("s");
//            displayLcd(welcomePage, 0);
//            setCursor(6, 2);

            print("SUPER MARIO");
 8002096:	4831      	ldr	r0, [pc, #196]	; (800215c <TIM3_IRQHandler+0x174>)
 8002098:	f7fe ffbe 	bl	8001018 <print>
            setCursor(5, 3);
 800209c:	2103      	movs	r1, #3
 800209e:	2005      	movs	r0, #5
 80020a0:	f7fe ff72 	bl	8000f88 <setCursor>
            if (timer % 3 == 0) {
 80020a4:	4b2a      	ldr	r3, [pc, #168]	; (8002150 <TIM3_IRQHandler+0x168>)
 80020a6:	6819      	ldr	r1, [r3, #0]
 80020a8:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <TIM3_IRQHandler+0x178>)
 80020aa:	fb83 3201 	smull	r3, r2, r3, r1
 80020ae:	17cb      	asrs	r3, r1, #31
 80020b0:	1ad2      	subs	r2, r2, r3
 80020b2:	4613      	mov	r3, r2
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	4413      	add	r3, r2
 80020b8:	1aca      	subs	r2, r1, r3
 80020ba:	2a00      	cmp	r2, #0
 80020bc:	d103      	bne.n	80020c6 <TIM3_IRQHandler+0xde>
                print("press any key!");
 80020be:	4829      	ldr	r0, [pc, #164]	; (8002164 <TIM3_IRQHandler+0x17c>)
 80020c0:	f7fe ffaa 	bl	8001018 <print>
            } else {
                print("              ");
            }


            break;
 80020c4:	e03e      	b.n	8002144 <TIM3_IRQHandler+0x15c>
                print("              ");
 80020c6:	4828      	ldr	r0, [pc, #160]	; (8002168 <TIM3_IRQHandler+0x180>)
 80020c8:	f7fe ffa6 	bl	8001018 <print>
            break;
 80020cc:	e03a      	b.n	8002144 <TIM3_IRQHandler+0x15c>
        case 0:


            marioX = 2;
 80020ce:	4b27      	ldr	r3, [pc, #156]	; (800216c <TIM3_IRQHandler+0x184>)
 80020d0:	2202      	movs	r2, #2
 80020d2:	601a      	str	r2, [r3, #0]
            marioY = 2;
 80020d4:	4b26      	ldr	r3, [pc, #152]	; (8002170 <TIM3_IRQHandler+0x188>)
 80020d6:	2202      	movs	r2, #2
 80020d8:	601a      	str	r2, [r3, #0]
            setCursor(0, 0);
 80020da:	2100      	movs	r1, #0
 80020dc:	2000      	movs	r0, #0
 80020de:	f7fe ff53 	bl	8000f88 <setCursor>
            createMap();
 80020e2:	f000 fc7d 	bl	80029e0 <createMap>
            showMap();
 80020e6:	f000 fb9f 	bl	8002828 <showMap>
            gameMode++;
 80020ea:	4b1a      	ldr	r3, [pc, #104]	; (8002154 <TIM3_IRQHandler+0x16c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	3301      	adds	r3, #1
 80020f0:	4a18      	ldr	r2, [pc, #96]	; (8002154 <TIM3_IRQHandler+0x16c>)
 80020f2:	6013      	str	r3, [r2, #0]

            break;
 80020f4:	e026      	b.n	8002144 <TIM3_IRQHandler+0x15c>
        case 1:
            updateWindowMarioPosition();//change position of window and mario.mario locate according to window
 80020f6:	f000 f8ad 	bl	8002254 <updateWindowMarioPosition>
            if (dir) {
 80020fa:	4b1e      	ldr	r3, [pc, #120]	; (8002174 <TIM3_IRQHandler+0x18c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <TIM3_IRQHandler+0x12a>
                updateMarioPosition(dir);
 8002102:	4b1c      	ldr	r3, [pc, #112]	; (8002174 <TIM3_IRQHandler+0x18c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f000 f962 	bl	80023d0 <updateMarioPosition>
                dir = 0;
 800210c:	4b19      	ldr	r3, [pc, #100]	; (8002174 <TIM3_IRQHandler+0x18c>)
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]

            }
            updateMap();
 8002112:	f000 f9db 	bl	80024cc <updateMap>

            break;
 8002116:	e015      	b.n	8002144 <TIM3_IRQHandler+0x15c>
        case 2:
            clear();
 8002118:	f7fe ff2c 	bl	8000f74 <clear>
            setCursor(2, 1);
 800211c:	2101      	movs	r1, #1
 800211e:	2002      	movs	r0, #2
 8002120:	f7fe ff32 	bl	8000f88 <setCursor>
            print("press o to resume");
 8002124:	4814      	ldr	r0, [pc, #80]	; (8002178 <TIM3_IRQHandler+0x190>)
 8002126:	f7fe ff77 	bl	8001018 <print>
            break;
 800212a:	e00b      	b.n	8002144 <TIM3_IRQHandler+0x15c>
        case 3:
            gameOverPage();
 800212c:	f000 fd2c 	bl	8002b88 <gameOverPage>
            break;
 8002130:	e008      	b.n	8002144 <TIM3_IRQHandler+0x15c>
        case 4:
            winGamePage();
 8002132:	f000 fdff 	bl	8002d34 <winGamePage>
            break;
 8002136:	e005      	b.n	8002144 <TIM3_IRQHandler+0x15c>
        case 5:
            //TODO in show details page
        case 6:

            heartMarioPage();
 8002138:	f000 fd16 	bl	8002b68 <heartMarioPage>
            gameMode = 0;
 800213c:	4b05      	ldr	r3, [pc, #20]	; (8002154 <TIM3_IRQHandler+0x16c>)
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
            break;
 8002142:	bf00      	nop
    }
  /* USER CODE END TIM3_IRQn 1 */
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	2000029c 	.word	0x2000029c
 8002150:	200000c4 	.word	0x200000c4
 8002154:	20000004 	.word	0x20000004
 8002158:	2000015c 	.word	0x2000015c
 800215c:	08008cf8 	.word	0x08008cf8
 8002160:	55555556 	.word	0x55555556
 8002164:	08008d04 	.word	0x08008d04
 8002168:	08008d14 	.word	0x08008d14
 800216c:	200000bc 	.word	0x200000bc
 8002170:	200000c0 	.word	0x200000c0
 8002174:	200000c8 	.word	0x200000c8
 8002178:	08008d24 	.word	0x08008d24

0800217c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

    // 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002180:	4829      	ldr	r0, [pc, #164]	; (8002228 <USART2_IRQHandler+0xac>)
 8002182:	f005 f973 	bl	800746c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
    if (gameMode == -1) {
 8002186:	4b29      	ldr	r3, [pc, #164]	; (800222c <USART2_IRQHandler+0xb0>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800218e:	d102      	bne.n	8002196 <USART2_IRQHandler+0x1a>
        gameMode = 0;
 8002190:	4b26      	ldr	r3, [pc, #152]	; (800222c <USART2_IRQHandler+0xb0>)
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
    }
    if (data[0] == 'r') {
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <USART2_IRQHandler+0xb4>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b72      	cmp	r3, #114	; 0x72
 800219c:	d105      	bne.n	80021aa <USART2_IRQHandler+0x2e>
    	windowDir=1;
 800219e:	4b25      	ldr	r3, [pc, #148]	; (8002234 <USART2_IRQHandler+0xb8>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	601a      	str	r2, [r3, #0]
        dir = 1;
 80021a4:	4b24      	ldr	r3, [pc, #144]	; (8002238 <USART2_IRQHandler+0xbc>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
    }

    if (data[0] == 'l') {
 80021aa:	4b21      	ldr	r3, [pc, #132]	; (8002230 <USART2_IRQHandler+0xb4>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b6c      	cmp	r3, #108	; 0x6c
 80021b0:	d107      	bne.n	80021c2 <USART2_IRQHandler+0x46>
    	windowDir=-1;
 80021b2:	4b20      	ldr	r3, [pc, #128]	; (8002234 <USART2_IRQHandler+0xb8>)
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021b8:	601a      	str	r2, [r3, #0]
        dir = -1;
 80021ba:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <USART2_IRQHandler+0xbc>)
 80021bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021c0:	601a      	str	r2, [r3, #0]
    }
    if (data[0] == 'p') {
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <USART2_IRQHandler+0xb4>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b70      	cmp	r3, #112	; 0x70
 80021c8:	d102      	bne.n	80021d0 <USART2_IRQHandler+0x54>
        gameMode = 2;
 80021ca:	4b18      	ldr	r3, [pc, #96]	; (800222c <USART2_IRQHandler+0xb0>)
 80021cc:	2202      	movs	r2, #2
 80021ce:	601a      	str	r2, [r3, #0]
    }

    if (data[0] == 'o') {
 80021d0:	4b17      	ldr	r3, [pc, #92]	; (8002230 <USART2_IRQHandler+0xb4>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b6f      	cmp	r3, #111	; 0x6f
 80021d6:	d102      	bne.n	80021de <USART2_IRQHandler+0x62>
        gameMode = 0;
 80021d8:	4b14      	ldr	r3, [pc, #80]	; (800222c <USART2_IRQHandler+0xb0>)
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
    }

    if (data[0] == 'u') {
 80021de:	4b14      	ldr	r3, [pc, #80]	; (8002230 <USART2_IRQHandler+0xb4>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b75      	cmp	r3, #117	; 0x75
 80021e4:	d119      	bne.n	800221a <USART2_IRQHandler+0x9e>
        //if under ario!=0

        if (lastLcd[marioY + 1][marioX] != 0) {
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <USART2_IRQHandler+0xc0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	4b14      	ldr	r3, [pc, #80]	; (8002240 <USART2_IRQHandler+0xc4>)
 80021ee:	6819      	ldr	r1, [r3, #0]
 80021f0:	4814      	ldr	r0, [pc, #80]	; (8002244 <USART2_IRQHandler+0xc8>)
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00a      	beq.n	800221a <USART2_IRQHandler+0x9e>
        	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 8002204:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002208:	480f      	ldr	r0, [pc, #60]	; (8002248 <USART2_IRQHandler+0xcc>)
 800220a:	f002 fdc5 	bl	8004d98 <HAL_GPIO_TogglePin>
            jump = 1;
 800220e:	4b0f      	ldr	r3, [pc, #60]	; (800224c <USART2_IRQHandler+0xd0>)
 8002210:	2201      	movs	r2, #1
 8002212:	601a      	str	r2, [r3, #0]
            jumpLimit = 3;
 8002214:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <USART2_IRQHandler+0xd4>)
 8002216:	2203      	movs	r2, #3
 8002218:	601a      	str	r2, [r3, #0]
        }
    }
    HAL_UART_Receive_IT(&huart2, data, sizeof(data));
 800221a:	2201      	movs	r2, #1
 800221c:	4904      	ldr	r1, [pc, #16]	; (8002230 <USART2_IRQHandler+0xb4>)
 800221e:	4802      	ldr	r0, [pc, #8]	; (8002228 <USART2_IRQHandler+0xac>)
 8002220:	f005 f8e6 	bl	80073f0 <HAL_UART_Receive_IT>

  /* USER CODE END USART2_IRQn 1 */
}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}
 8002228:	200003ec 	.word	0x200003ec
 800222c:	20000004 	.word	0x20000004
 8002230:	20000338 	.word	0x20000338
 8002234:	2000001c 	.word	0x2000001c
 8002238:	200000c8 	.word	0x200000c8
 800223c:	200000c0 	.word	0x200000c0
 8002240:	200000bc 	.word	0x200000bc
 8002244:	20000b1c 	.word	0x20000b1c
 8002248:	48000800 	.word	0x48000800
 800224c:	20000014 	.word	0x20000014
 8002250:	20000018 	.word	0x20000018

08002254 <updateWindowMarioPosition>:

/* USER CODE BEGIN 1 */
void updateWindowMarioPosition() {
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
    if (jump != 0) {
 800225a:	4b53      	ldr	r3, [pc, #332]	; (80023a8 <updateWindowMarioPosition+0x154>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d036      	beq.n	80022d0 <updateWindowMarioPosition+0x7c>
        float check1 = w + (gameSpeed);
 8002262:	4b52      	ldr	r3, [pc, #328]	; (80023ac <updateWindowMarioPosition+0x158>)
 8002264:	ed93 7a00 	vldr	s14, [r3]
 8002268:	4b51      	ldr	r3, [pc, #324]	; (80023b0 <updateWindowMarioPosition+0x15c>)
 800226a:	edd3 7a00 	vldr	s15, [r3]
 800226e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002272:	edc7 7a01 	vstr	s15, [r7, #4]
        if ((int) check1 != (int) w) {
 8002276:	edd7 7a01 	vldr	s15, [r7, #4]
 800227a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800227e:	ee17 2a90 	vmov	r2, s15
 8002282:	4b4a      	ldr	r3, [pc, #296]	; (80023ac <updateWindowMarioPosition+0x158>)
 8002284:	edd3 7a00 	vldr	s15, [r3]
 8002288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800228c:	ee17 3a90 	vmov	r3, s15
 8002290:	429a      	cmp	r2, r3
 8002292:	d01a      	beq.n	80022ca <updateWindowMarioPosition+0x76>
            if (marioY <= 0) {
 8002294:	4b47      	ldr	r3, [pc, #284]	; (80023b4 <updateWindowMarioPosition+0x160>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	dc03      	bgt.n	80022a4 <updateWindowMarioPosition+0x50>
                jump = -1;
 800229c:	4b42      	ldr	r3, [pc, #264]	; (80023a8 <updateWindowMarioPosition+0x154>)
 800229e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022a2:	601a      	str	r2, [r3, #0]
            }
            if (jump == 1) {
 80022a4:	4b40      	ldr	r3, [pc, #256]	; (80023a8 <updateWindowMarioPosition+0x154>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d104      	bne.n	80022b6 <updateWindowMarioPosition+0x62>
                marioYTmp--;
 80022ac:	4b42      	ldr	r3, [pc, #264]	; (80023b8 <updateWindowMarioPosition+0x164>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	4a41      	ldr	r2, [pc, #260]	; (80023b8 <updateWindowMarioPosition+0x164>)
 80022b4:	6013      	str	r3, [r2, #0]
            }
            if (jump == -1) {
 80022b6:	4b3c      	ldr	r3, [pc, #240]	; (80023a8 <updateWindowMarioPosition+0x154>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022be:	d104      	bne.n	80022ca <updateWindowMarioPosition+0x76>
                marioYTmp++;
 80022c0:	4b3d      	ldr	r3, [pc, #244]	; (80023b8 <updateWindowMarioPosition+0x164>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	3301      	adds	r3, #1
 80022c6:	4a3c      	ldr	r2, [pc, #240]	; (80023b8 <updateWindowMarioPosition+0x164>)
 80022c8:	6013      	str	r3, [r2, #0]
//            if (marioY == 2) {
//                jump = 0;
//            }

        }
        w = check1;
 80022ca:	4a38      	ldr	r2, [pc, #224]	; (80023ac <updateWindowMarioPosition+0x158>)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6013      	str	r3, [r2, #0]
    }

    float check = willChangeMario + (gameSpeed / 4);
 80022d0:	4b37      	ldr	r3, [pc, #220]	; (80023b0 <updateWindowMarioPosition+0x15c>)
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80022da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80022de:	4b37      	ldr	r3, [pc, #220]	; (80023bc <updateWindowMarioPosition+0x168>)
 80022e0:	edd3 7a00 	vldr	s15, [r3]
 80022e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e8:	edc7 7a00 	vstr	s15, [r7]
    if ((int) check != (int) willChangeMario) {
 80022ec:	edd7 7a00 	vldr	s15, [r7]
 80022f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022f4:	ee17 2a90 	vmov	r2, s15
 80022f8:	4b30      	ldr	r3, [pc, #192]	; (80023bc <updateWindowMarioPosition+0x168>)
 80022fa:	edd3 7a00 	vldr	s15, [r3]
 80022fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002302:	ee17 3a90 	vmov	r3, s15
 8002306:	429a      	cmp	r2, r3
 8002308:	d045      	beq.n	8002396 <updateWindowMarioPosition+0x142>
        if (windowDir == 1) {
 800230a:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <updateWindowMarioPosition+0x16c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d11e      	bne.n	8002350 <updateWindowMarioPosition+0xfc>
            windowStart++;
 8002312:	4b2c      	ldr	r3, [pc, #176]	; (80023c4 <updateWindowMarioPosition+0x170>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	3301      	adds	r3, #1
 8002318:	4a2a      	ldr	r2, [pc, #168]	; (80023c4 <updateWindowMarioPosition+0x170>)
 800231a:	6013      	str	r3, [r2, #0]
            windowEnd++;
 800231c:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <updateWindowMarioPosition+0x174>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	3301      	adds	r3, #1
 8002322:	4a29      	ldr	r2, [pc, #164]	; (80023c8 <updateWindowMarioPosition+0x174>)
 8002324:	6013      	str	r3, [r2, #0]
            if (windowEnd > 60) {
 8002326:	4b28      	ldr	r3, [pc, #160]	; (80023c8 <updateWindowMarioPosition+0x174>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2b3c      	cmp	r3, #60	; 0x3c
 800232c:	dd0a      	ble.n	8002344 <updateWindowMarioPosition+0xf0>
                windowEnd = 60;
 800232e:	4b26      	ldr	r3, [pc, #152]	; (80023c8 <updateWindowMarioPosition+0x174>)
 8002330:	223c      	movs	r2, #60	; 0x3c
 8002332:	601a      	str	r2, [r3, #0]
                windowStart = 40;
 8002334:	4b23      	ldr	r3, [pc, #140]	; (80023c4 <updateWindowMarioPosition+0x170>)
 8002336:	2228      	movs	r2, #40	; 0x28
 8002338:	601a      	str	r2, [r3, #0]
                marioX++;
 800233a:	4b24      	ldr	r3, [pc, #144]	; (80023cc <updateWindowMarioPosition+0x178>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a22      	ldr	r2, [pc, #136]	; (80023cc <updateWindowMarioPosition+0x178>)
 8002342:	6013      	str	r3, [r2, #0]
            }
            marioX--;
 8002344:	4b21      	ldr	r3, [pc, #132]	; (80023cc <updateWindowMarioPosition+0x178>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3b01      	subs	r3, #1
 800234a:	4a20      	ldr	r2, [pc, #128]	; (80023cc <updateWindowMarioPosition+0x178>)
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	e022      	b.n	8002396 <updateWindowMarioPosition+0x142>
        } else if (windowDir == -1) {
 8002350:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <updateWindowMarioPosition+0x16c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002358:	d11d      	bne.n	8002396 <updateWindowMarioPosition+0x142>
            windowStart--;
 800235a:	4b1a      	ldr	r3, [pc, #104]	; (80023c4 <updateWindowMarioPosition+0x170>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3b01      	subs	r3, #1
 8002360:	4a18      	ldr	r2, [pc, #96]	; (80023c4 <updateWindowMarioPosition+0x170>)
 8002362:	6013      	str	r3, [r2, #0]
            windowEnd--;
 8002364:	4b18      	ldr	r3, [pc, #96]	; (80023c8 <updateWindowMarioPosition+0x174>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	3b01      	subs	r3, #1
 800236a:	4a17      	ldr	r2, [pc, #92]	; (80023c8 <updateWindowMarioPosition+0x174>)
 800236c:	6013      	str	r3, [r2, #0]
            if (windowStart < 0) {
 800236e:	4b15      	ldr	r3, [pc, #84]	; (80023c4 <updateWindowMarioPosition+0x170>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	da0a      	bge.n	800238c <updateWindowMarioPosition+0x138>
                windowEnd = 20;
 8002376:	4b14      	ldr	r3, [pc, #80]	; (80023c8 <updateWindowMarioPosition+0x174>)
 8002378:	2214      	movs	r2, #20
 800237a:	601a      	str	r2, [r3, #0]
                windowStart = 0;
 800237c:	4b11      	ldr	r3, [pc, #68]	; (80023c4 <updateWindowMarioPosition+0x170>)
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
                marioX--;
 8002382:	4b12      	ldr	r3, [pc, #72]	; (80023cc <updateWindowMarioPosition+0x178>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	3b01      	subs	r3, #1
 8002388:	4a10      	ldr	r2, [pc, #64]	; (80023cc <updateWindowMarioPosition+0x178>)
 800238a:	6013      	str	r3, [r2, #0]
            }
            marioX++;
 800238c:	4b0f      	ldr	r3, [pc, #60]	; (80023cc <updateWindowMarioPosition+0x178>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	4a0e      	ldr	r2, [pc, #56]	; (80023cc <updateWindowMarioPosition+0x178>)
 8002394:	6013      	str	r3, [r2, #0]
        }


    }

    willChangeMario = check;
 8002396:	4a09      	ldr	r2, [pc, #36]	; (80023bc <updateWindowMarioPosition+0x168>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	6013      	str	r3, [r2, #0]


}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	20000014 	.word	0x20000014
 80023ac:	200000d4 	.word	0x200000d4
 80023b0:	20000008 	.word	0x20000008
 80023b4:	200000c0 	.word	0x200000c0
 80023b8:	200000cc 	.word	0x200000cc
 80023bc:	200000d8 	.word	0x200000d8
 80023c0:	2000001c 	.word	0x2000001c
 80023c4:	200000b4 	.word	0x200000b4
 80023c8:	20000010 	.word	0x20000010
 80023cc:	200000bc 	.word	0x200000bc

080023d0 <updateMarioPosition>:

void updateMarioPosition(int dir) {
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
    //dir is -1(left) or +1(right)

    if (dir > 0) {
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	dd3a      	ble.n	8002454 <updateMarioPosition+0x84>
        if (lastLcd[marioY][marioX + 1] == 0) {
 80023de:	4b35      	ldr	r3, [pc, #212]	; (80024b4 <updateMarioPosition+0xe4>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	4b35      	ldr	r3, [pc, #212]	; (80024b8 <updateMarioPosition+0xe8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	1c59      	adds	r1, r3, #1
 80023e8:	4834      	ldr	r0, [pc, #208]	; (80024bc <updateMarioPosition+0xec>)
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d118      	bne.n	800242e <updateMarioPosition+0x5e>
            if (!jump) {
 80023fc:	4b30      	ldr	r3, [pc, #192]	; (80024c0 <updateMarioPosition+0xf0>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <updateMarioPosition+0x40>
                marioX++;
 8002404:	4b2c      	ldr	r3, [pc, #176]	; (80024b8 <updateMarioPosition+0xe8>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	3301      	adds	r3, #1
 800240a:	4a2b      	ldr	r2, [pc, #172]	; (80024b8 <updateMarioPosition+0xe8>)
 800240c:	6013      	str	r3, [r2, #0]
            marioX--;
        } else if (lastLcd[marioY][marioX - 1] == 6) {
            gameMode = 4;
        }
    }
}
 800240e:	e04b      	b.n	80024a8 <updateMarioPosition+0xd8>
            } else if (jumpLimit > 0) {
 8002410:	4b2c      	ldr	r3, [pc, #176]	; (80024c4 <updateMarioPosition+0xf4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	dd47      	ble.n	80024a8 <updateMarioPosition+0xd8>
                marioX++;
 8002418:	4b27      	ldr	r3, [pc, #156]	; (80024b8 <updateMarioPosition+0xe8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	3301      	adds	r3, #1
 800241e:	4a26      	ldr	r2, [pc, #152]	; (80024b8 <updateMarioPosition+0xe8>)
 8002420:	6013      	str	r3, [r2, #0]
                jumpLimit--;
 8002422:	4b28      	ldr	r3, [pc, #160]	; (80024c4 <updateMarioPosition+0xf4>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3b01      	subs	r3, #1
 8002428:	4a26      	ldr	r2, [pc, #152]	; (80024c4 <updateMarioPosition+0xf4>)
 800242a:	6013      	str	r3, [r2, #0]
}
 800242c:	e03c      	b.n	80024a8 <updateMarioPosition+0xd8>
        } else if (lastLcd[marioY][marioX + 1] == 6) {
 800242e:	4b21      	ldr	r3, [pc, #132]	; (80024b4 <updateMarioPosition+0xe4>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	4b21      	ldr	r3, [pc, #132]	; (80024b8 <updateMarioPosition+0xe8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	1c59      	adds	r1, r3, #1
 8002438:	4820      	ldr	r0, [pc, #128]	; (80024bc <updateMarioPosition+0xec>)
 800243a:	4613      	mov	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002448:	2b06      	cmp	r3, #6
 800244a:	d12d      	bne.n	80024a8 <updateMarioPosition+0xd8>
            gameMode = 4;
 800244c:	4b1e      	ldr	r3, [pc, #120]	; (80024c8 <updateMarioPosition+0xf8>)
 800244e:	2204      	movs	r2, #4
 8002450:	601a      	str	r2, [r3, #0]
}
 8002452:	e029      	b.n	80024a8 <updateMarioPosition+0xd8>
    } else if (dir < 0) {
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	da26      	bge.n	80024a8 <updateMarioPosition+0xd8>
        if (lastLcd[marioY][marioX - 1] == 0) {
 800245a:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <updateMarioPosition+0xe4>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	4b16      	ldr	r3, [pc, #88]	; (80024b8 <updateMarioPosition+0xe8>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	1e59      	subs	r1, r3, #1
 8002464:	4815      	ldr	r0, [pc, #84]	; (80024bc <updateMarioPosition+0xec>)
 8002466:	4613      	mov	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d105      	bne.n	8002484 <updateMarioPosition+0xb4>
            marioX--;
 8002478:	4b0f      	ldr	r3, [pc, #60]	; (80024b8 <updateMarioPosition+0xe8>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	3b01      	subs	r3, #1
 800247e:	4a0e      	ldr	r2, [pc, #56]	; (80024b8 <updateMarioPosition+0xe8>)
 8002480:	6013      	str	r3, [r2, #0]
}
 8002482:	e011      	b.n	80024a8 <updateMarioPosition+0xd8>
        } else if (lastLcd[marioY][marioX - 1] == 6) {
 8002484:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <updateMarioPosition+0xe4>)
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <updateMarioPosition+0xe8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	1e59      	subs	r1, r3, #1
 800248e:	480b      	ldr	r0, [pc, #44]	; (80024bc <updateMarioPosition+0xec>)
 8002490:	4613      	mov	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800249e:	2b06      	cmp	r3, #6
 80024a0:	d102      	bne.n	80024a8 <updateMarioPosition+0xd8>
            gameMode = 4;
 80024a2:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <updateMarioPosition+0xf8>)
 80024a4:	2204      	movs	r2, #4
 80024a6:	601a      	str	r2, [r3, #0]
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	200000c0 	.word	0x200000c0
 80024b8:	200000bc 	.word	0x200000bc
 80024bc:	20000b1c 	.word	0x20000b1c
 80024c0:	20000014 	.word	0x20000014
 80024c4:	20000018 	.word	0x20000018
 80024c8:	20000004 	.word	0x20000004

080024cc <updateMap>:

void updateMap() {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b0f0      	sub	sp, #448	; 0x1c0
 80024d0:	af00      	add	r7, sp, #0
//	unsigned char h[100];
//	int s=sprintf(h,"%d",1);
//		HAL_UART_Transmit(&huart2, h, s, 1000);

    int show[4][20];
    for (int i = windowStart, j = 0; i < windowEnd; i++, j++) {
 80024d2:	4bc6      	ldr	r3, [pc, #792]	; (80027ec <updateMap+0x320>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80024da:	2300      	movs	r3, #0
 80024dc:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80024e0:	e03b      	b.n	800255a <updateMap+0x8e>
        show[0][j] = map[0][i];
 80024e2:	4ac3      	ldr	r2, [pc, #780]	; (80027f0 <updateMap+0x324>)
 80024e4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80024e8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80024ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80024f0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80024f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        show[1][j] = map[1][i];
 80024f8:	4abd      	ldr	r2, [pc, #756]	; (80027f0 <updateMap+0x324>)
 80024fa:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80024fe:	333c      	adds	r3, #60	; 0x3c
 8002500:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002504:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002508:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800250c:	3214      	adds	r2, #20
 800250e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        show[2][j] = map[2][i];
 8002512:	4ab7      	ldr	r2, [pc, #732]	; (80027f0 <updateMap+0x324>)
 8002514:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8002518:	3378      	adds	r3, #120	; 0x78
 800251a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800251e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002522:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002526:	3228      	adds	r2, #40	; 0x28
 8002528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        show[3][j] = map[3][i];
 800252c:	4ab0      	ldr	r2, [pc, #704]	; (80027f0 <updateMap+0x324>)
 800252e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8002532:	33b4      	adds	r3, #180	; 0xb4
 8002534:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002538:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800253c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002540:	323c      	adds	r2, #60	; 0x3c
 8002542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = windowStart, j = 0; i < windowEnd; i++, j++) {
 8002546:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800254a:	3301      	adds	r3, #1
 800254c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002550:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8002554:	3301      	adds	r3, #1
 8002556:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 800255a:	4ba6      	ldr	r3, [pc, #664]	; (80027f4 <updateMap+0x328>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002562:	429a      	cmp	r2, r3
 8002564:	dbbd      	blt.n	80024e2 <updateMap+0x16>
    }
    if (show[marioY + marioYTmp][marioX] == 0) {
 8002566:	4ba4      	ldr	r3, [pc, #656]	; (80027f8 <updateMap+0x32c>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	4ba4      	ldr	r3, [pc, #656]	; (80027fc <updateMap+0x330>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	441a      	add	r2, r3
 8002570:	4ba3      	ldr	r3, [pc, #652]	; (8002800 <updateMap+0x334>)
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4403      	add	r3, r0
 8002582:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10e      	bne.n	80025a8 <updateMap+0xdc>
        if (marioY + marioYTmp >= 0) {
 800258a:	4b9b      	ldr	r3, [pc, #620]	; (80027f8 <updateMap+0x32c>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	4b9b      	ldr	r3, [pc, #620]	; (80027fc <updateMap+0x330>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4413      	add	r3, r2
 8002594:	2b00      	cmp	r3, #0
 8002596:	db4f      	blt.n	8002638 <updateMap+0x16c>
            marioY += marioYTmp;
 8002598:	4b97      	ldr	r3, [pc, #604]	; (80027f8 <updateMap+0x32c>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b97      	ldr	r3, [pc, #604]	; (80027fc <updateMap+0x330>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4413      	add	r3, r2
 80025a2:	4a95      	ldr	r2, [pc, #596]	; (80027f8 <updateMap+0x32c>)
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e047      	b.n	8002638 <updateMap+0x16c>

        }
    } else {
        if (jump == 1) {
 80025a8:	4b96      	ldr	r3, [pc, #600]	; (8002804 <updateMap+0x338>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d103      	bne.n	80025b8 <updateMap+0xec>
            jump = -1;
 80025b0:	4b94      	ldr	r3, [pc, #592]	; (8002804 <updateMap+0x338>)
 80025b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025b6:	601a      	str	r2, [r3, #0]
        }
        if (show[marioY - 1][marioX] == 5) {
 80025b8:	4b8f      	ldr	r3, [pc, #572]	; (80027f8 <updateMap+0x32c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	1e5a      	subs	r2, r3, #1
 80025be:	4b90      	ldr	r3, [pc, #576]	; (8002800 <updateMap+0x334>)
 80025c0:	6818      	ldr	r0, [r3, #0]
 80025c2:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80025c6:	4613      	mov	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4403      	add	r3, r0
 80025d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80025d4:	2b05      	cmp	r3, #5
 80025d6:	d11c      	bne.n	8002612 <updateMap+0x146>
            score++;
 80025d8:	4b8b      	ldr	r3, [pc, #556]	; (8002808 <updateMap+0x33c>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	3301      	adds	r3, #1
 80025de:	4a8a      	ldr	r2, [pc, #552]	; (8002808 <updateMap+0x33c>)
 80025e0:	6013      	str	r3, [r2, #0]
            HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 80025e2:	2201      	movs	r2, #1
 80025e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025e8:	4888      	ldr	r0, [pc, #544]	; (800280c <updateMap+0x340>)
 80025ea:	f002 fbbd 	bl	8004d68 <HAL_GPIO_WritePin>
            unsigned char h[100];
            int sq = sprintf(h, "%d", score);
 80025ee:	4b86      	ldr	r3, [pc, #536]	; (8002808 <updateMap+0x33c>)
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	463b      	mov	r3, r7
 80025f4:	4986      	ldr	r1, [pc, #536]	; (8002810 <updateMap+0x344>)
 80025f6:	4618      	mov	r0, r3
 80025f8:	f005 ff14 	bl	8008424 <siprintf>
 80025fc:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
            HAL_UART_Transmit(&huart2, h, sq, 1000);
 8002600:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002604:	b29a      	uxth	r2, r3
 8002606:	4639      	mov	r1, r7
 8002608:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800260c:	4881      	ldr	r0, [pc, #516]	; (8002814 <updateMap+0x348>)
 800260e:	f004 fe5b 	bl	80072c8 <HAL_UART_Transmit>

        }
        if (show[marioY + 1][marioX] == 6) {
 8002612:	4b79      	ldr	r3, [pc, #484]	; (80027f8 <updateMap+0x32c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	1c5a      	adds	r2, r3, #1
 8002618:	4b79      	ldr	r3, [pc, #484]	; (8002800 <updateMap+0x334>)
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4403      	add	r3, r0
 800262a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800262e:	2b06      	cmp	r3, #6
 8002630:	d102      	bne.n	8002638 <updateMap+0x16c>
            gameMode = 4;
 8002632:	4b79      	ldr	r3, [pc, #484]	; (8002818 <updateMap+0x34c>)
 8002634:	2204      	movs	r2, #4
 8002636:	601a      	str	r2, [r3, #0]
        }
    }
    marioYTmp = 0;
 8002638:	4b70      	ldr	r3, [pc, #448]	; (80027fc <updateMap+0x330>)
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
    show[marioY][marioX] = 2;
 800263e:	4b6e      	ldr	r3, [pc, #440]	; (80027f8 <updateMap+0x32c>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <updateMap+0x334>)
 8002644:	6818      	ldr	r0, [r3, #0]
 8002646:	f107 0164 	add.w	r1, r7, #100	; 0x64
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4403      	add	r3, r0
 8002654:	2202      	movs	r2, #2
 8002656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    show[0][0] = 9;
 800265a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800265e:	2209      	movs	r2, #9
 8002660:	601a      	str	r2, [r3, #0]
    show[1][0] = 9;
 8002662:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002666:	2209      	movs	r2, #9
 8002668:	651a      	str	r2, [r3, #80]	; 0x50
    show[2][0] = 9;
 800266a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800266e:	2209      	movs	r2, #9
 8002670:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    show[3][0] = 9;
 8002674:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002678:	2209      	movs	r2, #9
 800267a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

    for (int c = 0; c < 4; c++) {
 800267e:	2300      	movs	r3, #0
 8002680:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 8002684:	e042      	b.n	800270c <updateMap+0x240>
        for (int i = 0; i < 20; i++) {
 8002686:	2300      	movs	r3, #0
 8002688:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 800268c:	e035      	b.n	80026fa <updateMap+0x22e>
            if (lastLcd[c][i] != show[c][i]) {
 800268e:	4963      	ldr	r1, [pc, #396]	; (800281c <updateMap+0x350>)
 8002690:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002694:	4613      	mov	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 80026a0:	4413      	add	r3, r2
 80026a2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80026a6:	f107 0064 	add.w	r0, r7, #100	; 0x64
 80026aa:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 80026ba:	4413      	add	r3, r2
 80026bc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80026c0:	4299      	cmp	r1, r3
 80026c2:	d015      	beq.n	80026f0 <updateMap+0x224>
                setCursor(i, c);
 80026c4:	f8d7 11b4 	ldr.w	r1, [r7, #436]	; 0x1b4
 80026c8:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 80026cc:	f7fe fc5c 	bl	8000f88 <setCursor>
                write(show[c][i]);
 80026d0:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80026d4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 80026e4:	4413      	add	r3, r2
 80026e6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7fe fcf5 	bl	80010da <write>
        for (int i = 0; i < 20; i++) {
 80026f0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80026f4:	3301      	adds	r3, #1
 80026f6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80026fa:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80026fe:	2b13      	cmp	r3, #19
 8002700:	ddc5      	ble.n	800268e <updateMap+0x1c2>
    for (int c = 0; c < 4; c++) {
 8002702:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002706:	3301      	adds	r3, #1
 8002708:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 800270c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002710:	2b03      	cmp	r3, #3
 8002712:	ddb8      	ble.n	8002686 <updateMap+0x1ba>
            }
        }
    }
    for (int c = 0; c < 4; c++) {
 8002714:	2300      	movs	r3, #0
 8002716:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 800271a:	e02a      	b.n	8002772 <updateMap+0x2a6>
        for (int i = 0; i < 20; i++) {
 800271c:	2300      	movs	r3, #0
 800271e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002722:	e01d      	b.n	8002760 <updateMap+0x294>
            lastLcd[c][i] = show[c][i];
 8002724:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8002728:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 8002738:	4413      	add	r3, r2
 800273a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800273e:	4837      	ldr	r0, [pc, #220]	; (800281c <updateMap+0x350>)
 8002740:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 8002750:	4413      	add	r3, r2
 8002752:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (int i = 0; i < 20; i++) {
 8002756:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800275a:	3301      	adds	r3, #1
 800275c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002760:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002764:	2b13      	cmp	r3, #19
 8002766:	dddd      	ble.n	8002724 <updateMap+0x258>
    for (int c = 0; c < 4; c++) {
 8002768:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800276c:	3301      	adds	r3, #1
 800276e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8002772:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002776:	2b03      	cmp	r3, #3
 8002778:	ddd0      	ble.n	800271c <updateMap+0x250>
        }
    }
    marioLeftRight = 0;
 800277a:	4b29      	ldr	r3, [pc, #164]	; (8002820 <updateMap+0x354>)
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
    if (marioY >= 3 || marioX <= 0) {
 8002780:	4b1d      	ldr	r3, [pc, #116]	; (80027f8 <updateMap+0x32c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b02      	cmp	r3, #2
 8002786:	dc03      	bgt.n	8002790 <updateMap+0x2c4>
 8002788:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <updateMap+0x334>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	dc27      	bgt.n	80027e0 <updateMap+0x314>
        heart--;
 8002790:	4b24      	ldr	r3, [pc, #144]	; (8002824 <updateMap+0x358>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	3b01      	subs	r3, #1
 8002796:	4a23      	ldr	r2, [pc, #140]	; (8002824 <updateMap+0x358>)
 8002798:	6013      	str	r3, [r2, #0]
        decLed();
 800279a:	f000 fba7 	bl	8002eec <decLed>
        marioY = 2;
 800279e:	4b16      	ldr	r3, [pc, #88]	; (80027f8 <updateMap+0x32c>)
 80027a0:	2202      	movs	r2, #2
 80027a2:	601a      	str	r2, [r3, #0]
        marioX = 2;
 80027a4:	4b16      	ldr	r3, [pc, #88]	; (8002800 <updateMap+0x334>)
 80027a6:	2202      	movs	r2, #2
 80027a8:	601a      	str	r2, [r3, #0]
        clear();
 80027aa:	f7fe fbe3 	bl	8000f74 <clear>
        if (heart == 0) {
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <updateMap+0x358>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d103      	bne.n	80027be <updateMap+0x2f2>
            gameMode = 3;
 80027b6:	4b18      	ldr	r3, [pc, #96]	; (8002818 <updateMap+0x34c>)
 80027b8:	2203      	movs	r2, #3
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	e002      	b.n	80027c4 <updateMap+0x2f8>
        } else {
            gameMode = 6;
 80027be:	4b16      	ldr	r3, [pc, #88]	; (8002818 <updateMap+0x34c>)
 80027c0:	2206      	movs	r2, #6
 80027c2:	601a      	str	r2, [r3, #0]
        }
        if (windowStart > 2) {
 80027c4:	4b09      	ldr	r3, [pc, #36]	; (80027ec <updateMap+0x320>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	dd09      	ble.n	80027e0 <updateMap+0x314>
            windowStart -= 2;
 80027cc:	4b07      	ldr	r3, [pc, #28]	; (80027ec <updateMap+0x320>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3b02      	subs	r3, #2
 80027d2:	4a06      	ldr	r2, [pc, #24]	; (80027ec <updateMap+0x320>)
 80027d4:	6013      	str	r3, [r2, #0]
            windowEnd -= 2;
 80027d6:	4b07      	ldr	r3, [pc, #28]	; (80027f4 <updateMap+0x328>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3b02      	subs	r3, #2
 80027dc:	4a05      	ldr	r2, [pc, #20]	; (80027f4 <updateMap+0x328>)
 80027de:	6013      	str	r3, [r2, #0]

        }
    }
}
 80027e0:	bf00      	nop
 80027e2:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200000b4 	.word	0x200000b4
 80027f0:	2000075c 	.word	0x2000075c
 80027f4:	20000010 	.word	0x20000010
 80027f8:	200000c0 	.word	0x200000c0
 80027fc:	200000cc 	.word	0x200000cc
 8002800:	200000bc 	.word	0x200000bc
 8002804:	20000014 	.word	0x20000014
 8002808:	200000b8 	.word	0x200000b8
 800280c:	48001000 	.word	0x48001000
 8002810:	08008d38 	.word	0x08008d38
 8002814:	200003ec 	.word	0x200003ec
 8002818:	20000004 	.word	0x20000004
 800281c:	20000b1c 	.word	0x20000b1c
 8002820:	200000d0 	.word	0x200000d0
 8002824:	2000000c 	.word	0x2000000c

08002828 <showMap>:

void showMap() {
 8002828:	b580      	push	{r7, lr}
 800282a:	b0d6      	sub	sp, #344	; 0x158
 800282c:	af00      	add	r7, sp, #0

    int show[4][20];
    if (windowEnd >= 59) {
 800282e:	4b66      	ldr	r3, [pc, #408]	; (80029c8 <showMap+0x1a0>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b3a      	cmp	r3, #58	; 0x3a
 8002834:	f300 80c2 	bgt.w	80029bc <showMap+0x194>
        return;
    }
    for (int i = windowStart, j = 0; i < windowEnd; i++, j++) {
 8002838:	4b64      	ldr	r3, [pc, #400]	; (80029cc <showMap+0x1a4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002840:	2300      	movs	r3, #0
 8002842:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002846:	e037      	b.n	80028b8 <showMap+0x90>
        show[0][j] = map[0][i];
 8002848:	4a61      	ldr	r2, [pc, #388]	; (80029d0 <showMap+0x1a8>)
 800284a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800284e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002852:	463b      	mov	r3, r7
 8002854:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8002858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        show[1][j] = map[1][i];
 800285c:	4a5c      	ldr	r2, [pc, #368]	; (80029d0 <showMap+0x1a8>)
 800285e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002862:	333c      	adds	r3, #60	; 0x3c
 8002864:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002868:	463b      	mov	r3, r7
 800286a:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800286e:	3214      	adds	r2, #20
 8002870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        show[2][j] = map[2][i];
 8002874:	4a56      	ldr	r2, [pc, #344]	; (80029d0 <showMap+0x1a8>)
 8002876:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800287a:	3378      	adds	r3, #120	; 0x78
 800287c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002880:	463b      	mov	r3, r7
 8002882:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8002886:	3228      	adds	r2, #40	; 0x28
 8002888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        show[3][j] = map[3][i];
 800288c:	4a50      	ldr	r2, [pc, #320]	; (80029d0 <showMap+0x1a8>)
 800288e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002892:	33b4      	adds	r3, #180	; 0xb4
 8002894:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002898:	463b      	mov	r3, r7
 800289a:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800289e:	323c      	adds	r2, #60	; 0x3c
 80028a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = windowStart, j = 0; i < windowEnd; i++, j++) {
 80028a4:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80028a8:	3301      	adds	r3, #1
 80028aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80028ae:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80028b2:	3301      	adds	r3, #1
 80028b4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80028b8:	4b43      	ldr	r3, [pc, #268]	; (80029c8 <showMap+0x1a0>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80028c0:	429a      	cmp	r2, r3
 80028c2:	dbc1      	blt.n	8002848 <showMap+0x20>
    }
    show[marioY][marioX] = 2;
 80028c4:	4b43      	ldr	r3, [pc, #268]	; (80029d4 <showMap+0x1ac>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	4b43      	ldr	r3, [pc, #268]	; (80029d8 <showMap+0x1b0>)
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	4639      	mov	r1, r7
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4403      	add	r3, r0
 80028d8:	2202      	movs	r2, #2
 80028da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    show[0][0] = 9;
 80028de:	463b      	mov	r3, r7
 80028e0:	2209      	movs	r2, #9
 80028e2:	601a      	str	r2, [r3, #0]
    show[1][0] = 9;
 80028e4:	463b      	mov	r3, r7
 80028e6:	2209      	movs	r2, #9
 80028e8:	651a      	str	r2, [r3, #80]	; 0x50
    show[2][0] = 9;
 80028ea:	463b      	mov	r3, r7
 80028ec:	2209      	movs	r2, #9
 80028ee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    show[3][0] = 9;
 80028f2:	463b      	mov	r3, r7
 80028f4:	2209      	movs	r2, #9
 80028f6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

    for (int c = 0; c < 4; c++) {
 80028fa:	2300      	movs	r3, #0
 80028fc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002900:	e025      	b.n	800294e <showMap+0x126>
        setCursor(0, c);
 8002902:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8002906:	2000      	movs	r0, #0
 8002908:	f7fe fb3e 	bl	8000f88 <setCursor>
        for (int i = 0; i < 20; i++) {
 800290c:	2300      	movs	r3, #0
 800290e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8002912:	e013      	b.n	800293c <showMap+0x114>
            write(show[c][i]);
 8002914:	4639      	mov	r1, r7
 8002916:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800291a:	4613      	mov	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	4413      	add	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002926:	4413      	add	r3, r2
 8002928:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fbd4 	bl	80010da <write>
        for (int i = 0; i < 20; i++) {
 8002932:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002936:	3301      	adds	r3, #1
 8002938:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800293c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002940:	2b13      	cmp	r3, #19
 8002942:	dde7      	ble.n	8002914 <showMap+0xec>
    for (int c = 0; c < 4; c++) {
 8002944:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002948:	3301      	adds	r3, #1
 800294a:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800294e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002952:	2b03      	cmp	r3, #3
 8002954:	ddd5      	ble.n	8002902 <showMap+0xda>

        }
    }
    for (int c = 0; c < 4; c++) {
 8002956:	2300      	movs	r3, #0
 8002958:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800295c:	e029      	b.n	80029b2 <showMap+0x18a>
        for (int i = 0; i < 20; i++) {
 800295e:	2300      	movs	r3, #0
 8002960:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8002964:	e01c      	b.n	80029a0 <showMap+0x178>
            lastLcd[c][i] = show[c][i];
 8002966:	4639      	mov	r1, r7
 8002968:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8002978:	4413      	add	r3, r2
 800297a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800297e:	4817      	ldr	r0, [pc, #92]	; (80029dc <showMap+0x1b4>)
 8002980:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8002990:	4413      	add	r3, r2
 8002992:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (int i = 0; i < 20; i++) {
 8002996:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800299a:	3301      	adds	r3, #1
 800299c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80029a0:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80029a4:	2b13      	cmp	r3, #19
 80029a6:	ddde      	ble.n	8002966 <showMap+0x13e>
    for (int c = 0; c < 4; c++) {
 80029a8:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80029ac:	3301      	adds	r3, #1
 80029ae:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80029b2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	ddd1      	ble.n	800295e <showMap+0x136>
 80029ba:	e000      	b.n	80029be <showMap+0x196>
        return;
 80029bc:	bf00      	nop
        }
    }
}
 80029be:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000010 	.word	0x20000010
 80029cc:	200000b4 	.word	0x200000b4
 80029d0:	2000075c 	.word	0x2000075c
 80029d4:	200000c0 	.word	0x200000c0
 80029d8:	200000bc 	.word	0x200000bc
 80029dc:	20000b1c 	.word	0x20000b1c

080029e0 <createMap>:
    map[2][17] = 6;
    map[2][26] = 7;

}

void createMap() {
 80029e0:	b590      	push	{r4, r7, lr}
 80029e2:	b087      	sub	sp, #28
 80029e4:	af00      	add	r7, sp, #0
    srand(time(NULL));
 80029e6:	2000      	movs	r0, #0
 80029e8:	f005 fd3c 	bl	8008464 <time>
 80029ec:	4603      	mov	r3, r0
 80029ee:	460c      	mov	r4, r1
 80029f0:	4618      	mov	r0, r3
 80029f2:	f005 fcbf 	bl	8008374 <srand>
    for (int i = 0; i < 4; i++) {
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	e016      	b.n	8002a2a <createMap+0x4a>
        for (int j = 0; j < 60; j++) {
 80029fc:	2300      	movs	r3, #0
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	e00d      	b.n	8002a1e <createMap+0x3e>
            map[i][j] = 0;
 8002a02:	4955      	ldr	r1, [pc, #340]	; (8002b58 <createMap+0x178>)
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4613      	mov	r3, r2
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	1a9b      	subs	r3, r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4413      	add	r3, r2
 8002a12:	2200      	movs	r2, #0
 8002a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int j = 0; j < 60; j++) {
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	2b3b      	cmp	r3, #59	; 0x3b
 8002a22:	ddee      	ble.n	8002a02 <createMap+0x22>
    for (int i = 0; i < 4; i++) {
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	dde5      	ble.n	80029fc <createMap+0x1c>
        }
    }
    int r = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	603b      	str	r3, [r7, #0]
    for (int i = 4; i < 60; i++) {
 8002a34:	2304      	movs	r3, #4
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	e022      	b.n	8002a80 <createMap+0xa0>
        r = rand();
 8002a3a:	f005 fcbf 	bl	80083bc <rand>
 8002a3e:	6038      	str	r0, [r7, #0]
        if (r % 7 == 0) {
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	4b46      	ldr	r3, [pc, #280]	; (8002b5c <createMap+0x17c>)
 8002a44:	fb83 1302 	smull	r1, r3, r3, r2
 8002a48:	4413      	add	r3, r2
 8002a4a:	1099      	asrs	r1, r3, #2
 8002a4c:	17d3      	asrs	r3, r2, #31
 8002a4e:	1ac9      	subs	r1, r1, r3
 8002a50:	460b      	mov	r3, r1
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	1a5b      	subs	r3, r3, r1
 8002a56:	1ad1      	subs	r1, r2, r3
 8002a58:	2900      	cmp	r1, #0
 8002a5a:	d104      	bne.n	8002a66 <createMap+0x86>
            map[0][i] = 4;//brick
 8002a5c:	4a3e      	ldr	r2, [pc, #248]	; (8002b58 <createMap+0x178>)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2104      	movs	r1, #4
 8002a62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }
        if (r % 8 == 0) {
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d104      	bne.n	8002a7a <createMap+0x9a>
            map[0][i] = 5;//?
 8002a70:	4a39      	ldr	r2, [pc, #228]	; (8002b58 <createMap+0x178>)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2105      	movs	r1, #5
 8002a76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 4; i < 60; i++) {
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2b3b      	cmp	r3, #59	; 0x3b
 8002a84:	ddd9      	ble.n	8002a3a <createMap+0x5a>
        }

    }

    for (int i = 0; i < 60; i++) {
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
 8002a8a:	e023      	b.n	8002ad4 <createMap+0xf4>
        r = rand();
 8002a8c:	f005 fc96 	bl	80083bc <rand>
 8002a90:	6038      	str	r0, [r7, #0]
        if (r % 12 == 0 && i > 4) {
 8002a92:	6839      	ldr	r1, [r7, #0]
 8002a94:	4b32      	ldr	r3, [pc, #200]	; (8002b60 <createMap+0x180>)
 8002a96:	fb83 2301 	smull	r2, r3, r3, r1
 8002a9a:	105a      	asrs	r2, r3, #1
 8002a9c:	17cb      	asrs	r3, r1, #31
 8002a9e:	1ad2      	subs	r2, r2, r3
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	4413      	add	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	1aca      	subs	r2, r1, r3
 8002aaa:	2a00      	cmp	r2, #0
 8002aac:	d109      	bne.n	8002ac2 <createMap+0xe2>
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	dd06      	ble.n	8002ac2 <createMap+0xe2>
            map[3][i] = 0;//hole
 8002ab4:	4a28      	ldr	r2, [pc, #160]	; (8002b58 <createMap+0x178>)
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	33b4      	adds	r3, #180	; 0xb4
 8002aba:	2100      	movs	r1, #0
 8002abc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002ac0:	e005      	b.n	8002ace <createMap+0xee>

        } else {
            map[3][i] = 3;//ground
 8002ac2:	4a25      	ldr	r2, [pc, #148]	; (8002b58 <createMap+0x178>)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	33b4      	adds	r3, #180	; 0xb4
 8002ac8:	2103      	movs	r1, #3
 8002aca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 60; i++) {
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b3b      	cmp	r3, #59	; 0x3b
 8002ad8:	ddd8      	ble.n	8002a8c <createMap+0xac>

        }

    }
    for (int i = 4; i < 60; i++) {
 8002ada:	2304      	movs	r3, #4
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	e01f      	b.n	8002b20 <createMap+0x140>
        r = rand();
 8002ae0:	f005 fc6c 	bl	80083bc <rand>
 8002ae4:	6038      	str	r0, [r7, #0]
        if (r % 5 == 0 && map[3][i] == 3) {
 8002ae6:	6839      	ldr	r1, [r7, #0]
 8002ae8:	4b1e      	ldr	r3, [pc, #120]	; (8002b64 <createMap+0x184>)
 8002aea:	fb83 2301 	smull	r2, r3, r3, r1
 8002aee:	105a      	asrs	r2, r3, #1
 8002af0:	17cb      	asrs	r3, r1, #31
 8002af2:	1ad2      	subs	r2, r2, r3
 8002af4:	4613      	mov	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4413      	add	r3, r2
 8002afa:	1aca      	subs	r2, r1, r3
 8002afc:	2a00      	cmp	r2, #0
 8002afe:	d10c      	bne.n	8002b1a <createMap+0x13a>
 8002b00:	4a15      	ldr	r2, [pc, #84]	; (8002b58 <createMap+0x178>)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	33b4      	adds	r3, #180	; 0xb4
 8002b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d105      	bne.n	8002b1a <createMap+0x13a>
            map[2][i] = 7;//mane
 8002b0e:	4a12      	ldr	r2, [pc, #72]	; (8002b58 <createMap+0x178>)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3378      	adds	r3, #120	; 0x78
 8002b14:	2107      	movs	r1, #7
 8002b16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 4; i < 60; i++) {
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	607b      	str	r3, [r7, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b3b      	cmp	r3, #59	; 0x3b
 8002b24:	dddc      	ble.n	8002ae0 <createMap+0x100>
        }
    }
    map[2][57] = 6;//flag
 8002b26:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <createMap+0x178>)
 8002b28:	2206      	movs	r2, #6
 8002b2a:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
    map[2][58] = 0;//empty
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <createMap+0x178>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
    map[2][59] = 0;//empty
 8002b36:	4b08      	ldr	r3, [pc, #32]	; (8002b58 <createMap+0x178>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
    map[3][58] = 3;
 8002b3e:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <createMap+0x178>)
 8002b40:	2203      	movs	r2, #3
 8002b42:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
    map[3][59] = 3;
 8002b46:	4b04      	ldr	r3, [pc, #16]	; (8002b58 <createMap+0x178>)
 8002b48:	2203      	movs	r2, #3
 8002b4a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8002b4e:	bf00      	nop
 8002b50:	371c      	adds	r7, #28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd90      	pop	{r4, r7, pc}
 8002b56:	bf00      	nop
 8002b58:	2000075c 	.word	0x2000075c
 8002b5c:	92492493 	.word	0x92492493
 8002b60:	2aaaaaab 	.word	0x2aaaaaab
 8002b64:	66666667 	.word	0x66666667

08002b68 <heartMarioPage>:

void heartMarioPage() {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
    clear();
 8002b6c:	f7fe fa02 	bl	8000f74 <clear>
    setCursor(3, 1);
 8002b70:	2101      	movs	r1, #1
 8002b72:	2003      	movs	r0, #3
 8002b74:	f7fe fa08 	bl	8000f88 <setCursor>
    print("OPS! YOU LOST!");
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <heartMarioPage+0x1c>)
 8002b7a:	f7fe fa4d 	bl	8001018 <print>

}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	08008d3c 	.word	0x08008d3c

08002b88 <gameOverPage>:

void gameOverPage() {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b0d2      	sub	sp, #328	; 0x148
 8002b8c:	af00      	add	r7, sp, #0
    int s[4][20];
    for (int c = 0; c < 4; c++) {
 8002b8e:	2300      	movs	r3, #0
 8002b90:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002b94:	e01e      	b.n	8002bd4 <gameOverPage+0x4c>
        for (int i = 0; i < 20; i++) {
 8002b96:	2300      	movs	r3, #0
 8002b98:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8002b9c:	e011      	b.n	8002bc2 <gameOverPage+0x3a>
            s[c][i] = 0;
 8002b9e:	4639      	mov	r1, r7
 8002ba0:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8002bb0:	4413      	add	r3, r2
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < 20; i++) {
 8002bb8:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8002bc2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002bc6:	2b13      	cmp	r3, #19
 8002bc8:	dde9      	ble.n	8002b9e <gameOverPage+0x16>
    for (int c = 0; c < 4; c++) {
 8002bca:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002bce:	3301      	adds	r3, #1
 8002bd0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002bd4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	dddc      	ble.n	8002b96 <gameOverPage+0xe>
        }
    }
    s[1][5] = 71;
 8002bdc:	463b      	mov	r3, r7
 8002bde:	2247      	movs	r2, #71	; 0x47
 8002be0:	665a      	str	r2, [r3, #100]	; 0x64
    s[1][6] = 65;
 8002be2:	463b      	mov	r3, r7
 8002be4:	2241      	movs	r2, #65	; 0x41
 8002be6:	669a      	str	r2, [r3, #104]	; 0x68
    s[1][7] = 77;
 8002be8:	463b      	mov	r3, r7
 8002bea:	224d      	movs	r2, #77	; 0x4d
 8002bec:	66da      	str	r2, [r3, #108]	; 0x6c
    s[1][8] = 69;
 8002bee:	463b      	mov	r3, r7
 8002bf0:	2245      	movs	r2, #69	; 0x45
 8002bf2:	671a      	str	r2, [r3, #112]	; 0x70
    s[1][9] = 32;
 8002bf4:	463b      	mov	r3, r7
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	675a      	str	r2, [r3, #116]	; 0x74
    s[1][10] = 79;
 8002bfa:	463b      	mov	r3, r7
 8002bfc:	224f      	movs	r2, #79	; 0x4f
 8002bfe:	679a      	str	r2, [r3, #120]	; 0x78
    s[1][11] = 86;
 8002c00:	463b      	mov	r3, r7
 8002c02:	2256      	movs	r2, #86	; 0x56
 8002c04:	67da      	str	r2, [r3, #124]	; 0x7c
    s[1][12] = 69;
 8002c06:	463b      	mov	r3, r7
 8002c08:	2245      	movs	r2, #69	; 0x45
 8002c0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    s[1][13] = 82;
 8002c0e:	463b      	mov	r3, r7
 8002c10:	2252      	movs	r2, #82	; 0x52
 8002c12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
//    s[3][0]=97;

    displayLcd(s, 1);
 8002c16:	463b      	mov	r3, r7
 8002c18:	2101      	movs	r1, #1
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 f806 	bl	8002c2c <displayLcd>
}
 8002c20:	bf00      	nop
 8002c22:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <displayLcd>:

void displayLcd(int arr[4][20], int type) {
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
    for (int c = 0; c < 4; c++) {
 8002c36:	2300      	movs	r3, #0
 8002c38:	61fb      	str	r3, [r7, #28]
 8002c3a:	e04a      	b.n	8002cd2 <displayLcd+0xa6>
        for (int i = 0; i < 20; i++) {
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	e041      	b.n	8002cc6 <displayLcd+0x9a>
            if (lastLcd[c][i] != arr[c][i]) {
 8002c42:	493b      	ldr	r1, [pc, #236]	; (8002d30 <displayLcd+0x104>)
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4413      	add	r3, r2
 8002c52:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	461a      	mov	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4413      	add	r3, r2
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c6c:	4299      	cmp	r1, r3
 8002c6e:	d027      	beq.n	8002cc0 <displayLcd+0x94>
                setCursor(i, c);
 8002c70:	69f9      	ldr	r1, [r7, #28]
 8002c72:	69b8      	ldr	r0, [r7, #24]
 8002c74:	f7fe f988 	bl	8000f88 <setCursor>
                if (type == 0) {
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10e      	bne.n	8002c9c <displayLcd+0x70>
                    write(arr[c][i]);
 8002c7e:	69fa      	ldr	r2, [r7, #28]
 8002c80:	4613      	mov	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	461a      	mov	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7fe fa20 	bl	80010da <write>
 8002c9a:	e011      	b.n	8002cc0 <displayLcd+0x94>
                } else {
                    char q[1];
                    q[0] = (char) arr[c][i];
 8002c9c:	69fa      	ldr	r2, [r7, #28]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4413      	add	r3, r2
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	733b      	strb	r3, [r7, #12]
                    print(q);
 8002cb6:	f107 030c 	add.w	r3, r7, #12
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7fe f9ac 	bl	8001018 <print>
        for (int i = 0; i < 20; i++) {
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	61bb      	str	r3, [r7, #24]
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	2b13      	cmp	r3, #19
 8002cca:	ddba      	ble.n	8002c42 <displayLcd+0x16>
    for (int c = 0; c < 4; c++) {
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	61fb      	str	r3, [r7, #28]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	ddb1      	ble.n	8002c3c <displayLcd+0x10>
                }
            }
        }
    }
    for (int c = 0; c < 4; c++) {
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	e020      	b.n	8002d20 <displayLcd+0xf4>
        for (int i = 0; i < 20; i++) {
 8002cde:	2300      	movs	r3, #0
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	e017      	b.n	8002d14 <displayLcd+0xe8>
            lastLcd[c][i] = arr[c][i];
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	461a      	mov	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002cfa:	480d      	ldr	r0, [pc, #52]	; (8002d30 <displayLcd+0x104>)
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4413      	add	r3, r2
 8002d0a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (int i = 0; i < 20; i++) {
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	3301      	adds	r3, #1
 8002d12:	613b      	str	r3, [r7, #16]
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	2b13      	cmp	r3, #19
 8002d18:	dde4      	ble.n	8002ce4 <displayLcd+0xb8>
    for (int c = 0; c < 4; c++) {
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	dddb      	ble.n	8002cde <displayLcd+0xb2>
        }
    }
}
 8002d26:	bf00      	nop
 8002d28:	3720      	adds	r7, #32
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000b1c 	.word	0x20000b1c

08002d34 <winGamePage>:

void winGamePage() {
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b09b      	sub	sp, #108	; 0x6c
 8002d38:	af00      	add	r7, sp, #0
    clear();
 8002d3a:	f7fe f91b 	bl	8000f74 <clear>
    setCursor(5, 1);
 8002d3e:	2101      	movs	r1, #1
 8002d40:	2005      	movs	r0, #5
 8002d42:	f7fe f921 	bl	8000f88 <setCursor>
    print("YOU WON!!!");
 8002d46:	4822      	ldr	r0, [pc, #136]	; (8002dd0 <winGamePage+0x9c>)
 8002d48:	f7fe f966 	bl	8001018 <print>
    setCursor(4, 2);
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	2004      	movs	r0, #4
 8002d50:	f7fe f91a 	bl	8000f88 <setCursor>
    unsigned char h[100];
    sprintf(h, "YOUR SCORE:%d", score);
 8002d54:	4b1f      	ldr	r3, [pc, #124]	; (8002dd4 <winGamePage+0xa0>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	463b      	mov	r3, r7
 8002d5a:	491f      	ldr	r1, [pc, #124]	; (8002dd8 <winGamePage+0xa4>)
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f005 fb61 	bl	8008424 <siprintf>
    print(h);
 8002d62:	463b      	mov	r3, r7
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7fe f957 	bl	8001018 <print>
    setCursor(4, 3);
 8002d6a:	2103      	movs	r1, #3
 8002d6c:	2004      	movs	r0, #4
 8002d6e:	f7fe f90b 	bl	8000f88 <setCursor>
    int t = timer / 4;
 8002d72:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <winGamePage+0xa8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	da00      	bge.n	8002d7c <winGamePage+0x48>
 8002d7a:	3303      	adds	r3, #3
 8002d7c:	109b      	asrs	r3, r3, #2
 8002d7e:	667b      	str	r3, [r7, #100]	; 0x64
    sprintf(h, "YOUR TIME:%d:%d", (t / 60), (t % 60));
 8002d80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d82:	4a17      	ldr	r2, [pc, #92]	; (8002de0 <winGamePage+0xac>)
 8002d84:	fb82 1203 	smull	r1, r2, r2, r3
 8002d88:	441a      	add	r2, r3
 8002d8a:	1152      	asrs	r2, r2, #5
 8002d8c:	17db      	asrs	r3, r3, #31
 8002d8e:	1ad4      	subs	r4, r2, r3
 8002d90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d92:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <winGamePage+0xac>)
 8002d94:	fb83 1302 	smull	r1, r3, r3, r2
 8002d98:	4413      	add	r3, r2
 8002d9a:	1159      	asrs	r1, r3, #5
 8002d9c:	17d3      	asrs	r3, r2, #31
 8002d9e:	1ac9      	subs	r1, r1, r3
 8002da0:	460b      	mov	r3, r1
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	1a5b      	subs	r3, r3, r1
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	1ad1      	subs	r1, r2, r3
 8002daa:	4638      	mov	r0, r7
 8002dac:	460b      	mov	r3, r1
 8002dae:	4622      	mov	r2, r4
 8002db0:	490c      	ldr	r1, [pc, #48]	; (8002de4 <winGamePage+0xb0>)
 8002db2:	f005 fb37 	bl	8008424 <siprintf>
    print(h);
 8002db6:	463b      	mov	r3, r7
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7fe f92d 	bl	8001018 <print>
    gameMode = -2;
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	; (8002de8 <winGamePage+0xb4>)
 8002dc0:	f06f 0201 	mvn.w	r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
}
 8002dc6:	bf00      	nop
 8002dc8:	376c      	adds	r7, #108	; 0x6c
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd90      	pop	{r4, r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	08008d4c 	.word	0x08008d4c
 8002dd4:	200000b8 	.word	0x200000b8
 8002dd8:	08008d58 	.word	0x08008d58
 8002ddc:	200000c4 	.word	0x200000c4
 8002de0:	88888889 	.word	0x88888889
 8002de4:	08008d68 	.word	0x08008d68
 8002de8:	20000004 	.word	0x20000004

08002dec <BCDtoSev>:
void BCDtoSev(int i){
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
       int x1=i&1;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
       int x2=i&2;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	613b      	str	r3, [r7, #16]
       int x3=i&4;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	60fb      	str	r3, [r7, #12]
       int x4=i&8;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	60bb      	str	r3, [r7, #8]
       if(x1>0) x1=1;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	dd01      	ble.n	8002e1e <BCDtoSev+0x32>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	617b      	str	r3, [r7, #20]
       if(x2>0) x2=1;
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	dd01      	ble.n	8002e28 <BCDtoSev+0x3c>
 8002e24:	2301      	movs	r3, #1
 8002e26:	613b      	str	r3, [r7, #16]
       if(x3>0) x3=1;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	dd01      	ble.n	8002e32 <BCDtoSev+0x46>
 8002e2e:	2301      	movs	r3, #1
 8002e30:	60fb      	str	r3, [r7, #12]
       if(x4>0) x4=1;
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	dd01      	ble.n	8002e3c <BCDtoSev+0x50>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, x1);
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	461a      	mov	r2, r3
 8002e42:	2101      	movs	r1, #1
 8002e44:	480d      	ldr	r0, [pc, #52]	; (8002e7c <BCDtoSev+0x90>)
 8002e46:	f001 ff8f 	bl	8004d68 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, x2);
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	461a      	mov	r2, r3
 8002e50:	2102      	movs	r1, #2
 8002e52:	480a      	ldr	r0, [pc, #40]	; (8002e7c <BCDtoSev+0x90>)
 8002e54:	f001 ff88 	bl	8004d68 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, x3);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	2104      	movs	r1, #4
 8002e60:	4806      	ldr	r0, [pc, #24]	; (8002e7c <BCDtoSev+0x90>)
 8002e62:	f001 ff81 	bl	8004d68 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, x4);
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	2108      	movs	r1, #8
 8002e6e:	4803      	ldr	r0, [pc, #12]	; (8002e7c <BCDtoSev+0x90>)
 8002e70:	f001 ff7a 	bl	8004d68 <HAL_GPIO_WritePin>
}
 8002e74:	bf00      	nop
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	48000800 	.word	0x48000800

08002e80 <sevenSeg>:
void sevenSeg(int n){
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, 0);
 8002e88:	2200      	movs	r2, #0
 8002e8a:	211e      	movs	r1, #30
 8002e8c:	4816      	ldr	r0, [pc, #88]	; (8002ee8 <sevenSeg+0x68>)
 8002e8e:	f001 ff6b 	bl	8004d68 <HAL_GPIO_WritePin>
          switch(n) {
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	d823      	bhi.n	8002ee0 <sevenSeg+0x60>
 8002e98:	a201      	add	r2, pc, #4	; (adr r2, 8002ea0 <sevenSeg+0x20>)
 8002e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9e:	bf00      	nop
 8002ea0:	08002eb1 	.word	0x08002eb1
 8002ea4:	08002ebd 	.word	0x08002ebd
 8002ea8:	08002ec9 	.word	0x08002ec9
 8002eac:	08002ed5 	.word	0x08002ed5
          case 0:
            HAL_GPIO_WritePin(GPIOD,GPIO_PIN_1,1);
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	2102      	movs	r1, #2
 8002eb4:	480c      	ldr	r0, [pc, #48]	; (8002ee8 <sevenSeg+0x68>)
 8002eb6:	f001 ff57 	bl	8004d68 <HAL_GPIO_WritePin>
            break;
 8002eba:	e011      	b.n	8002ee0 <sevenSeg+0x60>
          case 1:
                 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_2,1);
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	2104      	movs	r1, #4
 8002ec0:	4809      	ldr	r0, [pc, #36]	; (8002ee8 <sevenSeg+0x68>)
 8002ec2:	f001 ff51 	bl	8004d68 <HAL_GPIO_WritePin>
              break;
 8002ec6:	e00b      	b.n	8002ee0 <sevenSeg+0x60>
          case 2:
            HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3,1);
 8002ec8:	2201      	movs	r2, #1
 8002eca:	2108      	movs	r1, #8
 8002ecc:	4806      	ldr	r0, [pc, #24]	; (8002ee8 <sevenSeg+0x68>)
 8002ece:	f001 ff4b 	bl	8004d68 <HAL_GPIO_WritePin>
              break;
 8002ed2:	e005      	b.n	8002ee0 <sevenSeg+0x60>
          case 3:
            HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4,1);
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	2110      	movs	r1, #16
 8002ed8:	4803      	ldr	r0, [pc, #12]	; (8002ee8 <sevenSeg+0x68>)
 8002eda:	f001 ff45 	bl	8004d68 <HAL_GPIO_WritePin>
              break;
 8002ede:	bf00      	nop
          }
}
 8002ee0:	bf00      	nop
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	48000c00 	.word	0x48000c00

08002eec <decLed>:
void decLed(){
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
	switch (heart){
 8002ef0:	4b0f      	ldr	r3, [pc, #60]	; (8002f30 <decLed+0x44>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d00b      	beq.n	8002f10 <decLed+0x24>
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d002      	beq.n	8002f02 <decLed+0x16>
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00e      	beq.n	8002f1e <decLed+0x32>
break;
	case 0:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
break;
	}
}
 8002f00:	e014      	b.n	8002f2c <decLed+0x40>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 8002f02:	2200      	movs	r2, #0
 8002f04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f08:	480a      	ldr	r0, [pc, #40]	; (8002f34 <decLed+0x48>)
 8002f0a:	f001 ff2d 	bl	8004d68 <HAL_GPIO_WritePin>
		break;
 8002f0e:	e00d      	b.n	8002f2c <decLed+0x40>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 8002f10:	2200      	movs	r2, #0
 8002f12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f16:	4807      	ldr	r0, [pc, #28]	; (8002f34 <decLed+0x48>)
 8002f18:	f001 ff26 	bl	8004d68 <HAL_GPIO_WritePin>
break;
 8002f1c:	e006      	b.n	8002f2c <decLed+0x40>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f24:	4803      	ldr	r0, [pc, #12]	; (8002f34 <decLed+0x48>)
 8002f26:	f001 ff1f 	bl	8004d68 <HAL_GPIO_WritePin>
break;
 8002f2a:	bf00      	nop
}
 8002f2c:	bf00      	nop
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	2000000c 	.word	0x2000000c
 8002f34:	48001000 	.word	0x48001000

08002f38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f40:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <_sbrk+0x5c>)
 8002f42:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <_sbrk+0x60>)
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f4c:	4b13      	ldr	r3, [pc, #76]	; (8002f9c <_sbrk+0x64>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d102      	bne.n	8002f5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <_sbrk+0x64>)
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <_sbrk+0x68>)
 8002f58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f5a:	4b10      	ldr	r3, [pc, #64]	; (8002f9c <_sbrk+0x64>)
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4413      	add	r3, r2
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d207      	bcs.n	8002f78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f68:	f005 f9d2 	bl	8008310 <__errno>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	230c      	movs	r3, #12
 8002f70:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002f72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f76:	e009      	b.n	8002f8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f78:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <_sbrk+0x64>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f7e:	4b07      	ldr	r3, [pc, #28]	; (8002f9c <_sbrk+0x64>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4413      	add	r3, r2
 8002f86:	4a05      	ldr	r2, [pc, #20]	; (8002f9c <_sbrk+0x64>)
 8002f88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	2000a000 	.word	0x2000a000
 8002f98:	00000400 	.word	0x00000400
 8002f9c:	200000dc 	.word	0x200000dc
 8002fa0:	20000c68 	.word	0x20000c68

08002fa4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <SystemInit+0x20>)
 8002faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fae:	4a05      	ldr	r2, [pc, #20]	; (8002fc4 <SystemInit+0x20>)
 8002fb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fb8:	bf00      	nop
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	e000ed00 	.word	0xe000ed00

08002fc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002fc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003000 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fcc:	480d      	ldr	r0, [pc, #52]	; (8003004 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fce:	490e      	ldr	r1, [pc, #56]	; (8003008 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fd0:	4a0e      	ldr	r2, [pc, #56]	; (800300c <LoopForever+0xe>)
  movs r3, #0
 8002fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fd4:	e002      	b.n	8002fdc <LoopCopyDataInit>

08002fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fda:	3304      	adds	r3, #4

08002fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fe0:	d3f9      	bcc.n	8002fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fe2:	4a0b      	ldr	r2, [pc, #44]	; (8003010 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fe4:	4c0b      	ldr	r4, [pc, #44]	; (8003014 <LoopForever+0x16>)
  movs r3, #0
 8002fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fe8:	e001      	b.n	8002fee <LoopFillZerobss>

08002fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fec:	3204      	adds	r2, #4

08002fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ff0:	d3fb      	bcc.n	8002fea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ff2:	f7ff ffd7 	bl	8002fa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ff6:	f005 f991 	bl	800831c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ffa:	f7fe f939 	bl	8001270 <main>

08002ffe <LoopForever>:

LoopForever:
    b LoopForever
 8002ffe:	e7fe      	b.n	8002ffe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003000:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003004:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003008:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 800300c:	08008dec 	.word	0x08008dec
  ldr r2, =_sbss
 8003010:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003014:	20000c64 	.word	0x20000c64

08003018 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003018:	e7fe      	b.n	8003018 <ADC3_IRQHandler>
	...

0800301c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003020:	4b08      	ldr	r3, [pc, #32]	; (8003044 <HAL_Init+0x28>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a07      	ldr	r2, [pc, #28]	; (8003044 <HAL_Init+0x28>)
 8003026:	f043 0310 	orr.w	r3, r3, #16
 800302a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800302c:	2003      	movs	r0, #3
 800302e:	f001 fc69 	bl	8004904 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003032:	2000      	movs	r0, #0
 8003034:	f000 f808 	bl	8003048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003038:	f7fe fce2 	bl	8001a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	40022000 	.word	0x40022000

08003048 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003050:	4b12      	ldr	r3, [pc, #72]	; (800309c <HAL_InitTick+0x54>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4b12      	ldr	r3, [pc, #72]	; (80030a0 <HAL_InitTick+0x58>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	4619      	mov	r1, r3
 800305a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800305e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003062:	fbb2 f3f3 	udiv	r3, r2, r3
 8003066:	4618      	mov	r0, r3
 8003068:	f001 fc81 	bl	800496e <HAL_SYSTICK_Config>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e00e      	b.n	8003094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b0f      	cmp	r3, #15
 800307a:	d80a      	bhi.n	8003092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800307c:	2200      	movs	r2, #0
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003084:	f001 fc49 	bl	800491a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003088:	4a06      	ldr	r2, [pc, #24]	; (80030a4 <HAL_InitTick+0x5c>)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	e000      	b.n	8003094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
}
 8003094:	4618      	mov	r0, r3
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	20000020 	.word	0x20000020
 80030a0:	20000028 	.word	0x20000028
 80030a4:	20000024 	.word	0x20000024

080030a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030ac:	4b06      	ldr	r3, [pc, #24]	; (80030c8 <HAL_IncTick+0x20>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	461a      	mov	r2, r3
 80030b2:	4b06      	ldr	r3, [pc, #24]	; (80030cc <HAL_IncTick+0x24>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4413      	add	r3, r2
 80030b8:	4a04      	ldr	r2, [pc, #16]	; (80030cc <HAL_IncTick+0x24>)
 80030ba:	6013      	str	r3, [r2, #0]
}
 80030bc:	bf00      	nop
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	20000028 	.word	0x20000028
 80030cc:	20000c5c 	.word	0x20000c5c

080030d0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return uwTick;  
 80030d4:	4b03      	ldr	r3, [pc, #12]	; (80030e4 <HAL_GetTick+0x14>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000c5c 	.word	0x20000c5c

080030e8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030f0:	f7ff ffee 	bl	80030d0 <HAL_GetTick>
 80030f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003100:	d005      	beq.n	800310e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003102:	4b09      	ldr	r3, [pc, #36]	; (8003128 <HAL_Delay+0x40>)
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	461a      	mov	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4413      	add	r3, r2
 800310c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800310e:	bf00      	nop
 8003110:	f7ff ffde 	bl	80030d0 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	429a      	cmp	r2, r3
 800311e:	d8f7      	bhi.n	8003110 <HAL_Delay+0x28>
  {
  }
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000028 	.word	0x20000028

0800312c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b09a      	sub	sp, #104	; 0x68
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8003176:	2300      	movs	r3, #0
 8003178:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800317a:	2300      	movs	r3, #0
 800317c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e1c9      	b.n	800351c <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	f003 0310 	and.w	r3, r3, #16
 8003196:	2b00      	cmp	r3, #0
 8003198:	d176      	bne.n	8003288 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d152      	bne.n	8003248 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7fe fc43 	bl	8001a48 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d13b      	bne.n	8003248 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f001 fa67 	bl	80046a4 <ADC_Disable>
 80031d6:	4603      	mov	r3, r0
 80031d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	f003 0310 	and.w	r3, r3, #16
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d12f      	bne.n	8003248 <HAL_ADC_Init+0xe0>
 80031e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d12b      	bne.n	8003248 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031f8:	f023 0302 	bic.w	r3, r3, #2
 80031fc:	f043 0202 	orr.w	r2, r3, #2
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003212:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003222:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003224:	4b86      	ldr	r3, [pc, #536]	; (8003440 <HAL_ADC_Init+0x2d8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a86      	ldr	r2, [pc, #536]	; (8003444 <HAL_ADC_Init+0x2dc>)
 800322a:	fba2 2303 	umull	r2, r3, r2, r3
 800322e:	0c9a      	lsrs	r2, r3, #18
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800323a:	e002      	b.n	8003242 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	3b01      	subs	r3, #1
 8003240:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1f9      	bne.n	800323c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d007      	beq.n	8003266 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003264:	d110      	bne.n	8003288 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	f023 0312 	bic.w	r3, r3, #18
 800326e:	f043 0210 	orr.w	r2, r3, #16
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327a:	f043 0201 	orr.w	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	f003 0310 	and.w	r3, r3, #16
 8003290:	2b00      	cmp	r3, #0
 8003292:	f040 8136 	bne.w	8003502 <HAL_ADC_Init+0x39a>
 8003296:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800329a:	2b00      	cmp	r3, #0
 800329c:	f040 8131 	bne.w	8003502 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f040 8129 	bne.w	8003502 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032b8:	f043 0202 	orr.w	r2, r3, #2
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032c8:	d004      	beq.n	80032d4 <HAL_ADC_Init+0x16c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a5e      	ldr	r2, [pc, #376]	; (8003448 <HAL_ADC_Init+0x2e0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d101      	bne.n	80032d8 <HAL_ADC_Init+0x170>
 80032d4:	4b5d      	ldr	r3, [pc, #372]	; (800344c <HAL_ADC_Init+0x2e4>)
 80032d6:	e000      	b.n	80032da <HAL_ADC_Init+0x172>
 80032d8:	4b5d      	ldr	r3, [pc, #372]	; (8003450 <HAL_ADC_Init+0x2e8>)
 80032da:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032e4:	d102      	bne.n	80032ec <HAL_ADC_Init+0x184>
 80032e6:	4b58      	ldr	r3, [pc, #352]	; (8003448 <HAL_ADC_Init+0x2e0>)
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	e01a      	b.n	8003322 <HAL_ADC_Init+0x1ba>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a55      	ldr	r2, [pc, #340]	; (8003448 <HAL_ADC_Init+0x2e0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d103      	bne.n	80032fe <HAL_ADC_Init+0x196>
 80032f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	e011      	b.n	8003322 <HAL_ADC_Init+0x1ba>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a54      	ldr	r2, [pc, #336]	; (8003454 <HAL_ADC_Init+0x2ec>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d102      	bne.n	800330e <HAL_ADC_Init+0x1a6>
 8003308:	4b53      	ldr	r3, [pc, #332]	; (8003458 <HAL_ADC_Init+0x2f0>)
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	e009      	b.n	8003322 <HAL_ADC_Init+0x1ba>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a51      	ldr	r2, [pc, #324]	; (8003458 <HAL_ADC_Init+0x2f0>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d102      	bne.n	800331e <HAL_ADC_Init+0x1b6>
 8003318:	4b4e      	ldr	r3, [pc, #312]	; (8003454 <HAL_ADC_Init+0x2ec>)
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e001      	b.n	8003322 <HAL_ADC_Init+0x1ba>
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 0303 	and.w	r3, r3, #3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d108      	bne.n	8003342 <HAL_ADC_Init+0x1da>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <HAL_ADC_Init+0x1da>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <HAL_ADC_Init+0x1dc>
 8003342:	2300      	movs	r3, #0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d11c      	bne.n	8003382 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003348:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800334a:	2b00      	cmp	r3, #0
 800334c:	d010      	beq.n	8003370 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	2b01      	cmp	r3, #1
 8003358:	d107      	bne.n	800336a <HAL_ADC_Init+0x202>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b01      	cmp	r3, #1
 8003364:	d101      	bne.n	800336a <HAL_ADC_Init+0x202>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <HAL_ADC_Init+0x204>
 800336a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800336c:	2b00      	cmp	r3, #0
 800336e:	d108      	bne.n	8003382 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	431a      	orrs	r2, r3
 800337e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003380:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	7e5b      	ldrb	r3, [r3, #25]
 8003386:	035b      	lsls	r3, r3, #13
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800338c:	2a01      	cmp	r2, #1
 800338e:	d002      	beq.n	8003396 <HAL_ADC_Init+0x22e>
 8003390:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003394:	e000      	b.n	8003398 <HAL_ADC_Init+0x230>
 8003396:	2200      	movs	r2, #0
 8003398:	431a      	orrs	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80033a8:	4313      	orrs	r3, r2
 80033aa:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d11b      	bne.n	80033ee <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	7e5b      	ldrb	r3, [r3, #25]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	3b01      	subs	r3, #1
 80033c4:	045a      	lsls	r2, r3, #17
 80033c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ce:	663b      	str	r3, [r7, #96]	; 0x60
 80033d0:	e00d      	b.n	80033ee <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80033da:	f043 0220 	orr.w	r2, r3, #32
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e6:	f043 0201 	orr.w	r2, r3, #1
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d03a      	beq.n	800346c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a16      	ldr	r2, [pc, #88]	; (8003454 <HAL_ADC_Init+0x2ec>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_ADC_Init+0x2a2>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a14      	ldr	r2, [pc, #80]	; (8003458 <HAL_ADC_Init+0x2f0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d128      	bne.n	800345c <HAL_ADC_Init+0x2f4>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8003412:	d012      	beq.n	800343a <HAL_ADC_Init+0x2d2>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800341c:	d00a      	beq.n	8003434 <HAL_ADC_Init+0x2cc>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003422:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003426:	d002      	beq.n	800342e <HAL_ADC_Init+0x2c6>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	e018      	b.n	8003460 <HAL_ADC_Init+0x2f8>
 800342e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003432:	e015      	b.n	8003460 <HAL_ADC_Init+0x2f8>
 8003434:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8003438:	e012      	b.n	8003460 <HAL_ADC_Init+0x2f8>
 800343a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800343e:	e00f      	b.n	8003460 <HAL_ADC_Init+0x2f8>
 8003440:	20000020 	.word	0x20000020
 8003444:	431bde83 	.word	0x431bde83
 8003448:	50000100 	.word	0x50000100
 800344c:	50000300 	.word	0x50000300
 8003450:	50000700 	.word	0x50000700
 8003454:	50000400 	.word	0x50000400
 8003458:	50000500 	.word	0x50000500
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003464:	4313      	orrs	r3, r2
 8003466:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003468:	4313      	orrs	r3, r2
 800346a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
 8003476:	2b00      	cmp	r3, #0
 8003478:	d114      	bne.n	80034a4 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003488:	f023 0302 	bic.w	r3, r3, #2
 800348c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	7e1b      	ldrb	r3, [r3, #24]
 8003492:	039a      	lsls	r2, r3, #14
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	4313      	orrs	r3, r2
 800349e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80034a0:	4313      	orrs	r3, r2
 80034a2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <HAL_ADC_Init+0x3bc>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80034b4:	430b      	orrs	r3, r1
 80034b6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d10c      	bne.n	80034da <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	f023 010f 	bic.w	r1, r3, #15
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	1e5a      	subs	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	631a      	str	r2, [r3, #48]	; 0x30
 80034d8:	e007      	b.n	80034ea <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 020f 	bic.w	r2, r2, #15
 80034e8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	f023 0303 	bic.w	r3, r3, #3
 80034f8:	f043 0201 	orr.w	r2, r3, #1
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
 8003500:	e00a      	b.n	8003518 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	f023 0312 	bic.w	r3, r3, #18
 800350a:	f043 0210 	orr.w	r2, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003512:	2301      	movs	r3, #1
 8003514:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003518:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800351c:	4618      	mov	r0, r3
 800351e:	3768      	adds	r7, #104	; 0x68
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	fff0c007 	.word	0xfff0c007

08003528 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 0304 	and.w	r3, r3, #4
 800353e:	2b00      	cmp	r3, #0
 8003540:	f040 8123 	bne.w	800378a <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_ADC_Start_IT+0x2a>
 800354e:	2302      	movs	r3, #2
 8003550:	e11e      	b.n	8003790 <HAL_ADC_Start_IT+0x268>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f001 f844 	bl	80045e8 <ADC_Enable>
 8003560:	4603      	mov	r3, r0
 8003562:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f040 810a 	bne.w	8003780 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003570:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003574:	f023 0301 	bic.w	r3, r3, #1
 8003578:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003588:	d004      	beq.n	8003594 <HAL_ADC_Start_IT+0x6c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a82      	ldr	r2, [pc, #520]	; (8003798 <HAL_ADC_Start_IT+0x270>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d106      	bne.n	80035a2 <HAL_ADC_Start_IT+0x7a>
 8003594:	4b81      	ldr	r3, [pc, #516]	; (800379c <HAL_ADC_Start_IT+0x274>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 031f 	and.w	r3, r3, #31
 800359c:	2b00      	cmp	r3, #0
 800359e:	d010      	beq.n	80035c2 <HAL_ADC_Start_IT+0x9a>
 80035a0:	e005      	b.n	80035ae <HAL_ADC_Start_IT+0x86>
 80035a2:	4b7f      	ldr	r3, [pc, #508]	; (80037a0 <HAL_ADC_Start_IT+0x278>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 031f 	and.w	r3, r3, #31
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d009      	beq.n	80035c2 <HAL_ADC_Start_IT+0x9a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035b6:	d004      	beq.n	80035c2 <HAL_ADC_Start_IT+0x9a>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a79      	ldr	r2, [pc, #484]	; (80037a4 <HAL_ADC_Start_IT+0x27c>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d115      	bne.n	80035ee <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d036      	beq.n	800364a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80035e4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80035ec:	e02d      	b.n	800364a <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003602:	d004      	beq.n	800360e <HAL_ADC_Start_IT+0xe6>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a63      	ldr	r2, [pc, #396]	; (8003798 <HAL_ADC_Start_IT+0x270>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d10a      	bne.n	8003624 <HAL_ADC_Start_IT+0xfc>
 800360e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	bf14      	ite	ne
 800361c:	2301      	movne	r3, #1
 800361e:	2300      	moveq	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	e008      	b.n	8003636 <HAL_ADC_Start_IT+0x10e>
 8003624:	4b5f      	ldr	r3, [pc, #380]	; (80037a4 <HAL_ADC_Start_IT+0x27c>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362c:	2b00      	cmp	r3, #0
 800362e:	bf14      	ite	ne
 8003630:	2301      	movne	r3, #1
 8003632:	2300      	moveq	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d007      	beq.n	800364a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003642:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003656:	d106      	bne.n	8003666 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365c:	f023 0206 	bic.w	r2, r3, #6
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	645a      	str	r2, [r3, #68]	; 0x44
 8003664:	e002      	b.n	800366c <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	221c      	movs	r2, #28
 800367a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	2b08      	cmp	r3, #8
 8003682:	d110      	bne.n	80036a6 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0204 	bic.w	r2, r2, #4
 8003692:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0208 	orr.w	r2, r2, #8
 80036a2:	605a      	str	r2, [r3, #4]
          break;
 80036a4:	e008      	b.n	80036b8 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	685a      	ldr	r2, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f042 020c 	orr.w	r2, r2, #12
 80036b4:	605a      	str	r2, [r3, #4]
          break;
 80036b6:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d107      	bne.n	80036d0 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0210 	bic.w	r2, r2, #16
 80036ce:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036d8:	d004      	beq.n	80036e4 <HAL_ADC_Start_IT+0x1bc>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a2e      	ldr	r2, [pc, #184]	; (8003798 <HAL_ADC_Start_IT+0x270>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d106      	bne.n	80036f2 <HAL_ADC_Start_IT+0x1ca>
 80036e4:	4b2d      	ldr	r3, [pc, #180]	; (800379c <HAL_ADC_Start_IT+0x274>)
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 031f 	and.w	r3, r3, #31
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d03e      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 80036f0:	e005      	b.n	80036fe <HAL_ADC_Start_IT+0x1d6>
 80036f2:	4b2b      	ldr	r3, [pc, #172]	; (80037a0 <HAL_ADC_Start_IT+0x278>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 031f 	and.w	r3, r3, #31
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d037      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003706:	d004      	beq.n	8003712 <HAL_ADC_Start_IT+0x1ea>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a22      	ldr	r2, [pc, #136]	; (8003798 <HAL_ADC_Start_IT+0x270>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d106      	bne.n	8003720 <HAL_ADC_Start_IT+0x1f8>
 8003712:	4b22      	ldr	r3, [pc, #136]	; (800379c <HAL_ADC_Start_IT+0x274>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 031f 	and.w	r3, r3, #31
 800371a:	2b05      	cmp	r3, #5
 800371c:	d027      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 800371e:	e005      	b.n	800372c <HAL_ADC_Start_IT+0x204>
 8003720:	4b1f      	ldr	r3, [pc, #124]	; (80037a0 <HAL_ADC_Start_IT+0x278>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f003 031f 	and.w	r3, r3, #31
 8003728:	2b05      	cmp	r3, #5
 800372a:	d020      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003734:	d004      	beq.n	8003740 <HAL_ADC_Start_IT+0x218>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a17      	ldr	r2, [pc, #92]	; (8003798 <HAL_ADC_Start_IT+0x270>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d106      	bne.n	800374e <HAL_ADC_Start_IT+0x226>
 8003740:	4b16      	ldr	r3, [pc, #88]	; (800379c <HAL_ADC_Start_IT+0x274>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f003 031f 	and.w	r3, r3, #31
 8003748:	2b09      	cmp	r3, #9
 800374a:	d010      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 800374c:	e005      	b.n	800375a <HAL_ADC_Start_IT+0x232>
 800374e:	4b14      	ldr	r3, [pc, #80]	; (80037a0 <HAL_ADC_Start_IT+0x278>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 031f 	and.w	r3, r3, #31
 8003756:	2b09      	cmp	r3, #9
 8003758:	d009      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003762:	d004      	beq.n	800376e <HAL_ADC_Start_IT+0x246>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a0e      	ldr	r2, [pc, #56]	; (80037a4 <HAL_ADC_Start_IT+0x27c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d10f      	bne.n	800378e <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0204 	orr.w	r2, r2, #4
 800377c:	609a      	str	r2, [r3, #8]
 800377e:	e006      	b.n	800378e <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003788:	e001      	b.n	800378e <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800378a:	2302      	movs	r3, #2
 800378c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800378e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	50000100 	.word	0x50000100
 800379c:	50000300 	.word	0x50000300
 80037a0:	50000700 	.word	0x50000700
 80037a4:	50000400 	.word	0x50000400

080037a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
	...

080037c4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d106      	bne.n	80037f4 <HAL_ADC_IRQHandler+0x30>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	d00f      	beq.n	8003814 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80037fe:	2b08      	cmp	r3, #8
 8003800:	f040 80c0 	bne.w	8003984 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b08      	cmp	r3, #8
 8003810:	f040 80b8 	bne.w	8003984 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	2b00      	cmp	r3, #0
 800381e:	d105      	bne.n	800382c <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003824:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003834:	d004      	beq.n	8003840 <HAL_ADC_IRQHandler+0x7c>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a95      	ldr	r2, [pc, #596]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d106      	bne.n	800384e <HAL_ADC_IRQHandler+0x8a>
 8003840:	4b94      	ldr	r3, [pc, #592]	; (8003a94 <HAL_ADC_IRQHandler+0x2d0>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 031f 	and.w	r3, r3, #31
 8003848:	2b00      	cmp	r3, #0
 800384a:	d03e      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 800384c:	e005      	b.n	800385a <HAL_ADC_IRQHandler+0x96>
 800384e:	4b92      	ldr	r3, [pc, #584]	; (8003a98 <HAL_ADC_IRQHandler+0x2d4>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f003 031f 	and.w	r3, r3, #31
 8003856:	2b00      	cmp	r3, #0
 8003858:	d037      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003862:	d004      	beq.n	800386e <HAL_ADC_IRQHandler+0xaa>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a89      	ldr	r2, [pc, #548]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d106      	bne.n	800387c <HAL_ADC_IRQHandler+0xb8>
 800386e:	4b89      	ldr	r3, [pc, #548]	; (8003a94 <HAL_ADC_IRQHandler+0x2d0>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 031f 	and.w	r3, r3, #31
 8003876:	2b05      	cmp	r3, #5
 8003878:	d027      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 800387a:	e005      	b.n	8003888 <HAL_ADC_IRQHandler+0xc4>
 800387c:	4b86      	ldr	r3, [pc, #536]	; (8003a98 <HAL_ADC_IRQHandler+0x2d4>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	2b05      	cmp	r3, #5
 8003886:	d020      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003890:	d004      	beq.n	800389c <HAL_ADC_IRQHandler+0xd8>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a7e      	ldr	r2, [pc, #504]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d106      	bne.n	80038aa <HAL_ADC_IRQHandler+0xe6>
 800389c:	4b7d      	ldr	r3, [pc, #500]	; (8003a94 <HAL_ADC_IRQHandler+0x2d0>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f003 031f 	and.w	r3, r3, #31
 80038a4:	2b09      	cmp	r3, #9
 80038a6:	d010      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 80038a8:	e005      	b.n	80038b6 <HAL_ADC_IRQHandler+0xf2>
 80038aa:	4b7b      	ldr	r3, [pc, #492]	; (8003a98 <HAL_ADC_IRQHandler+0x2d4>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 031f 	and.w	r3, r3, #31
 80038b2:	2b09      	cmp	r3, #9
 80038b4:	d009      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038be:	d004      	beq.n	80038ca <HAL_ADC_IRQHandler+0x106>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a75      	ldr	r2, [pc, #468]	; (8003a9c <HAL_ADC_IRQHandler+0x2d8>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d104      	bne.n	80038d4 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	613b      	str	r3, [r7, #16]
 80038d2:	e00f      	b.n	80038f4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038dc:	d004      	beq.n	80038e8 <HAL_ADC_IRQHandler+0x124>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a6b      	ldr	r2, [pc, #428]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d102      	bne.n	80038ee <HAL_ADC_IRQHandler+0x12a>
 80038e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80038ec:	e000      	b.n	80038f0 <HAL_ADC_IRQHandler+0x12c>
 80038ee:	4b6b      	ldr	r3, [pc, #428]	; (8003a9c <HAL_ADC_IRQHandler+0x2d8>)
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d139      	bne.n	8003976 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8003908:	2b00      	cmp	r3, #0
 800390a:	d134      	bne.n	8003976 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b08      	cmp	r3, #8
 8003918:	d12d      	bne.n	8003976 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b00      	cmp	r3, #0
 8003926:	d11a      	bne.n	800395e <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 020c 	bic.w	r2, r2, #12
 8003936:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d112      	bne.n	8003976 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f043 0201 	orr.w	r2, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	641a      	str	r2, [r3, #64]	; 0x40
 800395c:	e00b      	b.n	8003976 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003962:	f043 0210 	orr.w	r2, r3, #16
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396e:	f043 0201 	orr.w	r2, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff fbd8 	bl	800312c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	220c      	movs	r2, #12
 8003982:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0320 	and.w	r3, r3, #32
 800398e:	2b20      	cmp	r3, #32
 8003990:	d106      	bne.n	80039a0 <HAL_ADC_IRQHandler+0x1dc>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f003 0320 	and.w	r3, r3, #32
 800399c:	2b20      	cmp	r3, #32
 800399e:	d00f      	beq.n	80039c0 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80039aa:	2b40      	cmp	r3, #64	; 0x40
 80039ac:	f040 813c 	bne.w	8003c28 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ba:	2b40      	cmp	r3, #64	; 0x40
 80039bc:	f040 8134 	bne.w	8003c28 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039d4:	d004      	beq.n	80039e0 <HAL_ADC_IRQHandler+0x21c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a2d      	ldr	r2, [pc, #180]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d106      	bne.n	80039ee <HAL_ADC_IRQHandler+0x22a>
 80039e0:	4b2c      	ldr	r3, [pc, #176]	; (8003a94 <HAL_ADC_IRQHandler+0x2d0>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 031f 	and.w	r3, r3, #31
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d03e      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 80039ec:	e005      	b.n	80039fa <HAL_ADC_IRQHandler+0x236>
 80039ee:	4b2a      	ldr	r3, [pc, #168]	; (8003a98 <HAL_ADC_IRQHandler+0x2d4>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 031f 	and.w	r3, r3, #31
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d037      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a02:	d004      	beq.n	8003a0e <HAL_ADC_IRQHandler+0x24a>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a21      	ldr	r2, [pc, #132]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d106      	bne.n	8003a1c <HAL_ADC_IRQHandler+0x258>
 8003a0e:	4b21      	ldr	r3, [pc, #132]	; (8003a94 <HAL_ADC_IRQHandler+0x2d0>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 031f 	and.w	r3, r3, #31
 8003a16:	2b05      	cmp	r3, #5
 8003a18:	d027      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 8003a1a:	e005      	b.n	8003a28 <HAL_ADC_IRQHandler+0x264>
 8003a1c:	4b1e      	ldr	r3, [pc, #120]	; (8003a98 <HAL_ADC_IRQHandler+0x2d4>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 031f 	and.w	r3, r3, #31
 8003a24:	2b05      	cmp	r3, #5
 8003a26:	d020      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a30:	d004      	beq.n	8003a3c <HAL_ADC_IRQHandler+0x278>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a16      	ldr	r2, [pc, #88]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d106      	bne.n	8003a4a <HAL_ADC_IRQHandler+0x286>
 8003a3c:	4b15      	ldr	r3, [pc, #84]	; (8003a94 <HAL_ADC_IRQHandler+0x2d0>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 031f 	and.w	r3, r3, #31
 8003a44:	2b09      	cmp	r3, #9
 8003a46:	d010      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 8003a48:	e005      	b.n	8003a56 <HAL_ADC_IRQHandler+0x292>
 8003a4a:	4b13      	ldr	r3, [pc, #76]	; (8003a98 <HAL_ADC_IRQHandler+0x2d4>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 031f 	and.w	r3, r3, #31
 8003a52:	2b09      	cmp	r3, #9
 8003a54:	d009      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a5e:	d004      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x2a6>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a0d      	ldr	r2, [pc, #52]	; (8003a9c <HAL_ADC_IRQHandler+0x2d8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d104      	bne.n	8003a74 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	e018      	b.n	8003aa6 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a7c:	d004      	beq.n	8003a88 <HAL_ADC_IRQHandler+0x2c4>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a03      	ldr	r2, [pc, #12]	; (8003a90 <HAL_ADC_IRQHandler+0x2cc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d10b      	bne.n	8003aa0 <HAL_ADC_IRQHandler+0x2dc>
 8003a88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a8c:	e009      	b.n	8003aa2 <HAL_ADC_IRQHandler+0x2de>
 8003a8e:	bf00      	nop
 8003a90:	50000100 	.word	0x50000100
 8003a94:	50000300 	.word	0x50000300
 8003a98:	50000700 	.word	0x50000700
 8003a9c:	50000400 	.word	0x50000400
 8003aa0:	4b9d      	ldr	r3, [pc, #628]	; (8003d18 <HAL_ADC_IRQHandler+0x554>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f040 80b2 	bne.w	8003c1a <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00d      	beq.n	8003adc <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f040 80a5 	bne.w	8003c1a <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f040 809f 	bne.w	8003c1a <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae6:	2b40      	cmp	r3, #64	; 0x40
 8003ae8:	f040 8097 	bne.w	8003c1a <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003af4:	d004      	beq.n	8003b00 <HAL_ADC_IRQHandler+0x33c>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a88      	ldr	r2, [pc, #544]	; (8003d1c <HAL_ADC_IRQHandler+0x558>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d106      	bne.n	8003b0e <HAL_ADC_IRQHandler+0x34a>
 8003b00:	4b87      	ldr	r3, [pc, #540]	; (8003d20 <HAL_ADC_IRQHandler+0x55c>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d03e      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b0c:	e005      	b.n	8003b1a <HAL_ADC_IRQHandler+0x356>
 8003b0e:	4b85      	ldr	r3, [pc, #532]	; (8003d24 <HAL_ADC_IRQHandler+0x560>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 031f 	and.w	r3, r3, #31
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d037      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b22:	d004      	beq.n	8003b2e <HAL_ADC_IRQHandler+0x36a>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a7c      	ldr	r2, [pc, #496]	; (8003d1c <HAL_ADC_IRQHandler+0x558>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d106      	bne.n	8003b3c <HAL_ADC_IRQHandler+0x378>
 8003b2e:	4b7c      	ldr	r3, [pc, #496]	; (8003d20 <HAL_ADC_IRQHandler+0x55c>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 031f 	and.w	r3, r3, #31
 8003b36:	2b06      	cmp	r3, #6
 8003b38:	d027      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b3a:	e005      	b.n	8003b48 <HAL_ADC_IRQHandler+0x384>
 8003b3c:	4b79      	ldr	r3, [pc, #484]	; (8003d24 <HAL_ADC_IRQHandler+0x560>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 031f 	and.w	r3, r3, #31
 8003b44:	2b06      	cmp	r3, #6
 8003b46:	d020      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b50:	d004      	beq.n	8003b5c <HAL_ADC_IRQHandler+0x398>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a71      	ldr	r2, [pc, #452]	; (8003d1c <HAL_ADC_IRQHandler+0x558>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d106      	bne.n	8003b6a <HAL_ADC_IRQHandler+0x3a6>
 8003b5c:	4b70      	ldr	r3, [pc, #448]	; (8003d20 <HAL_ADC_IRQHandler+0x55c>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 031f 	and.w	r3, r3, #31
 8003b64:	2b07      	cmp	r3, #7
 8003b66:	d010      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b68:	e005      	b.n	8003b76 <HAL_ADC_IRQHandler+0x3b2>
 8003b6a:	4b6e      	ldr	r3, [pc, #440]	; (8003d24 <HAL_ADC_IRQHandler+0x560>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 031f 	and.w	r3, r3, #31
 8003b72:	2b07      	cmp	r3, #7
 8003b74:	d009      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b7e:	d004      	beq.n	8003b8a <HAL_ADC_IRQHandler+0x3c6>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a64      	ldr	r2, [pc, #400]	; (8003d18 <HAL_ADC_IRQHandler+0x554>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d104      	bne.n	8003b94 <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	e00f      	b.n	8003bb4 <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b9c:	d004      	beq.n	8003ba8 <HAL_ADC_IRQHandler+0x3e4>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a5e      	ldr	r2, [pc, #376]	; (8003d1c <HAL_ADC_IRQHandler+0x558>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d102      	bne.n	8003bae <HAL_ADC_IRQHandler+0x3ea>
 8003ba8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003bac:	e000      	b.n	8003bb0 <HAL_ADC_IRQHandler+0x3ec>
 8003bae:	4b5a      	ldr	r3, [pc, #360]	; (8003d18 <HAL_ADC_IRQHandler+0x554>)
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d12d      	bne.n	8003c1a <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d11a      	bne.n	8003c02 <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bda:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d112      	bne.n	8003c1a <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf8:	f043 0201 	orr.w	r2, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	641a      	str	r2, [r3, #64]	; 0x40
 8003c00:	e00b      	b.n	8003c1a <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	f043 0210 	orr.w	r2, r3, #16
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c12:	f043 0201 	orr.w	r2, r3, #1
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f8de 	bl	8003ddc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2260      	movs	r2, #96	; 0x60
 8003c26:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c32:	2b80      	cmp	r3, #128	; 0x80
 8003c34:	d113      	bne.n	8003c5e <HAL_ADC_IRQHandler+0x49a>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c40:	2b80      	cmp	r3, #128	; 0x80
 8003c42:	d10c      	bne.n	8003c5e <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff fa75 	bl	8003140 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2280      	movs	r2, #128	; 0x80
 8003c5c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c6c:	d115      	bne.n	8003c9a <HAL_ADC_IRQHandler+0x4d6>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c7c:	d10d      	bne.n	8003c9a <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 f8ba 	bl	8003e04 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c98:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ca8:	d115      	bne.n	8003cd6 <HAL_ADC_IRQHandler+0x512>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cb8:	d10d      	bne.n	8003cd6 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f8a6 	bl	8003e18 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cd4:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	2b10      	cmp	r3, #16
 8003ce2:	d151      	bne.n	8003d88 <HAL_ADC_IRQHandler+0x5c4>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b10      	cmp	r3, #16
 8003cf0:	d14a      	bne.n	8003d88 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d102      	bne.n	8003d00 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	617b      	str	r3, [r7, #20]
 8003cfe:	e02d      	b.n	8003d5c <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d08:	d004      	beq.n	8003d14 <HAL_ADC_IRQHandler+0x550>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a03      	ldr	r2, [pc, #12]	; (8003d1c <HAL_ADC_IRQHandler+0x558>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d109      	bne.n	8003d28 <HAL_ADC_IRQHandler+0x564>
 8003d14:	4b02      	ldr	r3, [pc, #8]	; (8003d20 <HAL_ADC_IRQHandler+0x55c>)
 8003d16:	e008      	b.n	8003d2a <HAL_ADC_IRQHandler+0x566>
 8003d18:	50000400 	.word	0x50000400
 8003d1c:	50000100 	.word	0x50000100
 8003d20:	50000300 	.word	0x50000300
 8003d24:	50000700 	.word	0x50000700
 8003d28:	4b2b      	ldr	r3, [pc, #172]	; (8003dd8 <HAL_ADC_IRQHandler+0x614>)
 8003d2a:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 031f 	and.w	r3, r3, #31
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d109      	bne.n	8003d4c <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d10a      	bne.n	8003d5c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003d46:	2301      	movs	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	e007      	b.n	8003d5c <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003d58:	2301      	movs	r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d10e      	bne.n	8003d80 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d72:	f043 0202 	orr.w	r2, r3, #2
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7ff f9ea 	bl	8003154 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2210      	movs	r2, #16
 8003d86:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d96:	d11b      	bne.n	8003dd0 <HAL_ADC_IRQHandler+0x60c>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da6:	d113      	bne.n	8003dd0 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db8:	f043 0208 	orr.w	r2, r3, #8
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dc8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f810 	bl	8003df0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8003dd0:	bf00      	nop
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	50000700 	.word	0x50000700

08003ddc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b09b      	sub	sp, #108	; 0x6c
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_ADC_ConfigChannel+0x22>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e2cb      	b.n	80043e6 <HAL_ADC_ConfigChannel+0x5ba>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f040 82af 	bne.w	80043c4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	d81c      	bhi.n	8003ea8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	4413      	add	r3, r2
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	461a      	mov	r2, r3
 8003e82:	231f      	movs	r3, #31
 8003e84:	4093      	lsls	r3, r2
 8003e86:	43db      	mvns	r3, r3
 8003e88:	4019      	ands	r1, r3
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	6818      	ldr	r0, [r3, #0]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	4613      	mov	r3, r2
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	4413      	add	r3, r2
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	fa00 f203 	lsl.w	r2, r0, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ea6:	e063      	b.n	8003f70 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	2b09      	cmp	r3, #9
 8003eae:	d81e      	bhi.n	8003eee <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	005b      	lsls	r3, r3, #1
 8003ebe:	4413      	add	r3, r2
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	3b1e      	subs	r3, #30
 8003ec4:	221f      	movs	r2, #31
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	4019      	ands	r1, r3
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	4413      	add	r3, r2
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	3b1e      	subs	r3, #30
 8003ee0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	635a      	str	r2, [r3, #52]	; 0x34
 8003eec:	e040      	b.n	8003f70 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b0e      	cmp	r3, #14
 8003ef4:	d81e      	bhi.n	8003f34 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	4413      	add	r3, r2
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	3b3c      	subs	r3, #60	; 0x3c
 8003f0a:	221f      	movs	r2, #31
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	4019      	ands	r1, r3
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	6818      	ldr	r0, [r3, #0]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	4413      	add	r3, r2
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	3b3c      	subs	r3, #60	; 0x3c
 8003f26:	fa00 f203 	lsl.w	r2, r0, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	639a      	str	r2, [r3, #56]	; 0x38
 8003f32:	e01d      	b.n	8003f70 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	685a      	ldr	r2, [r3, #4]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	4413      	add	r3, r2
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	3b5a      	subs	r3, #90	; 0x5a
 8003f48:	221f      	movs	r2, #31
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	4019      	ands	r1, r3
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	6818      	ldr	r0, [r3, #0]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4413      	add	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	3b5a      	subs	r3, #90	; 0x5a
 8003f64:	fa00 f203 	lsl.w	r2, r0, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f040 80e5 	bne.w	800414a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2b09      	cmp	r3, #9
 8003f86:	d91c      	bls.n	8003fc2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6999      	ldr	r1, [r3, #24]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	4613      	mov	r3, r2
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	4413      	add	r3, r2
 8003f98:	3b1e      	subs	r3, #30
 8003f9a:	2207      	movs	r2, #7
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	4019      	ands	r1, r3
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	6898      	ldr	r0, [r3, #8]
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4613      	mov	r3, r2
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	4413      	add	r3, r2
 8003fb2:	3b1e      	subs	r3, #30
 8003fb4:	fa00 f203 	lsl.w	r2, r0, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	619a      	str	r2, [r3, #24]
 8003fc0:	e019      	b.n	8003ff6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6959      	ldr	r1, [r3, #20]
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	4413      	add	r3, r2
 8003fd2:	2207      	movs	r2, #7
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	4019      	ands	r1, r3
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	6898      	ldr	r0, [r3, #8]
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	4413      	add	r3, r2
 8003fea:	fa00 f203 	lsl.w	r2, r0, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	695a      	ldr	r2, [r3, #20]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	08db      	lsrs	r3, r3, #3
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	3b01      	subs	r3, #1
 8004014:	2b03      	cmp	r3, #3
 8004016:	d84f      	bhi.n	80040b8 <HAL_ADC_ConfigChannel+0x28c>
 8004018:	a201      	add	r2, pc, #4	; (adr r2, 8004020 <HAL_ADC_ConfigChannel+0x1f4>)
 800401a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401e:	bf00      	nop
 8004020:	08004031 	.word	0x08004031
 8004024:	08004053 	.word	0x08004053
 8004028:	08004075 	.word	0x08004075
 800402c:	08004097 	.word	0x08004097
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004036:	4b9f      	ldr	r3, [pc, #636]	; (80042b4 <HAL_ADC_ConfigChannel+0x488>)
 8004038:	4013      	ands	r3, r2
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	6812      	ldr	r2, [r2, #0]
 800403e:	0691      	lsls	r1, r2, #26
 8004040:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004042:	430a      	orrs	r2, r1
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800404e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004050:	e07e      	b.n	8004150 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004058:	4b96      	ldr	r3, [pc, #600]	; (80042b4 <HAL_ADC_ConfigChannel+0x488>)
 800405a:	4013      	ands	r3, r2
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	6812      	ldr	r2, [r2, #0]
 8004060:	0691      	lsls	r1, r2, #26
 8004062:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004064:	430a      	orrs	r2, r1
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004070:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004072:	e06d      	b.n	8004150 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800407a:	4b8e      	ldr	r3, [pc, #568]	; (80042b4 <HAL_ADC_ConfigChannel+0x488>)
 800407c:	4013      	ands	r3, r2
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	6812      	ldr	r2, [r2, #0]
 8004082:	0691      	lsls	r1, r2, #26
 8004084:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004086:	430a      	orrs	r2, r1
 8004088:	431a      	orrs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004092:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004094:	e05c      	b.n	8004150 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800409c:	4b85      	ldr	r3, [pc, #532]	; (80042b4 <HAL_ADC_ConfigChannel+0x488>)
 800409e:	4013      	ands	r3, r2
 80040a0:	683a      	ldr	r2, [r7, #0]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	0691      	lsls	r1, r2, #26
 80040a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040a8:	430a      	orrs	r2, r1
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040b4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80040b6:	e04b      	b.n	8004150 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	069b      	lsls	r3, r3, #26
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d107      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80040da:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	069b      	lsls	r3, r3, #26
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d107      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80040fe:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004106:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	069b      	lsls	r3, r3, #26
 8004110:	429a      	cmp	r2, r3
 8004112:	d107      	bne.n	8004124 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004122:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800412a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	069b      	lsls	r3, r3, #26
 8004134:	429a      	cmp	r2, r3
 8004136:	d10a      	bne.n	800414e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004146:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004148:	e001      	b.n	800414e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800414a:	bf00      	nop
 800414c:	e000      	b.n	8004150 <HAL_ADC_ConfigChannel+0x324>
      break;
 800414e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	2b01      	cmp	r3, #1
 800415c:	d108      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x344>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x344>
 800416c:	2301      	movs	r3, #1
 800416e:	e000      	b.n	8004172 <HAL_ADC_ConfigChannel+0x346>
 8004170:	2300      	movs	r3, #0
 8004172:	2b00      	cmp	r3, #0
 8004174:	f040 8131 	bne.w	80043da <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d00f      	beq.n	80041a0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2201      	movs	r2, #1
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	43da      	mvns	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	400a      	ands	r2, r1
 800419a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800419e:	e049      	b.n	8004234 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2201      	movs	r2, #1
 80041ae:	409a      	lsls	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b09      	cmp	r3, #9
 80041c0:	d91c      	bls.n	80041fc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6999      	ldr	r1, [r3, #24]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	4613      	mov	r3, r2
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	4413      	add	r3, r2
 80041d2:	3b1b      	subs	r3, #27
 80041d4:	2207      	movs	r2, #7
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	43db      	mvns	r3, r3
 80041dc:	4019      	ands	r1, r3
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	6898      	ldr	r0, [r3, #8]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	4613      	mov	r3, r2
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	4413      	add	r3, r2
 80041ec:	3b1b      	subs	r3, #27
 80041ee:	fa00 f203 	lsl.w	r2, r0, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	619a      	str	r2, [r3, #24]
 80041fa:	e01b      	b.n	8004234 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6959      	ldr	r1, [r3, #20]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	4613      	mov	r3, r2
 800420a:	005b      	lsls	r3, r3, #1
 800420c:	4413      	add	r3, r2
 800420e:	2207      	movs	r2, #7
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	4019      	ands	r1, r3
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	6898      	ldr	r0, [r3, #8]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	1c5a      	adds	r2, r3, #1
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	fa00 f203 	lsl.w	r2, r0, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800423c:	d004      	beq.n	8004248 <HAL_ADC_ConfigChannel+0x41c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1d      	ldr	r2, [pc, #116]	; (80042b8 <HAL_ADC_ConfigChannel+0x48c>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d101      	bne.n	800424c <HAL_ADC_ConfigChannel+0x420>
 8004248:	4b1c      	ldr	r3, [pc, #112]	; (80042bc <HAL_ADC_ConfigChannel+0x490>)
 800424a:	e000      	b.n	800424e <HAL_ADC_ConfigChannel+0x422>
 800424c:	4b1c      	ldr	r3, [pc, #112]	; (80042c0 <HAL_ADC_ConfigChannel+0x494>)
 800424e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b10      	cmp	r3, #16
 8004256:	d105      	bne.n	8004264 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004258:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004260:	2b00      	cmp	r3, #0
 8004262:	d015      	beq.n	8004290 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004268:	2b11      	cmp	r3, #17
 800426a:	d105      	bne.n	8004278 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800426c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00b      	beq.n	8004290 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800427c:	2b12      	cmp	r3, #18
 800427e:	f040 80ac 	bne.w	80043da <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004282:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800428a:	2b00      	cmp	r3, #0
 800428c:	f040 80a5 	bne.w	80043da <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004298:	d102      	bne.n	80042a0 <HAL_ADC_ConfigChannel+0x474>
 800429a:	4b07      	ldr	r3, [pc, #28]	; (80042b8 <HAL_ADC_ConfigChannel+0x48c>)
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	e023      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x4bc>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a04      	ldr	r2, [pc, #16]	; (80042b8 <HAL_ADC_ConfigChannel+0x48c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d10c      	bne.n	80042c4 <HAL_ADC_ConfigChannel+0x498>
 80042aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	e01a      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x4bc>
 80042b2:	bf00      	nop
 80042b4:	83fff000 	.word	0x83fff000
 80042b8:	50000100 	.word	0x50000100
 80042bc:	50000300 	.word	0x50000300
 80042c0:	50000700 	.word	0x50000700
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a4a      	ldr	r2, [pc, #296]	; (80043f4 <HAL_ADC_ConfigChannel+0x5c8>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d102      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x4a8>
 80042ce:	4b4a      	ldr	r3, [pc, #296]	; (80043f8 <HAL_ADC_ConfigChannel+0x5cc>)
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	e009      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x4bc>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a47      	ldr	r2, [pc, #284]	; (80043f8 <HAL_ADC_ConfigChannel+0x5cc>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d102      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x4b8>
 80042de:	4b45      	ldr	r3, [pc, #276]	; (80043f4 <HAL_ADC_ConfigChannel+0x5c8>)
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	e001      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x4bc>
 80042e4:	2300      	movs	r3, #0
 80042e6:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 0303 	and.w	r3, r3, #3
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d108      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x4dc>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b01      	cmp	r3, #1
 8004302:	d101      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x4dc>
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <HAL_ADC_ConfigChannel+0x4de>
 8004308:	2300      	movs	r3, #0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d150      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800430e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004310:	2b00      	cmp	r3, #0
 8004312:	d010      	beq.n	8004336 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f003 0303 	and.w	r3, r3, #3
 800431c:	2b01      	cmp	r3, #1
 800431e:	d107      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x504>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0301 	and.w	r3, r3, #1
 8004328:	2b01      	cmp	r3, #1
 800432a:	d101      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x504>
 800432c:	2301      	movs	r3, #1
 800432e:	e000      	b.n	8004332 <HAL_ADC_ConfigChannel+0x506>
 8004330:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004332:	2b00      	cmp	r3, #0
 8004334:	d13c      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b10      	cmp	r3, #16
 800433c:	d11d      	bne.n	800437a <HAL_ADC_ConfigChannel+0x54e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004346:	d118      	bne.n	800437a <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004350:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004352:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004354:	4b29      	ldr	r3, [pc, #164]	; (80043fc <HAL_ADC_ConfigChannel+0x5d0>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a29      	ldr	r2, [pc, #164]	; (8004400 <HAL_ADC_ConfigChannel+0x5d4>)
 800435a:	fba2 2303 	umull	r2, r3, r2, r3
 800435e:	0c9a      	lsrs	r2, r3, #18
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800436a:	e002      	b.n	8004372 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	3b01      	subs	r3, #1
 8004370:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1f9      	bne.n	800436c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004378:	e02e      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b11      	cmp	r3, #17
 8004380:	d10b      	bne.n	800439a <HAL_ADC_ConfigChannel+0x56e>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800438a:	d106      	bne.n	800439a <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800438c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004394:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004396:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004398:	e01e      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2b12      	cmp	r3, #18
 80043a0:	d11a      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80043a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80043aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043ac:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80043ae:	e013      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	f043 0220 	orr.w	r2, r3, #32
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80043c2:	e00a      	b.n	80043da <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	f043 0220 	orr.w	r2, r3, #32
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80043d6:	e000      	b.n	80043da <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80043d8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80043e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	376c      	adds	r7, #108	; 0x6c
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	50000400 	.word	0x50000400
 80043f8:	50000500 	.word	0x50000500
 80043fc:	20000020 	.word	0x20000020
 8004400:	431bde83 	.word	0x431bde83

08004404 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8004404:	b480      	push	{r7}
 8004406:	b099      	sub	sp, #100	; 0x64
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800441c:	d102      	bne.n	8004424 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800441e:	4b6d      	ldr	r3, [pc, #436]	; (80045d4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004420:	60bb      	str	r3, [r7, #8]
 8004422:	e01a      	b.n	800445a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a6a      	ldr	r2, [pc, #424]	; (80045d4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d103      	bne.n	8004436 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800442e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004432:	60bb      	str	r3, [r7, #8]
 8004434:	e011      	b.n	800445a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a67      	ldr	r2, [pc, #412]	; (80045d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d102      	bne.n	8004446 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004440:	4b66      	ldr	r3, [pc, #408]	; (80045dc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8004442:	60bb      	str	r3, [r7, #8]
 8004444:	e009      	b.n	800445a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a64      	ldr	r2, [pc, #400]	; (80045dc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d102      	bne.n	8004456 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004450:	4b61      	ldr	r3, [pc, #388]	; (80045d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	e001      	b.n	800445a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004456:	2300      	movs	r3, #0
 8004458:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e0b0      	b.n	80045c6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800446e:	2302      	movs	r3, #2
 8004470:	e0a9      	b.n	80045c6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	f040 808d 	bne.w	80045a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	2b00      	cmp	r3, #0
 8004494:	f040 8086 	bne.w	80045a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044a0:	d004      	beq.n	80044ac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a4b      	ldr	r2, [pc, #300]	; (80045d4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d101      	bne.n	80044b0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80044ac:	4b4c      	ldr	r3, [pc, #304]	; (80045e0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80044ae:	e000      	b.n	80044b2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80044b0:	4b4c      	ldr	r3, [pc, #304]	; (80045e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80044b2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d040      	beq.n	800453e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80044bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	6859      	ldr	r1, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044ce:	035b      	lsls	r3, r3, #13
 80044d0:	430b      	orrs	r3, r1
 80044d2:	431a      	orrs	r2, r3
 80044d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044d6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d108      	bne.n	80044f8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0301 	and.w	r3, r3, #1
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d101      	bne.n	80044f8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80044f8:	2300      	movs	r3, #0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d15c      	bne.n	80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	2b01      	cmp	r3, #1
 8004508:	d107      	bne.n	800451a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b01      	cmp	r3, #1
 8004514:	d101      	bne.n	800451a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800451a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800451c:	2b00      	cmp	r3, #0
 800451e:	d14b      	bne.n	80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004520:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004528:	f023 030f 	bic.w	r3, r3, #15
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	6811      	ldr	r1, [r2, #0]
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	6892      	ldr	r2, [r2, #8]
 8004534:	430a      	orrs	r2, r1
 8004536:	431a      	orrs	r2, r3
 8004538:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800453a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800453c:	e03c      	b.n	80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800453e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004546:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004548:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	2b01      	cmp	r3, #1
 8004556:	d108      	bne.n	800456a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800456a:	2300      	movs	r3, #0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d123      	bne.n	80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f003 0303 	and.w	r3, r3, #3
 8004578:	2b01      	cmp	r3, #1
 800457a:	d107      	bne.n	800458c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8004588:	2301      	movs	r3, #1
 800458a:	e000      	b.n	800458e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800458c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800458e:	2b00      	cmp	r3, #0
 8004590:	d112      	bne.n	80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004592:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800459a:	f023 030f 	bic.w	r3, r3, #15
 800459e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045a0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80045a2:	e009      	b.n	80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a8:	f043 0220 	orr.w	r2, r3, #32
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80045b6:	e000      	b.n	80045ba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80045b8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80045c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80045c6:	4618      	mov	r0, r3
 80045c8:	3764      	adds	r7, #100	; 0x64
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	50000100 	.word	0x50000100
 80045d8:	50000400 	.word	0x50000400
 80045dc:	50000500 	.word	0x50000500
 80045e0:	50000300 	.word	0x50000300
 80045e4:	50000700 	.word	0x50000700

080045e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045f0:	2300      	movs	r3, #0
 80045f2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d108      	bne.n	8004614 <ADC_Enable+0x2c>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <ADC_Enable+0x2c>
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <ADC_Enable+0x2e>
 8004614:	2300      	movs	r3, #0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d13c      	bne.n	8004694 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	4b1f      	ldr	r3, [pc, #124]	; (80046a0 <ADC_Enable+0xb8>)
 8004622:	4013      	ands	r3, r2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00d      	beq.n	8004644 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462c:	f043 0210 	orr.w	r2, r3, #16
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004638:	f043 0201 	orr.w	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e028      	b.n	8004696 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689a      	ldr	r2, [r3, #8]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0201 	orr.w	r2, r2, #1
 8004652:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004654:	f7fe fd3c 	bl	80030d0 <HAL_GetTick>
 8004658:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800465a:	e014      	b.n	8004686 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800465c:	f7fe fd38 	bl	80030d0 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d90d      	bls.n	8004686 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	f043 0210 	orr.w	r2, r3, #16
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467a:	f043 0201 	orr.w	r2, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e007      	b.n	8004696 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b01      	cmp	r3, #1
 8004692:	d1e3      	bne.n	800465c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	8000003f 	.word	0x8000003f

080046a4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046ac:	2300      	movs	r3, #0
 80046ae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d108      	bne.n	80046d0 <ADC_Disable+0x2c>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d101      	bne.n	80046d0 <ADC_Disable+0x2c>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <ADC_Disable+0x2e>
 80046d0:	2300      	movs	r3, #0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d040      	beq.n	8004758 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 030d 	and.w	r3, r3, #13
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d10f      	bne.n	8004704 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0202 	orr.w	r2, r2, #2
 80046f2:	609a      	str	r2, [r3, #8]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2203      	movs	r2, #3
 80046fa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80046fc:	f7fe fce8 	bl	80030d0 <HAL_GetTick>
 8004700:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004702:	e022      	b.n	800474a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	f043 0210 	orr.w	r2, r3, #16
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004714:	f043 0201 	orr.w	r2, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e01c      	b.n	800475a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004720:	f7fe fcd6 	bl	80030d0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d90d      	bls.n	800474a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004732:	f043 0210 	orr.w	r2, r3, #16
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473e:	f043 0201 	orr.w	r2, r3, #1
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e007      	b.n	800475a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d0e3      	beq.n	8004720 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
	...

08004764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f003 0307 	and.w	r3, r3, #7
 8004772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004774:	4b0c      	ldr	r3, [pc, #48]	; (80047a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004780:	4013      	ands	r3, r2
 8004782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800478c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004796:	4a04      	ldr	r2, [pc, #16]	; (80047a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	60d3      	str	r3, [r2, #12]
}
 800479c:	bf00      	nop
 800479e:	3714      	adds	r7, #20
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr
 80047a8:	e000ed00 	.word	0xe000ed00

080047ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047b0:	4b04      	ldr	r3, [pc, #16]	; (80047c4 <__NVIC_GetPriorityGrouping+0x18>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	0a1b      	lsrs	r3, r3, #8
 80047b6:	f003 0307 	and.w	r3, r3, #7
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr
 80047c4:	e000ed00 	.word	0xe000ed00

080047c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4603      	mov	r3, r0
 80047d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	db0b      	blt.n	80047f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047da:	79fb      	ldrb	r3, [r7, #7]
 80047dc:	f003 021f 	and.w	r2, r3, #31
 80047e0:	4907      	ldr	r1, [pc, #28]	; (8004800 <__NVIC_EnableIRQ+0x38>)
 80047e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e6:	095b      	lsrs	r3, r3, #5
 80047e8:	2001      	movs	r0, #1
 80047ea:	fa00 f202 	lsl.w	r2, r0, r2
 80047ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	e000e100 	.word	0xe000e100

08004804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	4603      	mov	r3, r0
 800480c:	6039      	str	r1, [r7, #0]
 800480e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004814:	2b00      	cmp	r3, #0
 8004816:	db0a      	blt.n	800482e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	b2da      	uxtb	r2, r3
 800481c:	490c      	ldr	r1, [pc, #48]	; (8004850 <__NVIC_SetPriority+0x4c>)
 800481e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004822:	0112      	lsls	r2, r2, #4
 8004824:	b2d2      	uxtb	r2, r2
 8004826:	440b      	add	r3, r1
 8004828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800482c:	e00a      	b.n	8004844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	b2da      	uxtb	r2, r3
 8004832:	4908      	ldr	r1, [pc, #32]	; (8004854 <__NVIC_SetPriority+0x50>)
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	f003 030f 	and.w	r3, r3, #15
 800483a:	3b04      	subs	r3, #4
 800483c:	0112      	lsls	r2, r2, #4
 800483e:	b2d2      	uxtb	r2, r2
 8004840:	440b      	add	r3, r1
 8004842:	761a      	strb	r2, [r3, #24]
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	e000e100 	.word	0xe000e100
 8004854:	e000ed00 	.word	0xe000ed00

08004858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004858:	b480      	push	{r7}
 800485a:	b089      	sub	sp, #36	; 0x24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f003 0307 	and.w	r3, r3, #7
 800486a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	f1c3 0307 	rsb	r3, r3, #7
 8004872:	2b04      	cmp	r3, #4
 8004874:	bf28      	it	cs
 8004876:	2304      	movcs	r3, #4
 8004878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	3304      	adds	r3, #4
 800487e:	2b06      	cmp	r3, #6
 8004880:	d902      	bls.n	8004888 <NVIC_EncodePriority+0x30>
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	3b03      	subs	r3, #3
 8004886:	e000      	b.n	800488a <NVIC_EncodePriority+0x32>
 8004888:	2300      	movs	r3, #0
 800488a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800488c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	43da      	mvns	r2, r3
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	401a      	ands	r2, r3
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	fa01 f303 	lsl.w	r3, r1, r3
 80048aa:	43d9      	mvns	r1, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048b0:	4313      	orrs	r3, r2
         );
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3724      	adds	r7, #36	; 0x24
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
	...

080048c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3b01      	subs	r3, #1
 80048cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048d0:	d301      	bcc.n	80048d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048d2:	2301      	movs	r3, #1
 80048d4:	e00f      	b.n	80048f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048d6:	4a0a      	ldr	r2, [pc, #40]	; (8004900 <SysTick_Config+0x40>)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	3b01      	subs	r3, #1
 80048dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048de:	210f      	movs	r1, #15
 80048e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048e4:	f7ff ff8e 	bl	8004804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048e8:	4b05      	ldr	r3, [pc, #20]	; (8004900 <SysTick_Config+0x40>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ee:	4b04      	ldr	r3, [pc, #16]	; (8004900 <SysTick_Config+0x40>)
 80048f0:	2207      	movs	r2, #7
 80048f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	e000e010 	.word	0xe000e010

08004904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f7ff ff29 	bl	8004764 <__NVIC_SetPriorityGrouping>
}
 8004912:	bf00      	nop
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b086      	sub	sp, #24
 800491e:	af00      	add	r7, sp, #0
 8004920:	4603      	mov	r3, r0
 8004922:	60b9      	str	r1, [r7, #8]
 8004924:	607a      	str	r2, [r7, #4]
 8004926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800492c:	f7ff ff3e 	bl	80047ac <__NVIC_GetPriorityGrouping>
 8004930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	6978      	ldr	r0, [r7, #20]
 8004938:	f7ff ff8e 	bl	8004858 <NVIC_EncodePriority>
 800493c:	4602      	mov	r2, r0
 800493e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004942:	4611      	mov	r1, r2
 8004944:	4618      	mov	r0, r3
 8004946:	f7ff ff5d 	bl	8004804 <__NVIC_SetPriority>
}
 800494a:	bf00      	nop
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	4603      	mov	r3, r0
 800495a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800495c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004960:	4618      	mov	r0, r3
 8004962:	f7ff ff31 	bl	80047c8 <__NVIC_EnableIRQ>
}
 8004966:	bf00      	nop
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800496e:	b580      	push	{r7, lr}
 8004970:	b082      	sub	sp, #8
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7ff ffa2 	bl	80048c0 <SysTick_Config>
 800497c:	4603      	mov	r3, r0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004994:	2b02      	cmp	r3, #2
 8004996:	d008      	beq.n	80049aa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2204      	movs	r2, #4
 800499c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e020      	b.n	80049ec <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 020e 	bic.w	r2, r2, #14
 80049b8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0201 	bic.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d2:	2101      	movs	r1, #1
 80049d4:	fa01 f202 	lsl.w	r2, r1, r2
 80049d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d005      	beq.n	8004a1a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2204      	movs	r2, #4
 8004a12:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
 8004a18:	e027      	b.n	8004a6a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 020e 	bic.w	r2, r2, #14
 8004a28:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0201 	bic.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f202 	lsl.w	r2, r1, r2
 8004a48:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	4798      	blx	r3
    } 
  }
  return status;
 8004a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a82:	e154      	b.n	8004d2e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	2101      	movs	r1, #1
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a90:	4013      	ands	r3, r2
 8004a92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 8146 	beq.w	8004d28 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d00b      	beq.n	8004abc <HAL_GPIO_Init+0x48>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d007      	beq.n	8004abc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ab0:	2b11      	cmp	r3, #17
 8004ab2:	d003      	beq.n	8004abc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b12      	cmp	r3, #18
 8004aba:	d130      	bne.n	8004b1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	2203      	movs	r2, #3
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	43db      	mvns	r3, r3
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	68da      	ldr	r2, [r3, #12]
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004af2:	2201      	movs	r2, #1
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	43db      	mvns	r3, r3
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	091b      	lsrs	r3, r3, #4
 8004b08:	f003 0201 	and.w	r2, r3, #1
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	005b      	lsls	r3, r3, #1
 8004b28:	2203      	movs	r2, #3
 8004b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2e:	43db      	mvns	r3, r3
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4013      	ands	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d003      	beq.n	8004b5e <HAL_GPIO_Init+0xea>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	2b12      	cmp	r3, #18
 8004b5c:	d123      	bne.n	8004ba6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	08da      	lsrs	r2, r3, #3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3208      	adds	r2, #8
 8004b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	220f      	movs	r2, #15
 8004b76:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7a:	43db      	mvns	r3, r3
 8004b7c:	693a      	ldr	r2, [r7, #16]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	691a      	ldr	r2, [r3, #16]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	08da      	lsrs	r2, r3, #3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	3208      	adds	r2, #8
 8004ba0:	6939      	ldr	r1, [r7, #16]
 8004ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	2203      	movs	r2, #3
 8004bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f003 0203 	and.w	r2, r3, #3
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	f000 80a0 	beq.w	8004d28 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004be8:	4b58      	ldr	r3, [pc, #352]	; (8004d4c <HAL_GPIO_Init+0x2d8>)
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	4a57      	ldr	r2, [pc, #348]	; (8004d4c <HAL_GPIO_Init+0x2d8>)
 8004bee:	f043 0301 	orr.w	r3, r3, #1
 8004bf2:	6193      	str	r3, [r2, #24]
 8004bf4:	4b55      	ldr	r3, [pc, #340]	; (8004d4c <HAL_GPIO_Init+0x2d8>)
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	f003 0301 	and.w	r3, r3, #1
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004c00:	4a53      	ldr	r2, [pc, #332]	; (8004d50 <HAL_GPIO_Init+0x2dc>)
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	089b      	lsrs	r3, r3, #2
 8004c06:	3302      	adds	r3, #2
 8004c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f003 0303 	and.w	r3, r3, #3
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	220f      	movs	r2, #15
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4013      	ands	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c2a:	d019      	beq.n	8004c60 <HAL_GPIO_Init+0x1ec>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a49      	ldr	r2, [pc, #292]	; (8004d54 <HAL_GPIO_Init+0x2e0>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d013      	beq.n	8004c5c <HAL_GPIO_Init+0x1e8>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a48      	ldr	r2, [pc, #288]	; (8004d58 <HAL_GPIO_Init+0x2e4>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d00d      	beq.n	8004c58 <HAL_GPIO_Init+0x1e4>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a47      	ldr	r2, [pc, #284]	; (8004d5c <HAL_GPIO_Init+0x2e8>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d007      	beq.n	8004c54 <HAL_GPIO_Init+0x1e0>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a46      	ldr	r2, [pc, #280]	; (8004d60 <HAL_GPIO_Init+0x2ec>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d101      	bne.n	8004c50 <HAL_GPIO_Init+0x1dc>
 8004c4c:	2304      	movs	r3, #4
 8004c4e:	e008      	b.n	8004c62 <HAL_GPIO_Init+0x1ee>
 8004c50:	2305      	movs	r3, #5
 8004c52:	e006      	b.n	8004c62 <HAL_GPIO_Init+0x1ee>
 8004c54:	2303      	movs	r3, #3
 8004c56:	e004      	b.n	8004c62 <HAL_GPIO_Init+0x1ee>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e002      	b.n	8004c62 <HAL_GPIO_Init+0x1ee>
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <HAL_GPIO_Init+0x1ee>
 8004c60:	2300      	movs	r3, #0
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	f002 0203 	and.w	r2, r2, #3
 8004c68:	0092      	lsls	r2, r2, #2
 8004c6a:	4093      	lsls	r3, r2
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004c72:	4937      	ldr	r1, [pc, #220]	; (8004d50 <HAL_GPIO_Init+0x2dc>)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	089b      	lsrs	r3, r3, #2
 8004c78:	3302      	adds	r3, #2
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c80:	4b38      	ldr	r3, [pc, #224]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	43db      	mvns	r3, r3
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004ca4:	4a2f      	ldr	r2, [pc, #188]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004caa:	4b2e      	ldr	r3, [pc, #184]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004cce:	4a25      	ldr	r2, [pc, #148]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cd4:	4b23      	ldr	r3, [pc, #140]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d003      	beq.n	8004cf8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004cf8:	4a1a      	ldr	r2, [pc, #104]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cfe:	4b19      	ldr	r3, [pc, #100]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	43db      	mvns	r3, r3
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004d22:	4a10      	ldr	r2, [pc, #64]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	fa22 f303 	lsr.w	r3, r2, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f47f aea3 	bne.w	8004a84 <HAL_GPIO_Init+0x10>
  }
}
 8004d3e:	bf00      	nop
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	40010000 	.word	0x40010000
 8004d54:	48000400 	.word	0x48000400
 8004d58:	48000800 	.word	0x48000800
 8004d5c:	48000c00 	.word	0x48000c00
 8004d60:	48001000 	.word	0x48001000
 8004d64:	40010400 	.word	0x40010400

08004d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	460b      	mov	r3, r1
 8004d72:	807b      	strh	r3, [r7, #2]
 8004d74:	4613      	mov	r3, r2
 8004d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d78:	787b      	ldrb	r3, [r7, #1]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d7e:	887a      	ldrh	r2, [r7, #2]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d84:	e002      	b.n	8004d8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d86:	887a      	ldrh	r2, [r7, #2]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	460b      	mov	r3, r1
 8004da2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004daa:	887a      	ldrh	r2, [r7, #2]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	4013      	ands	r3, r2
 8004db0:	041a      	lsls	r2, r3, #16
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	43d9      	mvns	r1, r3
 8004db6:	887b      	ldrh	r3, [r7, #2]
 8004db8:	400b      	ands	r3, r1
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	619a      	str	r2, [r3, #24]
}
 8004dc0:	bf00      	nop
 8004dc2:	3714      	adds	r7, #20
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e081      	b.n	8004ee2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fc fe6c 	bl	8001ad0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2224      	movs	r2, #36	; 0x24
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0201 	bic.w	r2, r2, #1
 8004e0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d107      	bne.n	8004e46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e42:	609a      	str	r2, [r3, #8]
 8004e44:	e006      	b.n	8004e54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	689a      	ldr	r2, [r3, #8]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004e52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d104      	bne.n	8004e66 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	6812      	ldr	r2, [r2, #0]
 8004e70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004e74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	ea42 0103 	orr.w	r1, r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	021a      	lsls	r2, r3, #8
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	69d9      	ldr	r1, [r3, #28]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a1a      	ldr	r2, [r3, #32]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0201 	orr.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2220      	movs	r2, #32
 8004ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004eea:	b480      	push	{r7}
 8004eec:	b083      	sub	sp, #12
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b20      	cmp	r3, #32
 8004efe:	d138      	bne.n	8004f72 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d101      	bne.n	8004f0e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	e032      	b.n	8004f74 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2224      	movs	r2, #36	; 0x24
 8004f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 0201 	bic.w	r2, r2, #1
 8004f2c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f3c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6819      	ldr	r1, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f042 0201 	orr.w	r2, r2, #1
 8004f5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	e000      	b.n	8004f74 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f72:	2302      	movs	r3, #2
  }
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d139      	bne.n	800500a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d101      	bne.n	8004fa4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	e033      	b.n	800500c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2224      	movs	r2, #36	; 0x24
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 0201 	bic.w	r2, r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004fd2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	021b      	lsls	r3, r3, #8
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f042 0201 	orr.w	r2, r2, #1
 8004ff4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	e000      	b.n	800500c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800500a:	2302      	movs	r3, #2
  }
}
 800500c:	4618      	mov	r0, r3
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800501a:	b08b      	sub	sp, #44	; 0x2c
 800501c:	af06      	add	r7, sp, #24
 800501e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e0d0      	b.n	80051cc <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b00      	cmp	r3, #0
 8005034:	d106      	bne.n	8005044 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7fc fe56 	bl	8001cf0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2203      	movs	r2, #3
 8005048:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4618      	mov	r0, r3
 8005052:	f003 f921 	bl	8008298 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005056:	2300      	movs	r3, #0
 8005058:	73fb      	strb	r3, [r7, #15]
 800505a:	e04c      	b.n	80050f6 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800505c:	7bfb      	ldrb	r3, [r7, #15]
 800505e:	6879      	ldr	r1, [r7, #4]
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	4613      	mov	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	00db      	lsls	r3, r3, #3
 800506a:	440b      	add	r3, r1
 800506c:	3301      	adds	r3, #1
 800506e:	2201      	movs	r2, #1
 8005070:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005072:	7bfb      	ldrb	r3, [r7, #15]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	4613      	mov	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	440b      	add	r3, r1
 8005082:	7bfa      	ldrb	r2, [r7, #15]
 8005084:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005086:	7bfa      	ldrb	r2, [r7, #15]
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	b298      	uxth	r0, r3
 800508c:	6879      	ldr	r1, [r7, #4]
 800508e:	4613      	mov	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	440b      	add	r3, r1
 8005098:	3336      	adds	r3, #54	; 0x36
 800509a:	4602      	mov	r2, r0
 800509c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800509e:	7bfb      	ldrb	r3, [r7, #15]
 80050a0:	6879      	ldr	r1, [r7, #4]
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	4613      	mov	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	440b      	add	r3, r1
 80050ae:	3303      	adds	r3, #3
 80050b0:	2200      	movs	r2, #0
 80050b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80050b4:	7bfa      	ldrb	r2, [r7, #15]
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	4613      	mov	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4413      	add	r3, r2
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	440b      	add	r3, r1
 80050c2:	3338      	adds	r3, #56	; 0x38
 80050c4:	2200      	movs	r2, #0
 80050c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80050c8:	7bfa      	ldrb	r2, [r7, #15]
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	440b      	add	r3, r1
 80050d6:	333c      	adds	r3, #60	; 0x3c
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80050dc:	7bfa      	ldrb	r2, [r7, #15]
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	4613      	mov	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	440b      	add	r3, r1
 80050ea:	3340      	adds	r3, #64	; 0x40
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
 80050f2:	3301      	adds	r3, #1
 80050f4:	73fb      	strb	r3, [r7, #15]
 80050f6:	7bfa      	ldrb	r2, [r7, #15]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d3ad      	bcc.n	800505c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005100:	2300      	movs	r3, #0
 8005102:	73fb      	strb	r3, [r7, #15]
 8005104:	e044      	b.n	8005190 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005106:	7bfa      	ldrb	r2, [r7, #15]
 8005108:	6879      	ldr	r1, [r7, #4]
 800510a:	4613      	mov	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	00db      	lsls	r3, r3, #3
 8005112:	440b      	add	r3, r1
 8005114:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005118:	2200      	movs	r2, #0
 800511a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800511c:	7bfa      	ldrb	r2, [r7, #15]
 800511e:	6879      	ldr	r1, [r7, #4]
 8005120:	4613      	mov	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	00db      	lsls	r3, r3, #3
 8005128:	440b      	add	r3, r1
 800512a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800512e:	7bfa      	ldrb	r2, [r7, #15]
 8005130:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005132:	7bfa      	ldrb	r2, [r7, #15]
 8005134:	6879      	ldr	r1, [r7, #4]
 8005136:	4613      	mov	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	00db      	lsls	r3, r3, #3
 800513e:	440b      	add	r3, r1
 8005140:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005144:	2200      	movs	r2, #0
 8005146:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005148:	7bfa      	ldrb	r2, [r7, #15]
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	4613      	mov	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	440b      	add	r3, r1
 8005156:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800515a:	2200      	movs	r2, #0
 800515c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800515e:	7bfa      	ldrb	r2, [r7, #15]
 8005160:	6879      	ldr	r1, [r7, #4]
 8005162:	4613      	mov	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	440b      	add	r3, r1
 800516c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005170:	2200      	movs	r2, #0
 8005172:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005174:	7bfa      	ldrb	r2, [r7, #15]
 8005176:	6879      	ldr	r1, [r7, #4]
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	440b      	add	r3, r1
 8005182:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005186:	2200      	movs	r2, #0
 8005188:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800518a:	7bfb      	ldrb	r3, [r7, #15]
 800518c:	3301      	adds	r3, #1
 800518e:	73fb      	strb	r3, [r7, #15]
 8005190:	7bfa      	ldrb	r2, [r7, #15]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	429a      	cmp	r2, r3
 8005198:	d3b5      	bcc.n	8005106 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	603b      	str	r3, [r7, #0]
 80051a0:	687e      	ldr	r6, [r7, #4]
 80051a2:	466d      	mov	r5, sp
 80051a4:	f106 0410 	add.w	r4, r6, #16
 80051a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051ac:	6823      	ldr	r3, [r4, #0]
 80051ae:	602b      	str	r3, [r5, #0]
 80051b0:	1d33      	adds	r3, r6, #4
 80051b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051b4:	6838      	ldr	r0, [r7, #0]
 80051b6:	f003 f88a 	bl	80082ce <USB_DevInit>

  hpcd->USB_Address = 0U;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080051d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80051da:	af00      	add	r7, sp, #0
 80051dc:	1d3b      	adds	r3, r7, #4
 80051de:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051e0:	1d3b      	adds	r3, r7, #4
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d102      	bne.n	80051ee <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	f000 bef4 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ee:	1d3b      	adds	r3, r7, #4
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 816a 	beq.w	80054d2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80051fe:	4bb3      	ldr	r3, [pc, #716]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f003 030c 	and.w	r3, r3, #12
 8005206:	2b04      	cmp	r3, #4
 8005208:	d00c      	beq.n	8005224 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800520a:	4bb0      	ldr	r3, [pc, #704]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f003 030c 	and.w	r3, r3, #12
 8005212:	2b08      	cmp	r3, #8
 8005214:	d159      	bne.n	80052ca <HAL_RCC_OscConfig+0xf6>
 8005216:	4bad      	ldr	r3, [pc, #692]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800521e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005222:	d152      	bne.n	80052ca <HAL_RCC_OscConfig+0xf6>
 8005224:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005228:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8005230:	fa93 f3a3 	rbit	r3, r3
 8005234:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005238:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800523c:	fab3 f383 	clz	r3, r3
 8005240:	b2db      	uxtb	r3, r3
 8005242:	095b      	lsrs	r3, r3, #5
 8005244:	b2db      	uxtb	r3, r3
 8005246:	f043 0301 	orr.w	r3, r3, #1
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b01      	cmp	r3, #1
 800524e:	d102      	bne.n	8005256 <HAL_RCC_OscConfig+0x82>
 8005250:	4b9e      	ldr	r3, [pc, #632]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	e015      	b.n	8005282 <HAL_RCC_OscConfig+0xae>
 8005256:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800525a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8005262:	fa93 f3a3 	rbit	r3, r3
 8005266:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800526a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800526e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005272:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8005276:	fa93 f3a3 	rbit	r3, r3
 800527a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800527e:	4b93      	ldr	r3, [pc, #588]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005286:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800528a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800528e:	fa92 f2a2 	rbit	r2, r2
 8005292:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8005296:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800529a:	fab2 f282 	clz	r2, r2
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	f042 0220 	orr.w	r2, r2, #32
 80052a4:	b2d2      	uxtb	r2, r2
 80052a6:	f002 021f 	and.w	r2, r2, #31
 80052aa:	2101      	movs	r1, #1
 80052ac:	fa01 f202 	lsl.w	r2, r1, r2
 80052b0:	4013      	ands	r3, r2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 810c 	beq.w	80054d0 <HAL_RCC_OscConfig+0x2fc>
 80052b8:	1d3b      	adds	r3, r7, #4
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f040 8106 	bne.w	80054d0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f000 be86 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ca:	1d3b      	adds	r3, r7, #4
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052d4:	d106      	bne.n	80052e4 <HAL_RCC_OscConfig+0x110>
 80052d6:	4b7d      	ldr	r3, [pc, #500]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a7c      	ldr	r2, [pc, #496]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80052dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052e0:	6013      	str	r3, [r2, #0]
 80052e2:	e030      	b.n	8005346 <HAL_RCC_OscConfig+0x172>
 80052e4:	1d3b      	adds	r3, r7, #4
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10c      	bne.n	8005308 <HAL_RCC_OscConfig+0x134>
 80052ee:	4b77      	ldr	r3, [pc, #476]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a76      	ldr	r2, [pc, #472]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80052f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052f8:	6013      	str	r3, [r2, #0]
 80052fa:	4b74      	ldr	r3, [pc, #464]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a73      	ldr	r2, [pc, #460]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005300:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	e01e      	b.n	8005346 <HAL_RCC_OscConfig+0x172>
 8005308:	1d3b      	adds	r3, r7, #4
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005312:	d10c      	bne.n	800532e <HAL_RCC_OscConfig+0x15a>
 8005314:	4b6d      	ldr	r3, [pc, #436]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a6c      	ldr	r2, [pc, #432]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 800531a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800531e:	6013      	str	r3, [r2, #0]
 8005320:	4b6a      	ldr	r3, [pc, #424]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a69      	ldr	r2, [pc, #420]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	e00b      	b.n	8005346 <HAL_RCC_OscConfig+0x172>
 800532e:	4b67      	ldr	r3, [pc, #412]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a66      	ldr	r2, [pc, #408]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005334:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	4b64      	ldr	r3, [pc, #400]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a63      	ldr	r2, [pc, #396]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005340:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005344:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005346:	4b61      	ldr	r3, [pc, #388]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534a:	f023 020f 	bic.w	r2, r3, #15
 800534e:	1d3b      	adds	r3, r7, #4
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	495d      	ldr	r1, [pc, #372]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005356:	4313      	orrs	r3, r2
 8005358:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800535a:	1d3b      	adds	r3, r7, #4
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d059      	beq.n	8005418 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005364:	f7fd feb4 	bl	80030d0 <HAL_GetTick>
 8005368:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800536c:	e00a      	b.n	8005384 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800536e:	f7fd feaf 	bl	80030d0 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b64      	cmp	r3, #100	; 0x64
 800537c:	d902      	bls.n	8005384 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	f000 be29 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005384:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005388:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800538c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005390:	fa93 f3a3 	rbit	r3, r3
 8005394:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8005398:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800539c:	fab3 f383 	clz	r3, r3
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	095b      	lsrs	r3, r3, #5
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	f043 0301 	orr.w	r3, r3, #1
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d102      	bne.n	80053b6 <HAL_RCC_OscConfig+0x1e2>
 80053b0:	4b46      	ldr	r3, [pc, #280]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	e015      	b.n	80053e2 <HAL_RCC_OscConfig+0x20e>
 80053b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053ba:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053be:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80053c2:	fa93 f3a3 	rbit	r3, r3
 80053c6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80053ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053ce:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80053d2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80053d6:	fa93 f3a3 	rbit	r3, r3
 80053da:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80053de:	4b3b      	ldr	r3, [pc, #236]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 80053e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80053e6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80053ea:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80053ee:	fa92 f2a2 	rbit	r2, r2
 80053f2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80053f6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80053fa:	fab2 f282 	clz	r2, r2
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	f042 0220 	orr.w	r2, r2, #32
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	f002 021f 	and.w	r2, r2, #31
 800540a:	2101      	movs	r1, #1
 800540c:	fa01 f202 	lsl.w	r2, r1, r2
 8005410:	4013      	ands	r3, r2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d0ab      	beq.n	800536e <HAL_RCC_OscConfig+0x19a>
 8005416:	e05c      	b.n	80054d2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005418:	f7fd fe5a 	bl	80030d0 <HAL_GetTick>
 800541c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005420:	e00a      	b.n	8005438 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005422:	f7fd fe55 	bl	80030d0 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b64      	cmp	r3, #100	; 0x64
 8005430:	d902      	bls.n	8005438 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	f000 bdcf 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005438:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800543c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005440:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8005444:	fa93 f3a3 	rbit	r3, r3
 8005448:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800544c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005450:	fab3 f383 	clz	r3, r3
 8005454:	b2db      	uxtb	r3, r3
 8005456:	095b      	lsrs	r3, r3, #5
 8005458:	b2db      	uxtb	r3, r3
 800545a:	f043 0301 	orr.w	r3, r3, #1
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	d102      	bne.n	800546a <HAL_RCC_OscConfig+0x296>
 8005464:	4b19      	ldr	r3, [pc, #100]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	e015      	b.n	8005496 <HAL_RCC_OscConfig+0x2c2>
 800546a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800546e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005472:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005476:	fa93 f3a3 	rbit	r3, r3
 800547a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800547e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005482:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005486:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800548a:	fa93 f3a3 	rbit	r3, r3
 800548e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005492:	4b0e      	ldr	r3, [pc, #56]	; (80054cc <HAL_RCC_OscConfig+0x2f8>)
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800549a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800549e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80054a2:	fa92 f2a2 	rbit	r2, r2
 80054a6:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80054aa:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80054ae:	fab2 f282 	clz	r2, r2
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	f042 0220 	orr.w	r2, r2, #32
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	f002 021f 	and.w	r2, r2, #31
 80054be:	2101      	movs	r1, #1
 80054c0:	fa01 f202 	lsl.w	r2, r1, r2
 80054c4:	4013      	ands	r3, r2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1ab      	bne.n	8005422 <HAL_RCC_OscConfig+0x24e>
 80054ca:	e002      	b.n	80054d2 <HAL_RCC_OscConfig+0x2fe>
 80054cc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054d2:	1d3b      	adds	r3, r7, #4
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 816f 	beq.w	80057c0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80054e2:	4bd0      	ldr	r3, [pc, #832]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00b      	beq.n	8005506 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80054ee:	4bcd      	ldr	r3, [pc, #820]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f003 030c 	and.w	r3, r3, #12
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d16c      	bne.n	80055d4 <HAL_RCC_OscConfig+0x400>
 80054fa:	4bca      	ldr	r3, [pc, #808]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d166      	bne.n	80055d4 <HAL_RCC_OscConfig+0x400>
 8005506:	2302      	movs	r3, #2
 8005508:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005510:	fa93 f3a3 	rbit	r3, r3
 8005514:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005518:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800551c:	fab3 f383 	clz	r3, r3
 8005520:	b2db      	uxtb	r3, r3
 8005522:	095b      	lsrs	r3, r3, #5
 8005524:	b2db      	uxtb	r3, r3
 8005526:	f043 0301 	orr.w	r3, r3, #1
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b01      	cmp	r3, #1
 800552e:	d102      	bne.n	8005536 <HAL_RCC_OscConfig+0x362>
 8005530:	4bbc      	ldr	r3, [pc, #752]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	e013      	b.n	800555e <HAL_RCC_OscConfig+0x38a>
 8005536:	2302      	movs	r3, #2
 8005538:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005540:	fa93 f3a3 	rbit	r3, r3
 8005544:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005548:	2302      	movs	r3, #2
 800554a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800554e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005552:	fa93 f3a3 	rbit	r3, r3
 8005556:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800555a:	4bb2      	ldr	r3, [pc, #712]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	2202      	movs	r2, #2
 8005560:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005564:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005568:	fa92 f2a2 	rbit	r2, r2
 800556c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005570:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005574:	fab2 f282 	clz	r2, r2
 8005578:	b2d2      	uxtb	r2, r2
 800557a:	f042 0220 	orr.w	r2, r2, #32
 800557e:	b2d2      	uxtb	r2, r2
 8005580:	f002 021f 	and.w	r2, r2, #31
 8005584:	2101      	movs	r1, #1
 8005586:	fa01 f202 	lsl.w	r2, r1, r2
 800558a:	4013      	ands	r3, r2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d007      	beq.n	80055a0 <HAL_RCC_OscConfig+0x3cc>
 8005590:	1d3b      	adds	r3, r7, #4
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d002      	beq.n	80055a0 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	f000 bd1b 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055a0:	4ba0      	ldr	r3, [pc, #640]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055a8:	1d3b      	adds	r3, r7, #4
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	21f8      	movs	r1, #248	; 0xf8
 80055b0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80055b8:	fa91 f1a1 	rbit	r1, r1
 80055bc:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80055c0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80055c4:	fab1 f181 	clz	r1, r1
 80055c8:	b2c9      	uxtb	r1, r1
 80055ca:	408b      	lsls	r3, r1
 80055cc:	4995      	ldr	r1, [pc, #596]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055d2:	e0f5      	b.n	80057c0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055d4:	1d3b      	adds	r3, r7, #4
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 8085 	beq.w	80056ea <HAL_RCC_OscConfig+0x516>
 80055e0:	2301      	movs	r3, #1
 80055e2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80055ea:	fa93 f3a3 	rbit	r3, r3
 80055ee:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80055f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055f6:	fab3 f383 	clz	r3, r3
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005600:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	461a      	mov	r2, r3
 8005608:	2301      	movs	r3, #1
 800560a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800560c:	f7fd fd60 	bl	80030d0 <HAL_GetTick>
 8005610:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005614:	e00a      	b.n	800562c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005616:	f7fd fd5b 	bl	80030d0 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b02      	cmp	r3, #2
 8005624:	d902      	bls.n	800562c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	f000 bcd5 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>
 800562c:	2302      	movs	r3, #2
 800562e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005632:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005636:	fa93 f3a3 	rbit	r3, r3
 800563a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800563e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005642:	fab3 f383 	clz	r3, r3
 8005646:	b2db      	uxtb	r3, r3
 8005648:	095b      	lsrs	r3, r3, #5
 800564a:	b2db      	uxtb	r3, r3
 800564c:	f043 0301 	orr.w	r3, r3, #1
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b01      	cmp	r3, #1
 8005654:	d102      	bne.n	800565c <HAL_RCC_OscConfig+0x488>
 8005656:	4b73      	ldr	r3, [pc, #460]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	e013      	b.n	8005684 <HAL_RCC_OscConfig+0x4b0>
 800565c:	2302      	movs	r3, #2
 800565e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005662:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005666:	fa93 f3a3 	rbit	r3, r3
 800566a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800566e:	2302      	movs	r3, #2
 8005670:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005674:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005678:	fa93 f3a3 	rbit	r3, r3
 800567c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005680:	4b68      	ldr	r3, [pc, #416]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	2202      	movs	r2, #2
 8005686:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800568a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800568e:	fa92 f2a2 	rbit	r2, r2
 8005692:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005696:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800569a:	fab2 f282 	clz	r2, r2
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	f042 0220 	orr.w	r2, r2, #32
 80056a4:	b2d2      	uxtb	r2, r2
 80056a6:	f002 021f 	and.w	r2, r2, #31
 80056aa:	2101      	movs	r1, #1
 80056ac:	fa01 f202 	lsl.w	r2, r1, r2
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0af      	beq.n	8005616 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b6:	4b5b      	ldr	r3, [pc, #364]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056be:	1d3b      	adds	r3, r7, #4
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	21f8      	movs	r1, #248	; 0xf8
 80056c6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ca:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80056ce:	fa91 f1a1 	rbit	r1, r1
 80056d2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80056d6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80056da:	fab1 f181 	clz	r1, r1
 80056de:	b2c9      	uxtb	r1, r1
 80056e0:	408b      	lsls	r3, r1
 80056e2:	4950      	ldr	r1, [pc, #320]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	600b      	str	r3, [r1, #0]
 80056e8:	e06a      	b.n	80057c0 <HAL_RCC_OscConfig+0x5ec>
 80056ea:	2301      	movs	r3, #1
 80056ec:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80056f4:	fa93 f3a3 	rbit	r3, r3
 80056f8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80056fc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005700:	fab3 f383 	clz	r3, r3
 8005704:	b2db      	uxtb	r3, r3
 8005706:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800570a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	461a      	mov	r2, r3
 8005712:	2300      	movs	r3, #0
 8005714:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005716:	f7fd fcdb 	bl	80030d0 <HAL_GetTick>
 800571a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800571e:	e00a      	b.n	8005736 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005720:	f7fd fcd6 	bl	80030d0 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d902      	bls.n	8005736 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	f000 bc50 	b.w	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005736:	2302      	movs	r3, #2
 8005738:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005740:	fa93 f3a3 	rbit	r3, r3
 8005744:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005748:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800574c:	fab3 f383 	clz	r3, r3
 8005750:	b2db      	uxtb	r3, r3
 8005752:	095b      	lsrs	r3, r3, #5
 8005754:	b2db      	uxtb	r3, r3
 8005756:	f043 0301 	orr.w	r3, r3, #1
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	d102      	bne.n	8005766 <HAL_RCC_OscConfig+0x592>
 8005760:	4b30      	ldr	r3, [pc, #192]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	e013      	b.n	800578e <HAL_RCC_OscConfig+0x5ba>
 8005766:	2302      	movs	r3, #2
 8005768:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005770:	fa93 f3a3 	rbit	r3, r3
 8005774:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005778:	2302      	movs	r3, #2
 800577a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800577e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005782:	fa93 f3a3 	rbit	r3, r3
 8005786:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800578a:	4b26      	ldr	r3, [pc, #152]	; (8005824 <HAL_RCC_OscConfig+0x650>)
 800578c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578e:	2202      	movs	r2, #2
 8005790:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005794:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005798:	fa92 f2a2 	rbit	r2, r2
 800579c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80057a0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80057a4:	fab2 f282 	clz	r2, r2
 80057a8:	b2d2      	uxtb	r2, r2
 80057aa:	f042 0220 	orr.w	r2, r2, #32
 80057ae:	b2d2      	uxtb	r2, r2
 80057b0:	f002 021f 	and.w	r2, r2, #31
 80057b4:	2101      	movs	r1, #1
 80057b6:	fa01 f202 	lsl.w	r2, r1, r2
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1af      	bne.n	8005720 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057c0:	1d3b      	adds	r3, r7, #4
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0308 	and.w	r3, r3, #8
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f000 80da 	beq.w	8005984 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057d0:	1d3b      	adds	r3, r7, #4
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d069      	beq.n	80058ae <HAL_RCC_OscConfig+0x6da>
 80057da:	2301      	movs	r3, #1
 80057dc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80057e4:	fa93 f3a3 	rbit	r3, r3
 80057e8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80057ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057f0:	fab3 f383 	clz	r3, r3
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	461a      	mov	r2, r3
 80057f8:	4b0b      	ldr	r3, [pc, #44]	; (8005828 <HAL_RCC_OscConfig+0x654>)
 80057fa:	4413      	add	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	461a      	mov	r2, r3
 8005800:	2301      	movs	r3, #1
 8005802:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005804:	f7fd fc64 	bl	80030d0 <HAL_GetTick>
 8005808:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800580c:	e00e      	b.n	800582c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800580e:	f7fd fc5f 	bl	80030d0 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d906      	bls.n	800582c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e3d9      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005822:	bf00      	nop
 8005824:	40021000 	.word	0x40021000
 8005828:	10908120 	.word	0x10908120
 800582c:	2302      	movs	r3, #2
 800582e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005832:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005836:	fa93 f3a3 	rbit	r3, r3
 800583a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800583e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005842:	2202      	movs	r2, #2
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	fa93 f2a3 	rbit	r2, r3
 8005850:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800585a:	2202      	movs	r2, #2
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	fa93 f2a3 	rbit	r2, r3
 8005868:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800586c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800586e:	4ba5      	ldr	r3, [pc, #660]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005870:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005872:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005876:	2102      	movs	r1, #2
 8005878:	6019      	str	r1, [r3, #0]
 800587a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	fa93 f1a3 	rbit	r1, r3
 8005884:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005888:	6019      	str	r1, [r3, #0]
  return result;
 800588a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	fab3 f383 	clz	r3, r3
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800589a:	b2db      	uxtb	r3, r3
 800589c:	f003 031f 	and.w	r3, r3, #31
 80058a0:	2101      	movs	r1, #1
 80058a2:	fa01 f303 	lsl.w	r3, r1, r3
 80058a6:	4013      	ands	r3, r2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0b0      	beq.n	800580e <HAL_RCC_OscConfig+0x63a>
 80058ac:	e06a      	b.n	8005984 <HAL_RCC_OscConfig+0x7b0>
 80058ae:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80058b2:	2201      	movs	r2, #1
 80058b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	fa93 f2a3 	rbit	r2, r3
 80058c0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80058c4:	601a      	str	r2, [r3, #0]
  return result;
 80058c6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80058ca:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058cc:	fab3 f383 	clz	r3, r3
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	461a      	mov	r2, r3
 80058d4:	4b8c      	ldr	r3, [pc, #560]	; (8005b08 <HAL_RCC_OscConfig+0x934>)
 80058d6:	4413      	add	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	461a      	mov	r2, r3
 80058dc:	2300      	movs	r3, #0
 80058de:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e0:	f7fd fbf6 	bl	80030d0 <HAL_GetTick>
 80058e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e8:	e009      	b.n	80058fe <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058ea:	f7fd fbf1 	bl	80030d0 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e36b      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 80058fe:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005902:	2202      	movs	r2, #2
 8005904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005906:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	fa93 f2a3 	rbit	r2, r3
 8005910:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005914:	601a      	str	r2, [r3, #0]
 8005916:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800591a:	2202      	movs	r2, #2
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	fa93 f2a3 	rbit	r2, r3
 8005928:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005932:	2202      	movs	r2, #2
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	fa93 f2a3 	rbit	r2, r3
 8005940:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005944:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005946:	4b6f      	ldr	r3, [pc, #444]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005948:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800594a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800594e:	2102      	movs	r1, #2
 8005950:	6019      	str	r1, [r3, #0]
 8005952:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	fa93 f1a3 	rbit	r1, r3
 800595c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005960:	6019      	str	r1, [r3, #0]
  return result;
 8005962:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	fab3 f383 	clz	r3, r3
 800596c:	b2db      	uxtb	r3, r3
 800596e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005972:	b2db      	uxtb	r3, r3
 8005974:	f003 031f 	and.w	r3, r3, #31
 8005978:	2101      	movs	r1, #1
 800597a:	fa01 f303 	lsl.w	r3, r1, r3
 800597e:	4013      	ands	r3, r2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d1b2      	bne.n	80058ea <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005984:	1d3b      	adds	r3, r7, #4
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0304 	and.w	r3, r3, #4
 800598e:	2b00      	cmp	r3, #0
 8005990:	f000 8158 	beq.w	8005c44 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005994:	2300      	movs	r3, #0
 8005996:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800599a:	4b5a      	ldr	r3, [pc, #360]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d112      	bne.n	80059cc <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059a6:	4b57      	ldr	r3, [pc, #348]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	4a56      	ldr	r2, [pc, #344]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 80059ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059b0:	61d3      	str	r3, [r2, #28]
 80059b2:	4b54      	ldr	r3, [pc, #336]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80059ba:	f107 0308 	add.w	r3, r7, #8
 80059be:	601a      	str	r2, [r3, #0]
 80059c0:	f107 0308 	add.w	r3, r7, #8
 80059c4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80059c6:	2301      	movs	r3, #1
 80059c8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059cc:	4b4f      	ldr	r3, [pc, #316]	; (8005b0c <HAL_RCC_OscConfig+0x938>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d11a      	bne.n	8005a0e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059d8:	4b4c      	ldr	r3, [pc, #304]	; (8005b0c <HAL_RCC_OscConfig+0x938>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a4b      	ldr	r2, [pc, #300]	; (8005b0c <HAL_RCC_OscConfig+0x938>)
 80059de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059e2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059e4:	f7fd fb74 	bl	80030d0 <HAL_GetTick>
 80059e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059ec:	e009      	b.n	8005a02 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ee:	f7fd fb6f 	bl	80030d0 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b64      	cmp	r3, #100	; 0x64
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e2e9      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a02:	4b42      	ldr	r3, [pc, #264]	; (8005b0c <HAL_RCC_OscConfig+0x938>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d0ef      	beq.n	80059ee <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a0e:	1d3b      	adds	r3, r7, #4
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d106      	bne.n	8005a26 <HAL_RCC_OscConfig+0x852>
 8005a18:	4b3a      	ldr	r3, [pc, #232]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	4a39      	ldr	r2, [pc, #228]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a1e:	f043 0301 	orr.w	r3, r3, #1
 8005a22:	6213      	str	r3, [r2, #32]
 8005a24:	e02f      	b.n	8005a86 <HAL_RCC_OscConfig+0x8b2>
 8005a26:	1d3b      	adds	r3, r7, #4
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10c      	bne.n	8005a4a <HAL_RCC_OscConfig+0x876>
 8005a30:	4b34      	ldr	r3, [pc, #208]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a32:	6a1b      	ldr	r3, [r3, #32]
 8005a34:	4a33      	ldr	r2, [pc, #204]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a36:	f023 0301 	bic.w	r3, r3, #1
 8005a3a:	6213      	str	r3, [r2, #32]
 8005a3c:	4b31      	ldr	r3, [pc, #196]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	4a30      	ldr	r2, [pc, #192]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a42:	f023 0304 	bic.w	r3, r3, #4
 8005a46:	6213      	str	r3, [r2, #32]
 8005a48:	e01d      	b.n	8005a86 <HAL_RCC_OscConfig+0x8b2>
 8005a4a:	1d3b      	adds	r3, r7, #4
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	2b05      	cmp	r3, #5
 8005a52:	d10c      	bne.n	8005a6e <HAL_RCC_OscConfig+0x89a>
 8005a54:	4b2b      	ldr	r3, [pc, #172]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	4a2a      	ldr	r2, [pc, #168]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a5a:	f043 0304 	orr.w	r3, r3, #4
 8005a5e:	6213      	str	r3, [r2, #32]
 8005a60:	4b28      	ldr	r3, [pc, #160]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	4a27      	ldr	r2, [pc, #156]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a66:	f043 0301 	orr.w	r3, r3, #1
 8005a6a:	6213      	str	r3, [r2, #32]
 8005a6c:	e00b      	b.n	8005a86 <HAL_RCC_OscConfig+0x8b2>
 8005a6e:	4b25      	ldr	r3, [pc, #148]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	4a24      	ldr	r2, [pc, #144]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a74:	f023 0301 	bic.w	r3, r3, #1
 8005a78:	6213      	str	r3, [r2, #32]
 8005a7a:	4b22      	ldr	r3, [pc, #136]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	4a21      	ldr	r2, [pc, #132]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005a80:	f023 0304 	bic.w	r3, r3, #4
 8005a84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a86:	1d3b      	adds	r3, r7, #4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d06b      	beq.n	8005b68 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a90:	f7fd fb1e 	bl	80030d0 <HAL_GetTick>
 8005a94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a98:	e00b      	b.n	8005ab2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a9a:	f7fd fb19 	bl	80030d0 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e291      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005ab2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	fa93 f2a3 	rbit	r2, r3
 8005ac4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005ac8:	601a      	str	r2, [r3, #0]
 8005aca:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005ace:	2202      	movs	r2, #2
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	fa93 f2a3 	rbit	r2, r3
 8005adc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005ae0:	601a      	str	r2, [r3, #0]
  return result;
 8005ae2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005ae6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae8:	fab3 f383 	clz	r3, r3
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	f043 0302 	orr.w	r3, r3, #2
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d109      	bne.n	8005b10 <HAL_RCC_OscConfig+0x93c>
 8005afc:	4b01      	ldr	r3, [pc, #4]	; (8005b04 <HAL_RCC_OscConfig+0x930>)
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	e014      	b.n	8005b2c <HAL_RCC_OscConfig+0x958>
 8005b02:	bf00      	nop
 8005b04:	40021000 	.word	0x40021000
 8005b08:	10908120 	.word	0x10908120
 8005b0c:	40007000 	.word	0x40007000
 8005b10:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005b14:	2202      	movs	r2, #2
 8005b16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b18:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	fa93 f2a3 	rbit	r2, r3
 8005b22:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	4bbb      	ldr	r3, [pc, #748]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005b30:	2102      	movs	r1, #2
 8005b32:	6011      	str	r1, [r2, #0]
 8005b34:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005b38:	6812      	ldr	r2, [r2, #0]
 8005b3a:	fa92 f1a2 	rbit	r1, r2
 8005b3e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005b42:	6011      	str	r1, [r2, #0]
  return result;
 8005b44:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005b48:	6812      	ldr	r2, [r2, #0]
 8005b4a:	fab2 f282 	clz	r2, r2
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b54:	b2d2      	uxtb	r2, r2
 8005b56:	f002 021f 	and.w	r2, r2, #31
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b60:	4013      	ands	r3, r2
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d099      	beq.n	8005a9a <HAL_RCC_OscConfig+0x8c6>
 8005b66:	e063      	b.n	8005c30 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b68:	f7fd fab2 	bl	80030d0 <HAL_GetTick>
 8005b6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b70:	e00b      	b.n	8005b8a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b72:	f7fd faad 	bl	80030d0 <HAL_GetTick>
 8005b76:	4602      	mov	r2, r0
 8005b78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e225      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005b8a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005b8e:	2202      	movs	r2, #2
 8005b90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b92:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	fa93 f2a3 	rbit	r2, r3
 8005b9c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	fa93 f2a3 	rbit	r2, r3
 8005bb4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005bb8:	601a      	str	r2, [r3, #0]
  return result;
 8005bba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005bbe:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bc0:	fab3 f383 	clz	r3, r3
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	095b      	lsrs	r3, r3, #5
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	f043 0302 	orr.w	r3, r3, #2
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d102      	bne.n	8005bda <HAL_RCC_OscConfig+0xa06>
 8005bd4:	4b90      	ldr	r3, [pc, #576]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	e00d      	b.n	8005bf6 <HAL_RCC_OscConfig+0xa22>
 8005bda:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005bde:	2202      	movs	r2, #2
 8005be0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	fa93 f2a3 	rbit	r2, r3
 8005bec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	4b89      	ldr	r3, [pc, #548]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005bfa:	2102      	movs	r1, #2
 8005bfc:	6011      	str	r1, [r2, #0]
 8005bfe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005c02:	6812      	ldr	r2, [r2, #0]
 8005c04:	fa92 f1a2 	rbit	r1, r2
 8005c08:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005c0c:	6011      	str	r1, [r2, #0]
  return result;
 8005c0e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	fab2 f282 	clz	r2, r2
 8005c18:	b2d2      	uxtb	r2, r2
 8005c1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c1e:	b2d2      	uxtb	r2, r2
 8005c20:	f002 021f 	and.w	r2, r2, #31
 8005c24:	2101      	movs	r1, #1
 8005c26:	fa01 f202 	lsl.w	r2, r1, r2
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1a0      	bne.n	8005b72 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005c30:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d105      	bne.n	8005c44 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c38:	4b77      	ldr	r3, [pc, #476]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005c3a:	69db      	ldr	r3, [r3, #28]
 8005c3c:	4a76      	ldr	r2, [pc, #472]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005c3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c42:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c44:	1d3b      	adds	r3, r7, #4
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	69db      	ldr	r3, [r3, #28]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 81c2 	beq.w	8005fd4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c50:	4b71      	ldr	r3, [pc, #452]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f003 030c 	and.w	r3, r3, #12
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	f000 819c 	beq.w	8005f96 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c5e:	1d3b      	adds	r3, r7, #4
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	f040 8114 	bne.w	8005e92 <HAL_RCC_OscConfig+0xcbe>
 8005c6a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005c6e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005c72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c74:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	fa93 f2a3 	rbit	r2, r3
 8005c7e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005c82:	601a      	str	r2, [r3, #0]
  return result;
 8005c84:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005c88:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c8a:	fab3 f383 	clz	r3, r3
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c94:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca0:	f7fd fa16 	bl	80030d0 <HAL_GetTick>
 8005ca4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ca8:	e009      	b.n	8005cbe <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005caa:	f7fd fa11 	bl	80030d0 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e18b      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005cbe:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005cc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	fa93 f2a3 	rbit	r2, r3
 8005cd2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005cd6:	601a      	str	r2, [r3, #0]
  return result;
 8005cd8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005cdc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005cde:	fab3 f383 	clz	r3, r3
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	f043 0301 	orr.w	r3, r3, #1
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d102      	bne.n	8005cf8 <HAL_RCC_OscConfig+0xb24>
 8005cf2:	4b49      	ldr	r3, [pc, #292]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	e01b      	b.n	8005d30 <HAL_RCC_OscConfig+0xb5c>
 8005cf8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005cfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d02:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	fa93 f2a3 	rbit	r2, r3
 8005d0c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005d16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	fa93 f2a3 	rbit	r2, r3
 8005d26:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005d2a:	601a      	str	r2, [r3, #0]
 8005d2c:	4b3a      	ldr	r3, [pc, #232]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005d34:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005d38:	6011      	str	r1, [r2, #0]
 8005d3a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005d3e:	6812      	ldr	r2, [r2, #0]
 8005d40:	fa92 f1a2 	rbit	r1, r2
 8005d44:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005d48:	6011      	str	r1, [r2, #0]
  return result;
 8005d4a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005d4e:	6812      	ldr	r2, [r2, #0]
 8005d50:	fab2 f282 	clz	r2, r2
 8005d54:	b2d2      	uxtb	r2, r2
 8005d56:	f042 0220 	orr.w	r2, r2, #32
 8005d5a:	b2d2      	uxtb	r2, r2
 8005d5c:	f002 021f 	and.w	r2, r2, #31
 8005d60:	2101      	movs	r1, #1
 8005d62:	fa01 f202 	lsl.w	r2, r1, r2
 8005d66:	4013      	ands	r3, r2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d19e      	bne.n	8005caa <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d6c:	4b2a      	ldr	r3, [pc, #168]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005d74:	1d3b      	adds	r3, r7, #4
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005d7a:	1d3b      	adds	r3, r7, #4
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	430b      	orrs	r3, r1
 8005d82:	4925      	ldr	r1, [pc, #148]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	604b      	str	r3, [r1, #4]
 8005d88:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005d8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005d90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d92:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	fa93 f2a3 	rbit	r2, r3
 8005d9c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005da0:	601a      	str	r2, [r3, #0]
  return result;
 8005da2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005da6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da8:	fab3 f383 	clz	r3, r3
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005db2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	461a      	mov	r2, r3
 8005dba:	2301      	movs	r3, #1
 8005dbc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dbe:	f7fd f987 	bl	80030d0 <HAL_GetTick>
 8005dc2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005dc6:	e009      	b.n	8005ddc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dc8:	f7fd f982 	bl	80030d0 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d901      	bls.n	8005ddc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	e0fc      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005ddc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005de0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005de4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	fa93 f2a3 	rbit	r2, r3
 8005df0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005df4:	601a      	str	r2, [r3, #0]
  return result;
 8005df6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005dfa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005dfc:	fab3 f383 	clz	r3, r3
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	f043 0301 	orr.w	r3, r3, #1
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d105      	bne.n	8005e1c <HAL_RCC_OscConfig+0xc48>
 8005e10:	4b01      	ldr	r3, [pc, #4]	; (8005e18 <HAL_RCC_OscConfig+0xc44>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	e01e      	b.n	8005e54 <HAL_RCC_OscConfig+0xc80>
 8005e16:	bf00      	nop
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	fa93 f2a3 	rbit	r2, r3
 8005e30:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005e3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	fa93 f2a3 	rbit	r2, r3
 8005e4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	4b63      	ldr	r3, [pc, #396]	; (8005fe0 <HAL_RCC_OscConfig+0xe0c>)
 8005e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e54:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005e58:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005e5c:	6011      	str	r1, [r2, #0]
 8005e5e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005e62:	6812      	ldr	r2, [r2, #0]
 8005e64:	fa92 f1a2 	rbit	r1, r2
 8005e68:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005e6c:	6011      	str	r1, [r2, #0]
  return result;
 8005e6e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005e72:	6812      	ldr	r2, [r2, #0]
 8005e74:	fab2 f282 	clz	r2, r2
 8005e78:	b2d2      	uxtb	r2, r2
 8005e7a:	f042 0220 	orr.w	r2, r2, #32
 8005e7e:	b2d2      	uxtb	r2, r2
 8005e80:	f002 021f 	and.w	r2, r2, #31
 8005e84:	2101      	movs	r1, #1
 8005e86:	fa01 f202 	lsl.w	r2, r1, r2
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d09b      	beq.n	8005dc8 <HAL_RCC_OscConfig+0xbf4>
 8005e90:	e0a0      	b.n	8005fd4 <HAL_RCC_OscConfig+0xe00>
 8005e92:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005e96:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	fa93 f2a3 	rbit	r2, r3
 8005ea6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005eaa:	601a      	str	r2, [r3, #0]
  return result;
 8005eac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005eb0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005ebc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec8:	f7fd f902 	bl	80030d0 <HAL_GetTick>
 8005ecc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ed0:	e009      	b.n	8005ee6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ed2:	f7fd f8fd 	bl	80030d0 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e077      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
 8005ee6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005eea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005eee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	fa93 f2a3 	rbit	r2, r3
 8005efa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005efe:	601a      	str	r2, [r3, #0]
  return result;
 8005f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f04:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f06:	fab3 f383 	clz	r3, r3
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	095b      	lsrs	r3, r3, #5
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	f043 0301 	orr.w	r3, r3, #1
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d102      	bne.n	8005f20 <HAL_RCC_OscConfig+0xd4c>
 8005f1a:	4b31      	ldr	r3, [pc, #196]	; (8005fe0 <HAL_RCC_OscConfig+0xe0c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	e01b      	b.n	8005f58 <HAL_RCC_OscConfig+0xd84>
 8005f20:	f107 0320 	add.w	r3, r7, #32
 8005f24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2a:	f107 0320 	add.w	r3, r7, #32
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	fa93 f2a3 	rbit	r2, r3
 8005f34:	f107 031c 	add.w	r3, r7, #28
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	f107 0318 	add.w	r3, r7, #24
 8005f3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	f107 0318 	add.w	r3, r7, #24
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	fa93 f2a3 	rbit	r2, r3
 8005f4e:	f107 0314 	add.w	r3, r7, #20
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	4b22      	ldr	r3, [pc, #136]	; (8005fe0 <HAL_RCC_OscConfig+0xe0c>)
 8005f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f58:	f107 0210 	add.w	r2, r7, #16
 8005f5c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005f60:	6011      	str	r1, [r2, #0]
 8005f62:	f107 0210 	add.w	r2, r7, #16
 8005f66:	6812      	ldr	r2, [r2, #0]
 8005f68:	fa92 f1a2 	rbit	r1, r2
 8005f6c:	f107 020c 	add.w	r2, r7, #12
 8005f70:	6011      	str	r1, [r2, #0]
  return result;
 8005f72:	f107 020c 	add.w	r2, r7, #12
 8005f76:	6812      	ldr	r2, [r2, #0]
 8005f78:	fab2 f282 	clz	r2, r2
 8005f7c:	b2d2      	uxtb	r2, r2
 8005f7e:	f042 0220 	orr.w	r2, r2, #32
 8005f82:	b2d2      	uxtb	r2, r2
 8005f84:	f002 021f 	and.w	r2, r2, #31
 8005f88:	2101      	movs	r1, #1
 8005f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8005f8e:	4013      	ands	r3, r2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d19e      	bne.n	8005ed2 <HAL_RCC_OscConfig+0xcfe>
 8005f94:	e01e      	b.n	8005fd4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f96:	1d3b      	adds	r3, r7, #4
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d101      	bne.n	8005fa4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e018      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005fa4:	4b0e      	ldr	r3, [pc, #56]	; (8005fe0 <HAL_RCC_OscConfig+0xe0c>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005fac:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005fb0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005fb4:	1d3b      	adds	r3, r7, #4
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d108      	bne.n	8005fd0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005fbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005fc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005fc6:	1d3b      	adds	r3, r7, #4
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d001      	beq.n	8005fd4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e000      	b.n	8005fd6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	40021000 	.word	0x40021000

08005fe4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b09e      	sub	sp, #120	; 0x78
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e162      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ffc:	4b90      	ldr	r3, [pc, #576]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0307 	and.w	r3, r3, #7
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d910      	bls.n	800602c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800600a:	4b8d      	ldr	r3, [pc, #564]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f023 0207 	bic.w	r2, r3, #7
 8006012:	498b      	ldr	r1, [pc, #556]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	4313      	orrs	r3, r2
 8006018:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800601a:	4b89      	ldr	r3, [pc, #548]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0307 	and.w	r3, r3, #7
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d001      	beq.n	800602c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e14a      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0302 	and.w	r3, r3, #2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006038:	4b82      	ldr	r3, [pc, #520]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	497f      	ldr	r1, [pc, #508]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 8006046:	4313      	orrs	r3, r2
 8006048:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	f000 80dc 	beq.w	8006210 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2b01      	cmp	r3, #1
 800605e:	d13c      	bne.n	80060da <HAL_RCC_ClockConfig+0xf6>
 8006060:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006064:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006066:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006068:	fa93 f3a3 	rbit	r3, r3
 800606c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800606e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006070:	fab3 f383 	clz	r3, r3
 8006074:	b2db      	uxtb	r3, r3
 8006076:	095b      	lsrs	r3, r3, #5
 8006078:	b2db      	uxtb	r3, r3
 800607a:	f043 0301 	orr.w	r3, r3, #1
 800607e:	b2db      	uxtb	r3, r3
 8006080:	2b01      	cmp	r3, #1
 8006082:	d102      	bne.n	800608a <HAL_RCC_ClockConfig+0xa6>
 8006084:	4b6f      	ldr	r3, [pc, #444]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	e00f      	b.n	80060aa <HAL_RCC_ClockConfig+0xc6>
 800608a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800608e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006090:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006092:	fa93 f3a3 	rbit	r3, r3
 8006096:	667b      	str	r3, [r7, #100]	; 0x64
 8006098:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800609c:	663b      	str	r3, [r7, #96]	; 0x60
 800609e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060a0:	fa93 f3a3 	rbit	r3, r3
 80060a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060a6:	4b67      	ldr	r3, [pc, #412]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80060ae:	65ba      	str	r2, [r7, #88]	; 0x58
 80060b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060b2:	fa92 f2a2 	rbit	r2, r2
 80060b6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80060b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80060ba:	fab2 f282 	clz	r2, r2
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	f042 0220 	orr.w	r2, r2, #32
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	f002 021f 	and.w	r2, r2, #31
 80060ca:	2101      	movs	r1, #1
 80060cc:	fa01 f202 	lsl.w	r2, r1, r2
 80060d0:	4013      	ands	r3, r2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d17b      	bne.n	80061ce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e0f3      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2b02      	cmp	r3, #2
 80060e0:	d13c      	bne.n	800615c <HAL_RCC_ClockConfig+0x178>
 80060e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060e6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060ea:	fa93 f3a3 	rbit	r3, r3
 80060ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80060f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060f2:	fab3 f383 	clz	r3, r3
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	095b      	lsrs	r3, r3, #5
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	f043 0301 	orr.w	r3, r3, #1
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b01      	cmp	r3, #1
 8006104:	d102      	bne.n	800610c <HAL_RCC_ClockConfig+0x128>
 8006106:	4b4f      	ldr	r3, [pc, #316]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	e00f      	b.n	800612c <HAL_RCC_ClockConfig+0x148>
 800610c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006110:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006112:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006114:	fa93 f3a3 	rbit	r3, r3
 8006118:	647b      	str	r3, [r7, #68]	; 0x44
 800611a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800611e:	643b      	str	r3, [r7, #64]	; 0x40
 8006120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006122:	fa93 f3a3 	rbit	r3, r3
 8006126:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006128:	4b46      	ldr	r3, [pc, #280]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006130:	63ba      	str	r2, [r7, #56]	; 0x38
 8006132:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006134:	fa92 f2a2 	rbit	r2, r2
 8006138:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800613a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800613c:	fab2 f282 	clz	r2, r2
 8006140:	b2d2      	uxtb	r2, r2
 8006142:	f042 0220 	orr.w	r2, r2, #32
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	f002 021f 	and.w	r2, r2, #31
 800614c:	2101      	movs	r1, #1
 800614e:	fa01 f202 	lsl.w	r2, r1, r2
 8006152:	4013      	ands	r3, r2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d13a      	bne.n	80061ce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e0b2      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
 800615c:	2302      	movs	r3, #2
 800615e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006162:	fa93 f3a3 	rbit	r3, r3
 8006166:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800616a:	fab3 f383 	clz	r3, r3
 800616e:	b2db      	uxtb	r3, r3
 8006170:	095b      	lsrs	r3, r3, #5
 8006172:	b2db      	uxtb	r3, r3
 8006174:	f043 0301 	orr.w	r3, r3, #1
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b01      	cmp	r3, #1
 800617c:	d102      	bne.n	8006184 <HAL_RCC_ClockConfig+0x1a0>
 800617e:	4b31      	ldr	r3, [pc, #196]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	e00d      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1bc>
 8006184:	2302      	movs	r3, #2
 8006186:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800618a:	fa93 f3a3 	rbit	r3, r3
 800618e:	627b      	str	r3, [r7, #36]	; 0x24
 8006190:	2302      	movs	r3, #2
 8006192:	623b      	str	r3, [r7, #32]
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	fa93 f3a3 	rbit	r3, r3
 800619a:	61fb      	str	r3, [r7, #28]
 800619c:	4b29      	ldr	r3, [pc, #164]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 800619e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a0:	2202      	movs	r2, #2
 80061a2:	61ba      	str	r2, [r7, #24]
 80061a4:	69ba      	ldr	r2, [r7, #24]
 80061a6:	fa92 f2a2 	rbit	r2, r2
 80061aa:	617a      	str	r2, [r7, #20]
  return result;
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	fab2 f282 	clz	r2, r2
 80061b2:	b2d2      	uxtb	r2, r2
 80061b4:	f042 0220 	orr.w	r2, r2, #32
 80061b8:	b2d2      	uxtb	r2, r2
 80061ba:	f002 021f 	and.w	r2, r2, #31
 80061be:	2101      	movs	r1, #1
 80061c0:	fa01 f202 	lsl.w	r2, r1, r2
 80061c4:	4013      	ands	r3, r2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e079      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061ce:	4b1d      	ldr	r3, [pc, #116]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f023 0203 	bic.w	r2, r3, #3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	491a      	ldr	r1, [pc, #104]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061e0:	f7fc ff76 	bl	80030d0 <HAL_GetTick>
 80061e4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061e6:	e00a      	b.n	80061fe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061e8:	f7fc ff72 	bl	80030d0 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d901      	bls.n	80061fe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e061      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061fe:	4b11      	ldr	r3, [pc, #68]	; (8006244 <HAL_RCC_ClockConfig+0x260>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f003 020c 	and.w	r2, r3, #12
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	429a      	cmp	r2, r3
 800620e:	d1eb      	bne.n	80061e8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006210:	4b0b      	ldr	r3, [pc, #44]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0307 	and.w	r3, r3, #7
 8006218:	683a      	ldr	r2, [r7, #0]
 800621a:	429a      	cmp	r2, r3
 800621c:	d214      	bcs.n	8006248 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800621e:	4b08      	ldr	r3, [pc, #32]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f023 0207 	bic.w	r2, r3, #7
 8006226:	4906      	ldr	r1, [pc, #24]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	4313      	orrs	r3, r2
 800622c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800622e:	4b04      	ldr	r3, [pc, #16]	; (8006240 <HAL_RCC_ClockConfig+0x25c>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	429a      	cmp	r2, r3
 800623a:	d005      	beq.n	8006248 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e040      	b.n	80062c2 <HAL_RCC_ClockConfig+0x2de>
 8006240:	40022000 	.word	0x40022000
 8006244:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	2b00      	cmp	r3, #0
 8006252:	d008      	beq.n	8006266 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006254:	4b1d      	ldr	r3, [pc, #116]	; (80062cc <HAL_RCC_ClockConfig+0x2e8>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	491a      	ldr	r1, [pc, #104]	; (80062cc <HAL_RCC_ClockConfig+0x2e8>)
 8006262:	4313      	orrs	r3, r2
 8006264:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0308 	and.w	r3, r3, #8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006272:	4b16      	ldr	r3, [pc, #88]	; (80062cc <HAL_RCC_ClockConfig+0x2e8>)
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	00db      	lsls	r3, r3, #3
 8006280:	4912      	ldr	r1, [pc, #72]	; (80062cc <HAL_RCC_ClockConfig+0x2e8>)
 8006282:	4313      	orrs	r3, r2
 8006284:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006286:	f000 f829 	bl	80062dc <HAL_RCC_GetSysClockFreq>
 800628a:	4601      	mov	r1, r0
 800628c:	4b0f      	ldr	r3, [pc, #60]	; (80062cc <HAL_RCC_ClockConfig+0x2e8>)
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006294:	22f0      	movs	r2, #240	; 0xf0
 8006296:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	fa92 f2a2 	rbit	r2, r2
 800629e:	60fa      	str	r2, [r7, #12]
  return result;
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	fab2 f282 	clz	r2, r2
 80062a6:	b2d2      	uxtb	r2, r2
 80062a8:	40d3      	lsrs	r3, r2
 80062aa:	4a09      	ldr	r2, [pc, #36]	; (80062d0 <HAL_RCC_ClockConfig+0x2ec>)
 80062ac:	5cd3      	ldrb	r3, [r2, r3]
 80062ae:	fa21 f303 	lsr.w	r3, r1, r3
 80062b2:	4a08      	ldr	r2, [pc, #32]	; (80062d4 <HAL_RCC_ClockConfig+0x2f0>)
 80062b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80062b6:	4b08      	ldr	r3, [pc, #32]	; (80062d8 <HAL_RCC_ClockConfig+0x2f4>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fc fec4 	bl	8003048 <HAL_InitTick>
  
  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3778      	adds	r7, #120	; 0x78
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	40021000 	.word	0x40021000
 80062d0:	08008d78 	.word	0x08008d78
 80062d4:	20000020 	.word	0x20000020
 80062d8:	20000024 	.word	0x20000024

080062dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	b08b      	sub	sp, #44	; 0x2c
 80062e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80062e2:	2300      	movs	r3, #0
 80062e4:	61fb      	str	r3, [r7, #28]
 80062e6:	2300      	movs	r3, #0
 80062e8:	61bb      	str	r3, [r7, #24]
 80062ea:	2300      	movs	r3, #0
 80062ec:	627b      	str	r3, [r7, #36]	; 0x24
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80062f2:	2300      	movs	r3, #0
 80062f4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80062f6:	4b29      	ldr	r3, [pc, #164]	; (800639c <HAL_RCC_GetSysClockFreq+0xc0>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 030c 	and.w	r3, r3, #12
 8006302:	2b04      	cmp	r3, #4
 8006304:	d002      	beq.n	800630c <HAL_RCC_GetSysClockFreq+0x30>
 8006306:	2b08      	cmp	r3, #8
 8006308:	d003      	beq.n	8006312 <HAL_RCC_GetSysClockFreq+0x36>
 800630a:	e03c      	b.n	8006386 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800630c:	4b24      	ldr	r3, [pc, #144]	; (80063a0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800630e:	623b      	str	r3, [r7, #32]
      break;
 8006310:	e03c      	b.n	800638c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006318:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800631c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	fa92 f2a2 	rbit	r2, r2
 8006324:	607a      	str	r2, [r7, #4]
  return result;
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	fab2 f282 	clz	r2, r2
 800632c:	b2d2      	uxtb	r2, r2
 800632e:	40d3      	lsrs	r3, r2
 8006330:	4a1c      	ldr	r2, [pc, #112]	; (80063a4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006332:	5cd3      	ldrb	r3, [r2, r3]
 8006334:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006336:	4b19      	ldr	r3, [pc, #100]	; (800639c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633a:	f003 030f 	and.w	r3, r3, #15
 800633e:	220f      	movs	r2, #15
 8006340:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	fa92 f2a2 	rbit	r2, r2
 8006348:	60fa      	str	r2, [r7, #12]
  return result;
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	fab2 f282 	clz	r2, r2
 8006350:	b2d2      	uxtb	r2, r2
 8006352:	40d3      	lsrs	r3, r2
 8006354:	4a14      	ldr	r2, [pc, #80]	; (80063a8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006356:	5cd3      	ldrb	r3, [r2, r3]
 8006358:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006360:	2b00      	cmp	r3, #0
 8006362:	d008      	beq.n	8006376 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006364:	4a0e      	ldr	r2, [pc, #56]	; (80063a0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	fbb2 f2f3 	udiv	r2, r2, r3
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	fb02 f303 	mul.w	r3, r2, r3
 8006372:	627b      	str	r3, [r7, #36]	; 0x24
 8006374:	e004      	b.n	8006380 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	4a0c      	ldr	r2, [pc, #48]	; (80063ac <HAL_RCC_GetSysClockFreq+0xd0>)
 800637a:	fb02 f303 	mul.w	r3, r2, r3
 800637e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006382:	623b      	str	r3, [r7, #32]
      break;
 8006384:	e002      	b.n	800638c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006386:	4b06      	ldr	r3, [pc, #24]	; (80063a0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006388:	623b      	str	r3, [r7, #32]
      break;
 800638a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800638c:	6a3b      	ldr	r3, [r7, #32]
}
 800638e:	4618      	mov	r0, r3
 8006390:	372c      	adds	r7, #44	; 0x2c
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	40021000 	.word	0x40021000
 80063a0:	007a1200 	.word	0x007a1200
 80063a4:	08008d90 	.word	0x08008d90
 80063a8:	08008da0 	.word	0x08008da0
 80063ac:	003d0900 	.word	0x003d0900

080063b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063b0:	b480      	push	{r7}
 80063b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063b4:	4b03      	ldr	r3, [pc, #12]	; (80063c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80063b6:	681b      	ldr	r3, [r3, #0]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	20000020 	.word	0x20000020

080063c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80063ce:	f7ff ffef 	bl	80063b0 <HAL_RCC_GetHCLKFreq>
 80063d2:	4601      	mov	r1, r0
 80063d4:	4b0b      	ldr	r3, [pc, #44]	; (8006404 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063dc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80063e0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	fa92 f2a2 	rbit	r2, r2
 80063e8:	603a      	str	r2, [r7, #0]
  return result;
 80063ea:	683a      	ldr	r2, [r7, #0]
 80063ec:	fab2 f282 	clz	r2, r2
 80063f0:	b2d2      	uxtb	r2, r2
 80063f2:	40d3      	lsrs	r3, r2
 80063f4:	4a04      	ldr	r2, [pc, #16]	; (8006408 <HAL_RCC_GetPCLK1Freq+0x40>)
 80063f6:	5cd3      	ldrb	r3, [r2, r3]
 80063f8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80063fc:	4618      	mov	r0, r3
 80063fe:	3708      	adds	r7, #8
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	40021000 	.word	0x40021000
 8006408:	08008d88 	.word	0x08008d88

0800640c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006412:	f7ff ffcd 	bl	80063b0 <HAL_RCC_GetHCLKFreq>
 8006416:	4601      	mov	r1, r0
 8006418:	4b0b      	ldr	r3, [pc, #44]	; (8006448 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006420:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006424:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	fa92 f2a2 	rbit	r2, r2
 800642c:	603a      	str	r2, [r7, #0]
  return result;
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	fab2 f282 	clz	r2, r2
 8006434:	b2d2      	uxtb	r2, r2
 8006436:	40d3      	lsrs	r3, r2
 8006438:	4a04      	ldr	r2, [pc, #16]	; (800644c <HAL_RCC_GetPCLK2Freq+0x40>)
 800643a:	5cd3      	ldrb	r3, [r2, r3]
 800643c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006440:	4618      	mov	r0, r3
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	40021000 	.word	0x40021000
 800644c:	08008d88 	.word	0x08008d88

08006450 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b092      	sub	sp, #72	; 0x48
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006460:	2300      	movs	r3, #0
 8006462:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800646e:	2b00      	cmp	r3, #0
 8006470:	f000 80d4 	beq.w	800661c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006474:	4b4e      	ldr	r3, [pc, #312]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10e      	bne.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006480:	4b4b      	ldr	r3, [pc, #300]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	4a4a      	ldr	r2, [pc, #296]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800648a:	61d3      	str	r3, [r2, #28]
 800648c:	4b48      	ldr	r3, [pc, #288]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006494:	60bb      	str	r3, [r7, #8]
 8006496:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006498:	2301      	movs	r3, #1
 800649a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800649e:	4b45      	ldr	r3, [pc, #276]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d118      	bne.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064aa:	4b42      	ldr	r3, [pc, #264]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a41      	ldr	r2, [pc, #260]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064b6:	f7fc fe0b 	bl	80030d0 <HAL_GetTick>
 80064ba:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064bc:	e008      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064be:	f7fc fe07 	bl	80030d0 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b64      	cmp	r3, #100	; 0x64
 80064ca:	d901      	bls.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e169      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064d0:	4b38      	ldr	r3, [pc, #224]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0f0      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064dc:	4b34      	ldr	r3, [pc, #208]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064de:	6a1b      	ldr	r3, [r3, #32]
 80064e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 8084 	beq.w	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d07c      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064fc:	4b2c      	ldr	r3, [pc, #176]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006504:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006506:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800650a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800650c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650e:	fa93 f3a3 	rbit	r3, r3
 8006512:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006516:	fab3 f383 	clz	r3, r3
 800651a:	b2db      	uxtb	r3, r3
 800651c:	461a      	mov	r2, r3
 800651e:	4b26      	ldr	r3, [pc, #152]	; (80065b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006520:	4413      	add	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	461a      	mov	r2, r3
 8006526:	2301      	movs	r3, #1
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800652e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006532:	fa93 f3a3 	rbit	r3, r3
 8006536:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800653a:	fab3 f383 	clz	r3, r3
 800653e:	b2db      	uxtb	r3, r3
 8006540:	461a      	mov	r2, r3
 8006542:	4b1d      	ldr	r3, [pc, #116]	; (80065b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006544:	4413      	add	r3, r2
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	461a      	mov	r2, r3
 800654a:	2300      	movs	r3, #0
 800654c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800654e:	4a18      	ldr	r2, [pc, #96]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006552:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b00      	cmp	r3, #0
 800655c:	d04b      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800655e:	f7fc fdb7 	bl	80030d0 <HAL_GetTick>
 8006562:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006564:	e00a      	b.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006566:	f7fc fdb3 	bl	80030d0 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	f241 3288 	movw	r2, #5000	; 0x1388
 8006574:	4293      	cmp	r3, r2
 8006576:	d901      	bls.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e113      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800657c:	2302      	movs	r3, #2
 800657e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006582:	fa93 f3a3 	rbit	r3, r3
 8006586:	627b      	str	r3, [r7, #36]	; 0x24
 8006588:	2302      	movs	r3, #2
 800658a:	623b      	str	r3, [r7, #32]
 800658c:	6a3b      	ldr	r3, [r7, #32]
 800658e:	fa93 f3a3 	rbit	r3, r3
 8006592:	61fb      	str	r3, [r7, #28]
  return result;
 8006594:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006596:	fab3 f383 	clz	r3, r3
 800659a:	b2db      	uxtb	r3, r3
 800659c:	095b      	lsrs	r3, r3, #5
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	f043 0302 	orr.w	r3, r3, #2
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d108      	bne.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80065aa:	4b01      	ldr	r3, [pc, #4]	; (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	e00d      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80065b0:	40021000 	.word	0x40021000
 80065b4:	40007000 	.word	0x40007000
 80065b8:	10908100 	.word	0x10908100
 80065bc:	2302      	movs	r3, #2
 80065be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	fa93 f3a3 	rbit	r3, r3
 80065c6:	617b      	str	r3, [r7, #20]
 80065c8:	4b78      	ldr	r3, [pc, #480]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065cc:	2202      	movs	r2, #2
 80065ce:	613a      	str	r2, [r7, #16]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	fa92 f2a2 	rbit	r2, r2
 80065d6:	60fa      	str	r2, [r7, #12]
  return result;
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	fab2 f282 	clz	r2, r2
 80065de:	b2d2      	uxtb	r2, r2
 80065e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065e4:	b2d2      	uxtb	r2, r2
 80065e6:	f002 021f 	and.w	r2, r2, #31
 80065ea:	2101      	movs	r1, #1
 80065ec:	fa01 f202 	lsl.w	r2, r1, r2
 80065f0:	4013      	ands	r3, r2
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d0b7      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80065f6:	4b6d      	ldr	r3, [pc, #436]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	496a      	ldr	r1, [pc, #424]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006604:	4313      	orrs	r3, r2
 8006606:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006608:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800660c:	2b01      	cmp	r3, #1
 800660e:	d105      	bne.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006610:	4b66      	ldr	r3, [pc, #408]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	4a65      	ldr	r2, [pc, #404]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006616:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800661a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b00      	cmp	r3, #0
 8006626:	d008      	beq.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006628:	4b60      	ldr	r3, [pc, #384]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800662a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662c:	f023 0203 	bic.w	r2, r3, #3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	495d      	ldr	r1, [pc, #372]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006636:	4313      	orrs	r3, r2
 8006638:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d008      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006646:	4b59      	ldr	r3, [pc, #356]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	4956      	ldr	r1, [pc, #344]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006654:	4313      	orrs	r3, r2
 8006656:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0304 	and.w	r3, r3, #4
 8006660:	2b00      	cmp	r3, #0
 8006662:	d008      	beq.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006664:	4b51      	ldr	r3, [pc, #324]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006668:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	494e      	ldr	r1, [pc, #312]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006672:	4313      	orrs	r3, r2
 8006674:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0320 	and.w	r3, r3, #32
 800667e:	2b00      	cmp	r3, #0
 8006680:	d008      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006682:	4b4a      	ldr	r3, [pc, #296]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006686:	f023 0210 	bic.w	r2, r3, #16
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	69db      	ldr	r3, [r3, #28]
 800668e:	4947      	ldr	r1, [pc, #284]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006690:	4313      	orrs	r3, r2
 8006692:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d008      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80066a0:	4b42      	ldr	r3, [pc, #264]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ac:	493f      	ldr	r1, [pc, #252]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d008      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066be:	4b3b      	ldr	r3, [pc, #236]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c2:	f023 0220 	bic.w	r2, r3, #32
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	4938      	ldr	r1, [pc, #224]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0308 	and.w	r3, r3, #8
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d008      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066dc:	4b33      	ldr	r3, [pc, #204]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	4930      	ldr	r1, [pc, #192]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066ea:	4313      	orrs	r3, r2
 80066ec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0310 	and.w	r3, r3, #16
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d008      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80066fa:	4b2c      	ldr	r3, [pc, #176]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	4929      	ldr	r1, [pc, #164]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006708:	4313      	orrs	r3, r2
 800670a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006714:	2b00      	cmp	r3, #0
 8006716:	d008      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006718:	4b24      	ldr	r3, [pc, #144]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006724:	4921      	ldr	r1, [pc, #132]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006726:	4313      	orrs	r3, r2
 8006728:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006732:	2b00      	cmp	r3, #0
 8006734:	d008      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006736:	4b1d      	ldr	r3, [pc, #116]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006742:	491a      	ldr	r1, [pc, #104]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006744:	4313      	orrs	r3, r2
 8006746:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006750:	2b00      	cmp	r3, #0
 8006752:	d008      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006754:	4b15      	ldr	r3, [pc, #84]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006758:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006760:	4912      	ldr	r1, [pc, #72]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006762:	4313      	orrs	r3, r2
 8006764:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d008      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006772:	4b0e      	ldr	r3, [pc, #56]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006776:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800677e:	490b      	ldr	r1, [pc, #44]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006780:	4313      	orrs	r3, r2
 8006782:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d008      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006790:	4b06      	ldr	r3, [pc, #24]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006794:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800679c:	4903      	ldr	r1, [pc, #12]	; (80067ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800679e:	4313      	orrs	r3, r2
 80067a0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3748      	adds	r7, #72	; 0x48
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	40021000 	.word	0x40021000

080067b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e09d      	b.n	80068fe <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d108      	bne.n	80067dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067d2:	d009      	beq.n	80067e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	61da      	str	r2, [r3, #28]
 80067da:	e005      	b.n	80067e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d106      	bne.n	8006808 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fb f9a8 	bl	8001b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800681e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006828:	d902      	bls.n	8006830 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
 800682e:	e002      	b.n	8006836 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006834:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800683e:	d007      	beq.n	8006850 <HAL_SPI_Init+0xa0>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006848:	d002      	beq.n	8006850 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006860:	431a      	orrs	r2, r3
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	f003 0302 	and.w	r3, r3, #2
 800686a:	431a      	orrs	r2, r3
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	695b      	ldr	r3, [r3, #20]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	431a      	orrs	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800687e:	431a      	orrs	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	69db      	ldr	r3, [r3, #28]
 8006884:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006888:	431a      	orrs	r2, r3
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006892:	ea42 0103 	orr.w	r1, r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800689a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	0c1b      	lsrs	r3, r3, #16
 80068ac:	f003 0204 	and.w	r2, r3, #4
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b4:	f003 0310 	and.w	r3, r3, #16
 80068b8:	431a      	orrs	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068be:	f003 0308 	and.w	r3, r3, #8
 80068c2:	431a      	orrs	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80068cc:	ea42 0103 	orr.w	r1, r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	430a      	orrs	r2, r1
 80068dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69da      	ldr	r2, [r3, #28]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b082      	sub	sp, #8
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d101      	bne.n	8006918 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e049      	b.n	80069ac <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b00      	cmp	r3, #0
 8006922:	d106      	bne.n	8006932 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7fb f955 	bl	8001bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2202      	movs	r2, #2
 8006936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	3304      	adds	r3, #4
 8006942:	4619      	mov	r1, r3
 8006944:	4610      	mov	r0, r2
 8006946:	f000 faa9 	bl	8006e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d001      	beq.n	80069cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e04a      	b.n	8006a62 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68da      	ldr	r2, [r3, #12]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f042 0201 	orr.w	r2, r2, #1
 80069e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a21      	ldr	r2, [pc, #132]	; (8006a70 <HAL_TIM_Base_Start_IT+0xbc>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d018      	beq.n	8006a20 <HAL_TIM_Base_Start_IT+0x6c>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f6:	d013      	beq.n	8006a20 <HAL_TIM_Base_Start_IT+0x6c>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1d      	ldr	r2, [pc, #116]	; (8006a74 <HAL_TIM_Base_Start_IT+0xc0>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00e      	beq.n	8006a20 <HAL_TIM_Base_Start_IT+0x6c>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a1c      	ldr	r2, [pc, #112]	; (8006a78 <HAL_TIM_Base_Start_IT+0xc4>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d009      	beq.n	8006a20 <HAL_TIM_Base_Start_IT+0x6c>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a1a      	ldr	r2, [pc, #104]	; (8006a7c <HAL_TIM_Base_Start_IT+0xc8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d004      	beq.n	8006a20 <HAL_TIM_Base_Start_IT+0x6c>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a19      	ldr	r2, [pc, #100]	; (8006a80 <HAL_TIM_Base_Start_IT+0xcc>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d115      	bne.n	8006a4c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689a      	ldr	r2, [r3, #8]
 8006a26:	4b17      	ldr	r3, [pc, #92]	; (8006a84 <HAL_TIM_Base_Start_IT+0xd0>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2b06      	cmp	r3, #6
 8006a30:	d015      	beq.n	8006a5e <HAL_TIM_Base_Start_IT+0xaa>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a38:	d011      	beq.n	8006a5e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f042 0201 	orr.w	r2, r2, #1
 8006a48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a4a:	e008      	b.n	8006a5e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f042 0201 	orr.w	r2, r2, #1
 8006a5a:	601a      	str	r2, [r3, #0]
 8006a5c:	e000      	b.n	8006a60 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	40012c00 	.word	0x40012c00
 8006a74:	40000400 	.word	0x40000400
 8006a78:	40000800 	.word	0x40000800
 8006a7c:	40013400 	.word	0x40013400
 8006a80:	40014000 	.word	0x40014000
 8006a84:	00010007 	.word	0x00010007

08006a88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d122      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f003 0302 	and.w	r3, r3, #2
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	d11b      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f06f 0202 	mvn.w	r2, #2
 8006ab4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	f003 0303 	and.w	r3, r3, #3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d003      	beq.n	8006ad2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 f9c8 	bl	8006e60 <HAL_TIM_IC_CaptureCallback>
 8006ad0:	e005      	b.n	8006ade <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f9ba 	bl	8006e4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 f9cb 	bl	8006e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f003 0304 	and.w	r3, r3, #4
 8006aee:	2b04      	cmp	r3, #4
 8006af0:	d122      	bne.n	8006b38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f003 0304 	and.w	r3, r3, #4
 8006afc:	2b04      	cmp	r3, #4
 8006afe:	d11b      	bne.n	8006b38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f06f 0204 	mvn.w	r2, #4
 8006b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d003      	beq.n	8006b26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 f99e 	bl	8006e60 <HAL_TIM_IC_CaptureCallback>
 8006b24:	e005      	b.n	8006b32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f990 	bl	8006e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 f9a1 	bl	8006e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	f003 0308 	and.w	r3, r3, #8
 8006b42:	2b08      	cmp	r3, #8
 8006b44:	d122      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	f003 0308 	and.w	r3, r3, #8
 8006b50:	2b08      	cmp	r3, #8
 8006b52:	d11b      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f06f 0208 	mvn.w	r2, #8
 8006b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2204      	movs	r2, #4
 8006b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	f003 0303 	and.w	r3, r3, #3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f974 	bl	8006e60 <HAL_TIM_IC_CaptureCallback>
 8006b78:	e005      	b.n	8006b86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f966 	bl	8006e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 f977 	bl	8006e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f003 0310 	and.w	r3, r3, #16
 8006b96:	2b10      	cmp	r3, #16
 8006b98:	d122      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	f003 0310 	and.w	r3, r3, #16
 8006ba4:	2b10      	cmp	r3, #16
 8006ba6:	d11b      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f06f 0210 	mvn.w	r2, #16
 8006bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2208      	movs	r2, #8
 8006bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d003      	beq.n	8006bce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f94a 	bl	8006e60 <HAL_TIM_IC_CaptureCallback>
 8006bcc:	e005      	b.n	8006bda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f93c 	bl	8006e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f94d 	bl	8006e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d10e      	bne.n	8006c0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d107      	bne.n	8006c0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0201 	mvn.w	r2, #1
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f916 	bl	8006e38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c16:	2b80      	cmp	r3, #128	; 0x80
 8006c18:	d10e      	bne.n	8006c38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c24:	2b80      	cmp	r3, #128	; 0x80
 8006c26:	d107      	bne.n	8006c38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 fae6 	bl	8007204 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c46:	d10e      	bne.n	8006c66 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c52:	2b80      	cmp	r3, #128	; 0x80
 8006c54:	d107      	bne.n	8006c66 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fad9 	bl	8007218 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c70:	2b40      	cmp	r3, #64	; 0x40
 8006c72:	d10e      	bne.n	8006c92 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c7e:	2b40      	cmp	r3, #64	; 0x40
 8006c80:	d107      	bne.n	8006c92 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f8fb 	bl	8006e88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	f003 0320 	and.w	r3, r3, #32
 8006c9c:	2b20      	cmp	r3, #32
 8006c9e:	d10e      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f003 0320 	and.w	r3, r3, #32
 8006caa:	2b20      	cmp	r3, #32
 8006cac:	d107      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f06f 0220 	mvn.w	r2, #32
 8006cb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 fa99 	bl	80071f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cbe:	bf00      	nop
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b084      	sub	sp, #16
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
 8006cce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d101      	bne.n	8006cde <HAL_TIM_ConfigClockSource+0x18>
 8006cda:	2302      	movs	r3, #2
 8006cdc:	e0a8      	b.n	8006e30 <HAL_TIM_ConfigClockSource+0x16a>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2202      	movs	r2, #2
 8006cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cfc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d00:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d08:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2b40      	cmp	r3, #64	; 0x40
 8006d18:	d067      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x124>
 8006d1a:	2b40      	cmp	r3, #64	; 0x40
 8006d1c:	d80b      	bhi.n	8006d36 <HAL_TIM_ConfigClockSource+0x70>
 8006d1e:	2b10      	cmp	r3, #16
 8006d20:	d073      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x144>
 8006d22:	2b10      	cmp	r3, #16
 8006d24:	d802      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x66>
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d06f      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006d2a:	e078      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006d2c:	2b20      	cmp	r3, #32
 8006d2e:	d06c      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x144>
 8006d30:	2b30      	cmp	r3, #48	; 0x30
 8006d32:	d06a      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006d34:	e073      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006d36:	2b70      	cmp	r3, #112	; 0x70
 8006d38:	d00d      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0x90>
 8006d3a:	2b70      	cmp	r3, #112	; 0x70
 8006d3c:	d804      	bhi.n	8006d48 <HAL_TIM_ConfigClockSource+0x82>
 8006d3e:	2b50      	cmp	r3, #80	; 0x50
 8006d40:	d033      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0xe4>
 8006d42:	2b60      	cmp	r3, #96	; 0x60
 8006d44:	d041      	beq.n	8006dca <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006d46:	e06a      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d4c:	d066      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x156>
 8006d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d52:	d017      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006d54:	e063      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6899      	ldr	r1, [r3, #8]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	685a      	ldr	r2, [r3, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	f000 f9a3 	bl	80070b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d78:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	609a      	str	r2, [r3, #8]
      break;
 8006d82:	e04c      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	6899      	ldr	r1, [r3, #8]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	f000 f98c 	bl	80070b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006da6:	609a      	str	r2, [r3, #8]
      break;
 8006da8:	e039      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6818      	ldr	r0, [r3, #0]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	6859      	ldr	r1, [r3, #4]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	461a      	mov	r2, r3
 8006db8:	f000 f900 	bl	8006fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2150      	movs	r1, #80	; 0x50
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 f959 	bl	800707a <TIM_ITRx_SetConfig>
      break;
 8006dc8:	e029      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6818      	ldr	r0, [r3, #0]
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	6859      	ldr	r1, [r3, #4]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f000 f91f 	bl	800701a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2160      	movs	r1, #96	; 0x60
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 f949 	bl	800707a <TIM_ITRx_SetConfig>
      break;
 8006de8:	e019      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6818      	ldr	r0, [r3, #0]
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	6859      	ldr	r1, [r3, #4]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	461a      	mov	r2, r3
 8006df8:	f000 f8e0 	bl	8006fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2140      	movs	r1, #64	; 0x40
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 f939 	bl	800707a <TIM_ITRx_SetConfig>
      break;
 8006e08:	e009      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4619      	mov	r1, r3
 8006e14:	4610      	mov	r0, r2
 8006e16:	f000 f930 	bl	800707a <TIM_ITRx_SetConfig>
        break;
 8006e1a:	e000      	b.n	8006e1e <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006e1c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e54:	bf00      	nop
 8006e56:	370c      	adds	r7, #12
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b083      	sub	sp, #12
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a3c      	ldr	r2, [pc, #240]	; (8006fa0 <TIM_Base_SetConfig+0x104>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d00f      	beq.n	8006ed4 <TIM_Base_SetConfig+0x38>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eba:	d00b      	beq.n	8006ed4 <TIM_Base_SetConfig+0x38>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a39      	ldr	r2, [pc, #228]	; (8006fa4 <TIM_Base_SetConfig+0x108>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d007      	beq.n	8006ed4 <TIM_Base_SetConfig+0x38>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a38      	ldr	r2, [pc, #224]	; (8006fa8 <TIM_Base_SetConfig+0x10c>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d003      	beq.n	8006ed4 <TIM_Base_SetConfig+0x38>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a37      	ldr	r2, [pc, #220]	; (8006fac <TIM_Base_SetConfig+0x110>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d108      	bne.n	8006ee6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a2d      	ldr	r2, [pc, #180]	; (8006fa0 <TIM_Base_SetConfig+0x104>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d01b      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ef4:	d017      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a2a      	ldr	r2, [pc, #168]	; (8006fa4 <TIM_Base_SetConfig+0x108>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d013      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a29      	ldr	r2, [pc, #164]	; (8006fa8 <TIM_Base_SetConfig+0x10c>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d00f      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a28      	ldr	r2, [pc, #160]	; (8006fac <TIM_Base_SetConfig+0x110>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d00b      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a27      	ldr	r2, [pc, #156]	; (8006fb0 <TIM_Base_SetConfig+0x114>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d007      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a26      	ldr	r2, [pc, #152]	; (8006fb4 <TIM_Base_SetConfig+0x118>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d003      	beq.n	8006f26 <TIM_Base_SetConfig+0x8a>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a25      	ldr	r2, [pc, #148]	; (8006fb8 <TIM_Base_SetConfig+0x11c>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d108      	bne.n	8006f38 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	689a      	ldr	r2, [r3, #8]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a10      	ldr	r2, [pc, #64]	; (8006fa0 <TIM_Base_SetConfig+0x104>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d00f      	beq.n	8006f84 <TIM_Base_SetConfig+0xe8>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a11      	ldr	r2, [pc, #68]	; (8006fac <TIM_Base_SetConfig+0x110>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d00b      	beq.n	8006f84 <TIM_Base_SetConfig+0xe8>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a10      	ldr	r2, [pc, #64]	; (8006fb0 <TIM_Base_SetConfig+0x114>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d007      	beq.n	8006f84 <TIM_Base_SetConfig+0xe8>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a0f      	ldr	r2, [pc, #60]	; (8006fb4 <TIM_Base_SetConfig+0x118>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_Base_SetConfig+0xe8>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a0e      	ldr	r2, [pc, #56]	; (8006fb8 <TIM_Base_SetConfig+0x11c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d103      	bne.n	8006f8c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	691a      	ldr	r2, [r3, #16]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	615a      	str	r2, [r3, #20]
}
 8006f92:	bf00      	nop
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	40012c00 	.word	0x40012c00
 8006fa4:	40000400 	.word	0x40000400
 8006fa8:	40000800 	.word	0x40000800
 8006fac:	40013400 	.word	0x40013400
 8006fb0:	40014000 	.word	0x40014000
 8006fb4:	40014400 	.word	0x40014400
 8006fb8:	40014800 	.word	0x40014800

08006fbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	f023 0201 	bic.w	r2, r3, #1
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	f023 030a 	bic.w	r3, r3, #10
 8006ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	621a      	str	r2, [r3, #32]
}
 800700e:	bf00      	nop
 8007010:	371c      	adds	r7, #28
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800701a:	b480      	push	{r7}
 800701c:	b087      	sub	sp, #28
 800701e:	af00      	add	r7, sp, #0
 8007020:	60f8      	str	r0, [r7, #12]
 8007022:	60b9      	str	r1, [r7, #8]
 8007024:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	f023 0210 	bic.w	r2, r3, #16
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007044:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	031b      	lsls	r3, r3, #12
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	4313      	orrs	r3, r2
 800704e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007056:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	011b      	lsls	r3, r3, #4
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	4313      	orrs	r3, r2
 8007060:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	621a      	str	r2, [r3, #32]
}
 800706e:	bf00      	nop
 8007070:	371c      	adds	r7, #28
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800707a:	b480      	push	{r7}
 800707c:	b085      	sub	sp, #20
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
 8007082:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007090:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	4313      	orrs	r3, r2
 8007098:	f043 0307 	orr.w	r3, r3, #7
 800709c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	609a      	str	r2, [r3, #8]
}
 80070a4:	bf00      	nop
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b087      	sub	sp, #28
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
 80070bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	021a      	lsls	r2, r3, #8
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	431a      	orrs	r2, r3
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	4313      	orrs	r3, r2
 80070dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	697a      	ldr	r2, [r7, #20]
 80070e2:	609a      	str	r2, [r3, #8]
}
 80070e4:	bf00      	nop
 80070e6:	371c      	adds	r7, #28
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007104:	2302      	movs	r3, #2
 8007106:	e063      	b.n	80071d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a2b      	ldr	r2, [pc, #172]	; (80071dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d004      	beq.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a2a      	ldr	r2, [pc, #168]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d108      	bne.n	800714e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007142:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007154:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	4313      	orrs	r3, r2
 800715e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a1b      	ldr	r2, [pc, #108]	; (80071dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d018      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717a:	d013      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a18      	ldr	r2, [pc, #96]	; (80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d00e      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a17      	ldr	r2, [pc, #92]	; (80071e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d009      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a12      	ldr	r2, [pc, #72]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d004      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a13      	ldr	r2, [pc, #76]	; (80071ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d10c      	bne.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	68ba      	ldr	r2, [r7, #8]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr
 80071dc:	40012c00 	.word	0x40012c00
 80071e0:	40013400 	.word	0x40013400
 80071e4:	40000400 	.word	0x40000400
 80071e8:	40000800 	.word	0x40000800
 80071ec:	40014000 	.word	0x40014000

080071f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007220:	bf00      	nop
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b082      	sub	sp, #8
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e040      	b.n	80072c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007242:	2b00      	cmp	r3, #0
 8007244:	d106      	bne.n	8007254 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f7fa fd04 	bl	8001c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2224      	movs	r2, #36	; 0x24
 8007258:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0201 	bic.w	r2, r2, #1
 8007268:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fb28 	bl	80078c0 <UART_SetConfig>
 8007270:	4603      	mov	r3, r0
 8007272:	2b01      	cmp	r3, #1
 8007274:	d101      	bne.n	800727a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e022      	b.n	80072c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727e:	2b00      	cmp	r3, #0
 8007280:	d002      	beq.n	8007288 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fcee 	bl	8007c64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007296:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f042 0201 	orr.w	r2, r2, #1
 80072b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f000 fd75 	bl	8007da8 <UART_CheckIdleState>
 80072be:	4603      	mov	r3, r0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3708      	adds	r7, #8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b08a      	sub	sp, #40	; 0x28
 80072cc:	af02      	add	r7, sp, #8
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	603b      	str	r3, [r7, #0]
 80072d4:	4613      	mov	r3, r2
 80072d6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072dc:	2b20      	cmp	r3, #32
 80072de:	f040 8082 	bne.w	80073e6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d002      	beq.n	80072ee <HAL_UART_Transmit+0x26>
 80072e8:	88fb      	ldrh	r3, [r7, #6]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e07a      	b.n	80073e8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d101      	bne.n	8007300 <HAL_UART_Transmit+0x38>
 80072fc:	2302      	movs	r3, #2
 80072fe:	e073      	b.n	80073e8 <HAL_UART_Transmit+0x120>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2221      	movs	r2, #33	; 0x21
 8007314:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007316:	f7fb fedb 	bl	80030d0 <HAL_GetTick>
 800731a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	88fa      	ldrh	r2, [r7, #6]
 8007320:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	88fa      	ldrh	r2, [r7, #6]
 8007328:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007334:	d108      	bne.n	8007348 <HAL_UART_Transmit+0x80>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d104      	bne.n	8007348 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800733e:	2300      	movs	r3, #0
 8007340:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	61bb      	str	r3, [r7, #24]
 8007346:	e003      	b.n	8007350 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800734c:	2300      	movs	r3, #0
 800734e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007358:	e02d      	b.n	80073b6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2200      	movs	r2, #0
 8007362:	2180      	movs	r1, #128	; 0x80
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 fd68 	bl	8007e3a <UART_WaitOnFlagUntilTimeout>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e039      	b.n	80073e8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10b      	bne.n	8007392 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	881a      	ldrh	r2, [r3, #0]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007386:	b292      	uxth	r2, r2
 8007388:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	3302      	adds	r3, #2
 800738e:	61bb      	str	r3, [r7, #24]
 8007390:	e008      	b.n	80073a4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	781a      	ldrb	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	b292      	uxth	r2, r2
 800739c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	3301      	adds	r3, #1
 80073a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b01      	subs	r3, #1
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80073bc:	b29b      	uxth	r3, r3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1cb      	bne.n	800735a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	2200      	movs	r2, #0
 80073ca:	2140      	movs	r1, #64	; 0x40
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 fd34 	bl	8007e3a <UART_WaitOnFlagUntilTimeout>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d001      	beq.n	80073dc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80073d8:	2303      	movs	r3, #3
 80073da:	e005      	b.n	80073e8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2220      	movs	r2, #32
 80073e0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80073e2:	2300      	movs	r3, #0
 80073e4:	e000      	b.n	80073e8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80073e6:	2302      	movs	r3, #2
  }
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3720      	adds	r7, #32
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	4613      	mov	r3, r2
 80073fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007402:	2b20      	cmp	r3, #32
 8007404:	d12c      	bne.n	8007460 <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <HAL_UART_Receive_IT+0x22>
 800740c:	88fb      	ldrh	r3, [r7, #6]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e025      	b.n	8007462 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800741c:	2b01      	cmp	r3, #1
 800741e:	d101      	bne.n	8007424 <HAL_UART_Receive_IT+0x34>
 8007420:	2302      	movs	r3, #2
 8007422:	e01e      	b.n	8007462 <HAL_UART_Receive_IT+0x72>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800743c:	2b00      	cmp	r3, #0
 800743e:	d007      	beq.n	8007450 <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800744e:	601a      	str	r2, [r3, #0]
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007450:	88fb      	ldrh	r3, [r7, #6]
 8007452:	461a      	mov	r2, r3
 8007454:	68b9      	ldr	r1, [r7, #8]
 8007456:	68f8      	ldr	r0, [r7, #12]
 8007458:	f000 fd6c 	bl	8007f34 <UART_Start_Receive_IT>
 800745c:	4603      	mov	r3, r0
 800745e:	e000      	b.n	8007462 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007460:	2302      	movs	r3, #2
  }
}
 8007462:	4618      	mov	r0, r3
 8007464:	3710      	adds	r7, #16
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
	...

0800746c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b088      	sub	sp, #32
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800748c:	69fa      	ldr	r2, [r7, #28]
 800748e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007492:	4013      	ands	r3, r2
 8007494:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d113      	bne.n	80074c4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00e      	beq.n	80074c4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	f003 0320 	and.w	r3, r3, #32
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d009      	beq.n	80074c4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 81cd 	beq.w	8007854 <HAL_UART_IRQHandler+0x3e8>
      {
        huart->RxISR(huart);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	4798      	blx	r3
      }
      return;
 80074c2:	e1c7      	b.n	8007854 <HAL_UART_IRQHandler+0x3e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 80e3 	beq.w	8007692 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	f003 0301 	and.w	r3, r3, #1
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d105      	bne.n	80074e2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80074d6:	69ba      	ldr	r2, [r7, #24]
 80074d8:	4ba5      	ldr	r3, [pc, #660]	; (8007770 <HAL_UART_IRQHandler+0x304>)
 80074da:	4013      	ands	r3, r2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 80d8 	beq.w	8007692 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	f003 0301 	and.w	r3, r3, #1
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d010      	beq.n	800750e <HAL_UART_IRQHandler+0xa2>
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00b      	beq.n	800750e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2201      	movs	r2, #1
 80074fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007504:	f043 0201 	orr.w	r2, r3, #1
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	f003 0302 	and.w	r3, r3, #2
 8007514:	2b00      	cmp	r3, #0
 8007516:	d010      	beq.n	800753a <HAL_UART_IRQHandler+0xce>
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f003 0301 	and.w	r3, r3, #1
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00b      	beq.n	800753a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2202      	movs	r2, #2
 8007528:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007530:	f043 0204 	orr.w	r2, r3, #4
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	f003 0304 	and.w	r3, r3, #4
 8007540:	2b00      	cmp	r3, #0
 8007542:	d010      	beq.n	8007566 <HAL_UART_IRQHandler+0xfa>
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00b      	beq.n	8007566 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2204      	movs	r2, #4
 8007554:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800755c:	f043 0202 	orr.w	r2, r3, #2
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	f003 0308 	and.w	r3, r3, #8
 800756c:	2b00      	cmp	r3, #0
 800756e:	d015      	beq.n	800759c <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	f003 0320 	and.w	r3, r3, #32
 8007576:	2b00      	cmp	r3, #0
 8007578:	d104      	bne.n	8007584 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00b      	beq.n	800759c <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2208      	movs	r2, #8
 800758a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007592:	f043 0208 	orr.w	r2, r3, #8
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d011      	beq.n	80075ca <HAL_UART_IRQHandler+0x15e>
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00c      	beq.n	80075ca <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075c0:	f043 0220 	orr.w	r2, r3, #32
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 8141 	beq.w	8007858 <HAL_UART_IRQHandler+0x3ec>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	f003 0320 	and.w	r3, r3, #32
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00c      	beq.n	80075fa <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	f003 0320 	and.w	r3, r3, #32
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d007      	beq.n	80075fa <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d003      	beq.n	80075fa <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007600:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800760c:	2b40      	cmp	r3, #64	; 0x40
 800760e:	d004      	beq.n	800761a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007616:	2b00      	cmp	r3, #0
 8007618:	d031      	beq.n	800767e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 fd00 	bl	8008020 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800762a:	2b40      	cmp	r3, #64	; 0x40
 800762c:	d123      	bne.n	8007676 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689a      	ldr	r2, [r3, #8]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800763c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007642:	2b00      	cmp	r3, #0
 8007644:	d013      	beq.n	800766e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800764a:	4a4a      	ldr	r2, [pc, #296]	; (8007774 <HAL_UART_IRQHandler+0x308>)
 800764c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007652:	4618      	mov	r0, r3
 8007654:	f7fd f9d0 	bl	80049f8 <HAL_DMA_Abort_IT>
 8007658:	4603      	mov	r3, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	d017      	beq.n	800768e <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007668:	4610      	mov	r0, r2
 800766a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800766c:	e00f      	b.n	800768e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f910 	bl	8007894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007674:	e00b      	b.n	800768e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f90c 	bl	8007894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800767c:	e007      	b.n	800768e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f908 	bl	8007894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800768c:	e0e4      	b.n	8007858 <HAL_UART_IRQHandler+0x3ec>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800768e:	bf00      	nop
    return;
 8007690:	e0e2      	b.n	8007858 <HAL_UART_IRQHandler+0x3ec>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007696:	2b01      	cmp	r3, #1
 8007698:	f040 80a7 	bne.w	80077ea <HAL_UART_IRQHandler+0x37e>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	f003 0310 	and.w	r3, r3, #16
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f000 80a1 	beq.w	80077ea <HAL_UART_IRQHandler+0x37e>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	f003 0310 	and.w	r3, r3, #16
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 809b 	beq.w	80077ea <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2210      	movs	r2, #16
 80076ba:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c6:	2b40      	cmp	r3, #64	; 0x40
 80076c8:	d156      	bne.n	8007778 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80076d4:	893b      	ldrh	r3, [r7, #8]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 80c0 	beq.w	800785c <HAL_UART_IRQHandler+0x3f0>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80076e2:	893a      	ldrh	r2, [r7, #8]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	f080 80b9 	bcs.w	800785c <HAL_UART_IRQHandler+0x3f0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	893a      	ldrh	r2, [r7, #8]
 80076ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	2b20      	cmp	r3, #32
 80076fa:	d02a      	beq.n	8007752 <HAL_UART_IRQHandler+0x2e6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800770a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689a      	ldr	r2, [r3, #8]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f022 0201 	bic.w	r2, r2, #1
 800771a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689a      	ldr	r2, [r3, #8]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800772a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2220      	movs	r2, #32
 8007730:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f022 0210 	bic.w	r2, r2, #16
 8007746:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800774c:	4618      	mov	r0, r3
 800774e:	f7fd f91a 	bl	8004986 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800775e:	b29b      	uxth	r3, r3
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	b29b      	uxth	r3, r3
 8007764:	4619      	mov	r1, r3
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f89e 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800776c:	e076      	b.n	800785c <HAL_UART_IRQHandler+0x3f0>
 800776e:	bf00      	nop
 8007770:	04000120 	.word	0x04000120
 8007774:	0800807f 	.word	0x0800807f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007784:	b29b      	uxth	r3, r3
 8007786:	1ad3      	subs	r3, r2, r3
 8007788:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007790:	b29b      	uxth	r3, r3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d064      	beq.n	8007860 <HAL_UART_IRQHandler+0x3f4>
          &&(nb_rx_data > 0U) )
 8007796:	897b      	ldrh	r3, [r7, #10]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d061      	beq.n	8007860 <HAL_UART_IRQHandler+0x3f4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80077aa:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689a      	ldr	r2, [r3, #8]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0201 	bic.w	r2, r2, #1
 80077ba:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2220      	movs	r2, #32
 80077c0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f022 0210 	bic.w	r2, r2, #16
 80077dc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077de:	897b      	ldrh	r3, [r7, #10]
 80077e0:	4619      	mov	r1, r3
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 f860 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80077e8:	e03a      	b.n	8007860 <HAL_UART_IRQHandler+0x3f4>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d00d      	beq.n	8007810 <HAL_UART_IRQHandler+0x3a4>
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d008      	beq.n	8007810 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007806:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 fd3b 	bl	8008284 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800780e:	e02a      	b.n	8007866 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00d      	beq.n	8007836 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007820:	2b00      	cmp	r3, #0
 8007822:	d008      	beq.n	8007836 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007828:	2b00      	cmp	r3, #0
 800782a:	d01b      	beq.n	8007864 <HAL_UART_IRQHandler+0x3f8>
    {
      huart->TxISR(huart);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	4798      	blx	r3
    }
    return;
 8007834:	e016      	b.n	8007864 <HAL_UART_IRQHandler+0x3f8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800783c:	2b00      	cmp	r3, #0
 800783e:	d012      	beq.n	8007866 <HAL_UART_IRQHandler+0x3fa>
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00d      	beq.n	8007866 <HAL_UART_IRQHandler+0x3fa>
  {
    UART_EndTransmit_IT(huart);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fc2d 	bl	80080aa <UART_EndTransmit_IT>
    return;
 8007850:	bf00      	nop
 8007852:	e008      	b.n	8007866 <HAL_UART_IRQHandler+0x3fa>
      return;
 8007854:	bf00      	nop
 8007856:	e006      	b.n	8007866 <HAL_UART_IRQHandler+0x3fa>
    return;
 8007858:	bf00      	nop
 800785a:	e004      	b.n	8007866 <HAL_UART_IRQHandler+0x3fa>
      return;
 800785c:	bf00      	nop
 800785e:	e002      	b.n	8007866 <HAL_UART_IRQHandler+0x3fa>
      return;
 8007860:	bf00      	nop
 8007862:	e000      	b.n	8007866 <HAL_UART_IRQHandler+0x3fa>
    return;
 8007864:	bf00      	nop
  }

}
 8007866:	3720      	adds	r7, #32
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007888:	bf00      	nop
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b088      	sub	sp, #32
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078c8:	2300      	movs	r3, #0
 80078ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	431a      	orrs	r2, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	695b      	ldr	r3, [r3, #20]
 80078da:	431a      	orrs	r2, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80078ee:	f023 030c 	bic.w	r3, r3, #12
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	6979      	ldr	r1, [r7, #20]
 80078f8:	430b      	orrs	r3, r1
 80078fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	68da      	ldr	r2, [r3, #12]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a1b      	ldr	r3, [r3, #32]
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	430a      	orrs	r2, r1
 8007934:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4aad      	ldr	r2, [pc, #692]	; (8007bf0 <UART_SetConfig+0x330>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d121      	bne.n	8007984 <UART_SetConfig+0xc4>
 8007940:	4bac      	ldr	r3, [pc, #688]	; (8007bf4 <UART_SetConfig+0x334>)
 8007942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007944:	f003 0303 	and.w	r3, r3, #3
 8007948:	2b03      	cmp	r3, #3
 800794a:	d817      	bhi.n	800797c <UART_SetConfig+0xbc>
 800794c:	a201      	add	r2, pc, #4	; (adr r2, 8007954 <UART_SetConfig+0x94>)
 800794e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007952:	bf00      	nop
 8007954:	08007965 	.word	0x08007965
 8007958:	08007971 	.word	0x08007971
 800795c:	08007977 	.word	0x08007977
 8007960:	0800796b 	.word	0x0800796b
 8007964:	2301      	movs	r3, #1
 8007966:	77fb      	strb	r3, [r7, #31]
 8007968:	e0b2      	b.n	8007ad0 <UART_SetConfig+0x210>
 800796a:	2302      	movs	r3, #2
 800796c:	77fb      	strb	r3, [r7, #31]
 800796e:	e0af      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007970:	2304      	movs	r3, #4
 8007972:	77fb      	strb	r3, [r7, #31]
 8007974:	e0ac      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007976:	2308      	movs	r3, #8
 8007978:	77fb      	strb	r3, [r7, #31]
 800797a:	e0a9      	b.n	8007ad0 <UART_SetConfig+0x210>
 800797c:	2310      	movs	r3, #16
 800797e:	77fb      	strb	r3, [r7, #31]
 8007980:	bf00      	nop
 8007982:	e0a5      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a9b      	ldr	r2, [pc, #620]	; (8007bf8 <UART_SetConfig+0x338>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d123      	bne.n	80079d6 <UART_SetConfig+0x116>
 800798e:	4b99      	ldr	r3, [pc, #612]	; (8007bf4 <UART_SetConfig+0x334>)
 8007990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007992:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007996:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800799a:	d012      	beq.n	80079c2 <UART_SetConfig+0x102>
 800799c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079a0:	d802      	bhi.n	80079a8 <UART_SetConfig+0xe8>
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d007      	beq.n	80079b6 <UART_SetConfig+0xf6>
 80079a6:	e012      	b.n	80079ce <UART_SetConfig+0x10e>
 80079a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079ac:	d00c      	beq.n	80079c8 <UART_SetConfig+0x108>
 80079ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80079b2:	d003      	beq.n	80079bc <UART_SetConfig+0xfc>
 80079b4:	e00b      	b.n	80079ce <UART_SetConfig+0x10e>
 80079b6:	2300      	movs	r3, #0
 80079b8:	77fb      	strb	r3, [r7, #31]
 80079ba:	e089      	b.n	8007ad0 <UART_SetConfig+0x210>
 80079bc:	2302      	movs	r3, #2
 80079be:	77fb      	strb	r3, [r7, #31]
 80079c0:	e086      	b.n	8007ad0 <UART_SetConfig+0x210>
 80079c2:	2304      	movs	r3, #4
 80079c4:	77fb      	strb	r3, [r7, #31]
 80079c6:	e083      	b.n	8007ad0 <UART_SetConfig+0x210>
 80079c8:	2308      	movs	r3, #8
 80079ca:	77fb      	strb	r3, [r7, #31]
 80079cc:	e080      	b.n	8007ad0 <UART_SetConfig+0x210>
 80079ce:	2310      	movs	r3, #16
 80079d0:	77fb      	strb	r3, [r7, #31]
 80079d2:	bf00      	nop
 80079d4:	e07c      	b.n	8007ad0 <UART_SetConfig+0x210>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a88      	ldr	r2, [pc, #544]	; (8007bfc <UART_SetConfig+0x33c>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d123      	bne.n	8007a28 <UART_SetConfig+0x168>
 80079e0:	4b84      	ldr	r3, [pc, #528]	; (8007bf4 <UART_SetConfig+0x334>)
 80079e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079e4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80079e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80079ec:	d012      	beq.n	8007a14 <UART_SetConfig+0x154>
 80079ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80079f2:	d802      	bhi.n	80079fa <UART_SetConfig+0x13a>
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d007      	beq.n	8007a08 <UART_SetConfig+0x148>
 80079f8:	e012      	b.n	8007a20 <UART_SetConfig+0x160>
 80079fa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80079fe:	d00c      	beq.n	8007a1a <UART_SetConfig+0x15a>
 8007a00:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007a04:	d003      	beq.n	8007a0e <UART_SetConfig+0x14e>
 8007a06:	e00b      	b.n	8007a20 <UART_SetConfig+0x160>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	77fb      	strb	r3, [r7, #31]
 8007a0c:	e060      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a0e:	2302      	movs	r3, #2
 8007a10:	77fb      	strb	r3, [r7, #31]
 8007a12:	e05d      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a14:	2304      	movs	r3, #4
 8007a16:	77fb      	strb	r3, [r7, #31]
 8007a18:	e05a      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a1a:	2308      	movs	r3, #8
 8007a1c:	77fb      	strb	r3, [r7, #31]
 8007a1e:	e057      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a20:	2310      	movs	r3, #16
 8007a22:	77fb      	strb	r3, [r7, #31]
 8007a24:	bf00      	nop
 8007a26:	e053      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a74      	ldr	r2, [pc, #464]	; (8007c00 <UART_SetConfig+0x340>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d123      	bne.n	8007a7a <UART_SetConfig+0x1ba>
 8007a32:	4b70      	ldr	r3, [pc, #448]	; (8007bf4 <UART_SetConfig+0x334>)
 8007a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a36:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007a3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a3e:	d012      	beq.n	8007a66 <UART_SetConfig+0x1a6>
 8007a40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a44:	d802      	bhi.n	8007a4c <UART_SetConfig+0x18c>
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d007      	beq.n	8007a5a <UART_SetConfig+0x19a>
 8007a4a:	e012      	b.n	8007a72 <UART_SetConfig+0x1b2>
 8007a4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a50:	d00c      	beq.n	8007a6c <UART_SetConfig+0x1ac>
 8007a52:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007a56:	d003      	beq.n	8007a60 <UART_SetConfig+0x1a0>
 8007a58:	e00b      	b.n	8007a72 <UART_SetConfig+0x1b2>
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	77fb      	strb	r3, [r7, #31]
 8007a5e:	e037      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a60:	2302      	movs	r3, #2
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	e034      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a66:	2304      	movs	r3, #4
 8007a68:	77fb      	strb	r3, [r7, #31]
 8007a6a:	e031      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a6c:	2308      	movs	r3, #8
 8007a6e:	77fb      	strb	r3, [r7, #31]
 8007a70:	e02e      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a72:	2310      	movs	r3, #16
 8007a74:	77fb      	strb	r3, [r7, #31]
 8007a76:	bf00      	nop
 8007a78:	e02a      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a61      	ldr	r2, [pc, #388]	; (8007c04 <UART_SetConfig+0x344>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d123      	bne.n	8007acc <UART_SetConfig+0x20c>
 8007a84:	4b5b      	ldr	r3, [pc, #364]	; (8007bf4 <UART_SetConfig+0x334>)
 8007a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a88:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007a8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a90:	d012      	beq.n	8007ab8 <UART_SetConfig+0x1f8>
 8007a92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a96:	d802      	bhi.n	8007a9e <UART_SetConfig+0x1de>
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d007      	beq.n	8007aac <UART_SetConfig+0x1ec>
 8007a9c:	e012      	b.n	8007ac4 <UART_SetConfig+0x204>
 8007a9e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007aa2:	d00c      	beq.n	8007abe <UART_SetConfig+0x1fe>
 8007aa4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007aa8:	d003      	beq.n	8007ab2 <UART_SetConfig+0x1f2>
 8007aaa:	e00b      	b.n	8007ac4 <UART_SetConfig+0x204>
 8007aac:	2300      	movs	r3, #0
 8007aae:	77fb      	strb	r3, [r7, #31]
 8007ab0:	e00e      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	77fb      	strb	r3, [r7, #31]
 8007ab6:	e00b      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007ab8:	2304      	movs	r3, #4
 8007aba:	77fb      	strb	r3, [r7, #31]
 8007abc:	e008      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007abe:	2308      	movs	r3, #8
 8007ac0:	77fb      	strb	r3, [r7, #31]
 8007ac2:	e005      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007ac4:	2310      	movs	r3, #16
 8007ac6:	77fb      	strb	r3, [r7, #31]
 8007ac8:	bf00      	nop
 8007aca:	e001      	b.n	8007ad0 <UART_SetConfig+0x210>
 8007acc:	2310      	movs	r3, #16
 8007ace:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	69db      	ldr	r3, [r3, #28]
 8007ad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ad8:	d15d      	bne.n	8007b96 <UART_SetConfig+0x2d6>
  {
    switch (clocksource)
 8007ada:	7ffb      	ldrb	r3, [r7, #31]
 8007adc:	2b08      	cmp	r3, #8
 8007ade:	d828      	bhi.n	8007b32 <UART_SetConfig+0x272>
 8007ae0:	a201      	add	r2, pc, #4	; (adr r2, 8007ae8 <UART_SetConfig+0x228>)
 8007ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae6:	bf00      	nop
 8007ae8:	08007b0d 	.word	0x08007b0d
 8007aec:	08007b15 	.word	0x08007b15
 8007af0:	08007b1d 	.word	0x08007b1d
 8007af4:	08007b33 	.word	0x08007b33
 8007af8:	08007b23 	.word	0x08007b23
 8007afc:	08007b33 	.word	0x08007b33
 8007b00:	08007b33 	.word	0x08007b33
 8007b04:	08007b33 	.word	0x08007b33
 8007b08:	08007b2b 	.word	0x08007b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b0c:	f7fe fc5c 	bl	80063c8 <HAL_RCC_GetPCLK1Freq>
 8007b10:	61b8      	str	r0, [r7, #24]
        break;
 8007b12:	e013      	b.n	8007b3c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b14:	f7fe fc7a 	bl	800640c <HAL_RCC_GetPCLK2Freq>
 8007b18:	61b8      	str	r0, [r7, #24]
        break;
 8007b1a:	e00f      	b.n	8007b3c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b1c:	4b3a      	ldr	r3, [pc, #232]	; (8007c08 <UART_SetConfig+0x348>)
 8007b1e:	61bb      	str	r3, [r7, #24]
        break;
 8007b20:	e00c      	b.n	8007b3c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b22:	f7fe fbdb 	bl	80062dc <HAL_RCC_GetSysClockFreq>
 8007b26:	61b8      	str	r0, [r7, #24]
        break;
 8007b28:	e008      	b.n	8007b3c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b2e:	61bb      	str	r3, [r7, #24]
        break;
 8007b30:	e004      	b.n	8007b3c <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8007b32:	2300      	movs	r3, #0
 8007b34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	77bb      	strb	r3, [r7, #30]
        break;
 8007b3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f000 8085 	beq.w	8007c4e <UART_SetConfig+0x38e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	005a      	lsls	r2, r3, #1
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	085b      	lsrs	r3, r3, #1
 8007b4e:	441a      	add	r2, r3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	2b0f      	cmp	r3, #15
 8007b60:	d916      	bls.n	8007b90 <UART_SetConfig+0x2d0>
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b68:	d212      	bcs.n	8007b90 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	f023 030f 	bic.w	r3, r3, #15
 8007b72:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	085b      	lsrs	r3, r3, #1
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	f003 0307 	and.w	r3, r3, #7
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	89fb      	ldrh	r3, [r7, #14]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	89fa      	ldrh	r2, [r7, #14]
 8007b8c:	60da      	str	r2, [r3, #12]
 8007b8e:	e05e      	b.n	8007c4e <UART_SetConfig+0x38e>
      }
      else
      {
        ret = HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	77bb      	strb	r3, [r7, #30]
 8007b94:	e05b      	b.n	8007c4e <UART_SetConfig+0x38e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b96:	7ffb      	ldrb	r3, [r7, #31]
 8007b98:	2b08      	cmp	r3, #8
 8007b9a:	d837      	bhi.n	8007c0c <UART_SetConfig+0x34c>
 8007b9c:	a201      	add	r2, pc, #4	; (adr r2, 8007ba4 <UART_SetConfig+0x2e4>)
 8007b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba2:	bf00      	nop
 8007ba4:	08007bc9 	.word	0x08007bc9
 8007ba8:	08007bd1 	.word	0x08007bd1
 8007bac:	08007bd9 	.word	0x08007bd9
 8007bb0:	08007c0d 	.word	0x08007c0d
 8007bb4:	08007bdf 	.word	0x08007bdf
 8007bb8:	08007c0d 	.word	0x08007c0d
 8007bbc:	08007c0d 	.word	0x08007c0d
 8007bc0:	08007c0d 	.word	0x08007c0d
 8007bc4:	08007be7 	.word	0x08007be7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bc8:	f7fe fbfe 	bl	80063c8 <HAL_RCC_GetPCLK1Freq>
 8007bcc:	61b8      	str	r0, [r7, #24]
        break;
 8007bce:	e022      	b.n	8007c16 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bd0:	f7fe fc1c 	bl	800640c <HAL_RCC_GetPCLK2Freq>
 8007bd4:	61b8      	str	r0, [r7, #24]
        break;
 8007bd6:	e01e      	b.n	8007c16 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bd8:	4b0b      	ldr	r3, [pc, #44]	; (8007c08 <UART_SetConfig+0x348>)
 8007bda:	61bb      	str	r3, [r7, #24]
        break;
 8007bdc:	e01b      	b.n	8007c16 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bde:	f7fe fb7d 	bl	80062dc <HAL_RCC_GetSysClockFreq>
 8007be2:	61b8      	str	r0, [r7, #24]
        break;
 8007be4:	e017      	b.n	8007c16 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007be6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bea:	61bb      	str	r3, [r7, #24]
        break;
 8007bec:	e013      	b.n	8007c16 <UART_SetConfig+0x356>
 8007bee:	bf00      	nop
 8007bf0:	40013800 	.word	0x40013800
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	40004400 	.word	0x40004400
 8007bfc:	40004800 	.word	0x40004800
 8007c00:	40004c00 	.word	0x40004c00
 8007c04:	40005000 	.word	0x40005000
 8007c08:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	77bb      	strb	r3, [r7, #30]
        break;
 8007c14:	bf00      	nop
    }

    if (pclk != 0U)
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d018      	beq.n	8007c4e <UART_SetConfig+0x38e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	085a      	lsrs	r2, r3, #1
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	441a      	add	r2, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	2b0f      	cmp	r3, #15
 8007c36:	d908      	bls.n	8007c4a <UART_SetConfig+0x38a>
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c3e:	d204      	bcs.n	8007c4a <UART_SetConfig+0x38a>
      {
        huart->Instance->BRR = usartdiv;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	693a      	ldr	r2, [r7, #16]
 8007c46:	60da      	str	r2, [r3, #12]
 8007c48:	e001      	b.n	8007c4e <UART_SetConfig+0x38e>
      }
      else
      {
        ret = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c5a:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3720      	adds	r7, #32
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	f003 0301 	and.w	r3, r3, #1
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00a      	beq.n	8007c8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	f003 0302 	and.w	r3, r3, #2
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00a      	beq.n	8007cb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	430a      	orrs	r2, r1
 8007cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb4:	f003 0304 	and.w	r3, r3, #4
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00a      	beq.n	8007cd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd6:	f003 0308 	and.w	r3, r3, #8
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00a      	beq.n	8007cf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	430a      	orrs	r2, r1
 8007cf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf8:	f003 0310 	and.w	r3, r3, #16
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00a      	beq.n	8007d16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d1a:	f003 0320 	and.w	r3, r3, #32
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00a      	beq.n	8007d38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d01a      	beq.n	8007d7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	430a      	orrs	r2, r1
 8007d58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d62:	d10a      	bne.n	8007d7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	430a      	orrs	r2, r1
 8007d78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d00a      	beq.n	8007d9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	430a      	orrs	r2, r1
 8007d9a:	605a      	str	r2, [r3, #4]
  }
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af02      	add	r7, sp, #8
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007db8:	f7fb f98a 	bl	80030d0 <HAL_GetTick>
 8007dbc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0308 	and.w	r3, r3, #8
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d10e      	bne.n	8007dea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 f82d 	bl	8007e3a <UART_WaitOnFlagUntilTimeout>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d001      	beq.n	8007dea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e023      	b.n	8007e32 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b04      	cmp	r3, #4
 8007df6:	d10e      	bne.n	8007e16 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dfc:	9300      	str	r3, [sp, #0]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f817 	bl	8007e3a <UART_WaitOnFlagUntilTimeout>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d001      	beq.n	8007e16 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e00d      	b.n	8007e32 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b084      	sub	sp, #16
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	60f8      	str	r0, [r7, #12]
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	603b      	str	r3, [r7, #0]
 8007e46:	4613      	mov	r3, r2
 8007e48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e4a:	e05e      	b.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e52:	d05a      	beq.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e54:	f7fb f93c 	bl	80030d0 <HAL_GetTick>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	69ba      	ldr	r2, [r7, #24]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d302      	bcc.n	8007e6a <UART_WaitOnFlagUntilTimeout+0x30>
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d11b      	bne.n	8007ea2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007e78:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f022 0201 	bic.w	r2, r2, #1
 8007e88:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2220      	movs	r2, #32
 8007e8e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2220      	movs	r2, #32
 8007e94:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e043      	b.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 0304 	and.w	r3, r3, #4
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d02c      	beq.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	69db      	ldr	r3, [r3, #28]
 8007eb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ebe:	d124      	bne.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ec8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ed8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689a      	ldr	r2, [r3, #8]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0201 	bic.w	r2, r2, #1
 8007ee8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2220      	movs	r2, #32
 8007eee:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2220      	movs	r2, #32
 8007ef4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2220      	movs	r2, #32
 8007efa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007f06:	2303      	movs	r3, #3
 8007f08:	e00f      	b.n	8007f2a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	69da      	ldr	r2, [r3, #28]
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	4013      	ands	r3, r2
 8007f14:	68ba      	ldr	r2, [r7, #8]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	bf0c      	ite	eq
 8007f1a:	2301      	moveq	r3, #1
 8007f1c:	2300      	movne	r3, #0
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	461a      	mov	r2, r3
 8007f22:	79fb      	ldrb	r3, [r7, #7]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d091      	beq.n	8007e4c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	3710      	adds	r7, #16
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
	...

08007f34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b085      	sub	sp, #20
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	88fa      	ldrh	r2, [r7, #6]
 8007f4c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	88fa      	ldrh	r2, [r7, #6]
 8007f54:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f66:	d10e      	bne.n	8007f86 <UART_Start_Receive_IT+0x52>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	691b      	ldr	r3, [r3, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d105      	bne.n	8007f7c <UART_Start_Receive_IT+0x48>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007f76:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f7a:	e01a      	b.n	8007fb2 <UART_Start_Receive_IT+0x7e>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	22ff      	movs	r2, #255	; 0xff
 8007f80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f84:	e015      	b.n	8007fb2 <UART_Start_Receive_IT+0x7e>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10d      	bne.n	8007faa <UART_Start_Receive_IT+0x76>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d104      	bne.n	8007fa0 <UART_Start_Receive_IT+0x6c>
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	22ff      	movs	r2, #255	; 0xff
 8007f9a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f9e:	e008      	b.n	8007fb2 <UART_Start_Receive_IT+0x7e>
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	227f      	movs	r2, #127	; 0x7f
 8007fa4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fa8:	e003      	b.n	8007fb2 <UART_Start_Receive_IT+0x7e>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2222      	movs	r2, #34	; 0x22
 8007fbe:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	689a      	ldr	r2, [r3, #8]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f042 0201 	orr.w	r2, r2, #1
 8007fce:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fd8:	d107      	bne.n	8007fea <UART_Start_Receive_IT+0xb6>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d103      	bne.n	8007fea <UART_Start_Receive_IT+0xb6>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	4a0c      	ldr	r2, [pc, #48]	; (8008018 <UART_Start_Receive_IT+0xe4>)
 8007fe6:	665a      	str	r2, [r3, #100]	; 0x64
 8007fe8:	e002      	b.n	8007ff0 <UART_Start_Receive_IT+0xbc>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	4a0b      	ldr	r2, [pc, #44]	; (800801c <UART_Start_Receive_IT+0xe8>)
 8007fee:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008006:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3714      	adds	r7, #20
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr
 8008016:	bf00      	nop
 8008018:	080081b1 	.word	0x080081b1
 800801c:	080080dd 	.word	0x080080dd

08008020 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008036:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	689a      	ldr	r2, [r3, #8]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f022 0201 	bic.w	r2, r2, #1
 8008046:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800804c:	2b01      	cmp	r3, #1
 800804e:	d107      	bne.n	8008060 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f022 0210 	bic.w	r2, r2, #16
 800805e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2220      	movs	r2, #32
 8008064:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008072:	bf00      	nop
 8008074:	370c      	adds	r7, #12
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr

0800807e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b084      	sub	sp, #16
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2200      	movs	r2, #0
 8008098:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f7ff fbf9 	bl	8007894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080a2:	bf00      	nop
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b082      	sub	sp, #8
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080c0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2220      	movs	r2, #32
 80080c6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f7ff fbcc 	bl	800786c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080d4:	bf00      	nop
 80080d6:	3708      	adds	r7, #8
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080ea:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080f0:	2b22      	cmp	r3, #34	; 0x22
 80080f2:	d151      	bne.n	8008198 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80080fa:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80080fc:	89bb      	ldrh	r3, [r7, #12]
 80080fe:	b2d9      	uxtb	r1, r3
 8008100:	89fb      	ldrh	r3, [r7, #14]
 8008102:	b2da      	uxtb	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008108:	400a      	ands	r2, r1
 800810a:	b2d2      	uxtb	r2, r2
 800810c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800811e:	b29b      	uxth	r3, r3
 8008120:	3b01      	subs	r3, #1
 8008122:	b29a      	uxth	r2, r3
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008130:	b29b      	uxth	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d138      	bne.n	80081a8 <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008144:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	689a      	ldr	r2, [r3, #8]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f022 0201 	bic.w	r2, r2, #1
 8008154:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2220      	movs	r2, #32
 800815a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008166:	2b01      	cmp	r3, #1
 8008168:	d10f      	bne.n	800818a <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f022 0210 	bic.w	r2, r2, #16
 8008178:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008180:	4619      	mov	r1, r3
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f7ff fb90 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
 8008188:	e002      	b.n	8008190 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7ff fb78 	bl	8007880 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008196:	e007      	b.n	80081a8 <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	699a      	ldr	r2, [r3, #24]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f042 0208 	orr.w	r2, r2, #8
 80081a6:	619a      	str	r2, [r3, #24]
}
 80081a8:	bf00      	nop
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b084      	sub	sp, #16
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80081be:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081c4:	2b22      	cmp	r3, #34	; 0x22
 80081c6:	d151      	bne.n	800826c <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80081ce:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081d4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80081d6:	89ba      	ldrh	r2, [r7, #12]
 80081d8:	89fb      	ldrh	r3, [r7, #14]
 80081da:	4013      	ands	r3, r2
 80081dc:	b29a      	uxth	r2, r3
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081e6:	1c9a      	adds	r2, r3, #2
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	3b01      	subs	r3, #1
 80081f6:	b29a      	uxth	r2, r3
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008204:	b29b      	uxth	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d138      	bne.n	800827c <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008218:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	689a      	ldr	r2, [r3, #8]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f022 0201 	bic.w	r2, r2, #1
 8008228:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2220      	movs	r2, #32
 800822e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800823a:	2b01      	cmp	r3, #1
 800823c:	d10f      	bne.n	800825e <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0210 	bic.w	r2, r2, #16
 800824c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008254:	4619      	mov	r1, r3
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7ff fb26 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
 800825c:	e002      	b.n	8008264 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7ff fb0e 	bl	8007880 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800826a:	e007      	b.n	800827c <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	699a      	ldr	r2, [r3, #24]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f042 0208 	orr.w	r2, r2, #8
 800827a:	619a      	str	r2, [r3, #24]
}
 800827c:	bf00      	nop
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800828c:	bf00      	nop
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80082a0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80082a4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	43db      	mvns	r3, r3
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	4013      	ands	r3, r2
 80082b8:	b29a      	uxth	r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3714      	adds	r7, #20
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr

080082ce <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80082ce:	b084      	sub	sp, #16
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	f107 0014 	add.w	r0, r7, #20
 80082dc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	370c      	adds	r7, #12
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	b004      	add	sp, #16
 800830e:	4770      	bx	lr

08008310 <__errno>:
 8008310:	4b01      	ldr	r3, [pc, #4]	; (8008318 <__errno+0x8>)
 8008312:	6818      	ldr	r0, [r3, #0]
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	2000002c 	.word	0x2000002c

0800831c <__libc_init_array>:
 800831c:	b570      	push	{r4, r5, r6, lr}
 800831e:	4e0d      	ldr	r6, [pc, #52]	; (8008354 <__libc_init_array+0x38>)
 8008320:	4c0d      	ldr	r4, [pc, #52]	; (8008358 <__libc_init_array+0x3c>)
 8008322:	1ba4      	subs	r4, r4, r6
 8008324:	10a4      	asrs	r4, r4, #2
 8008326:	2500      	movs	r5, #0
 8008328:	42a5      	cmp	r5, r4
 800832a:	d109      	bne.n	8008340 <__libc_init_array+0x24>
 800832c:	4e0b      	ldr	r6, [pc, #44]	; (800835c <__libc_init_array+0x40>)
 800832e:	4c0c      	ldr	r4, [pc, #48]	; (8008360 <__libc_init_array+0x44>)
 8008330:	f000 fcba 	bl	8008ca8 <_init>
 8008334:	1ba4      	subs	r4, r4, r6
 8008336:	10a4      	asrs	r4, r4, #2
 8008338:	2500      	movs	r5, #0
 800833a:	42a5      	cmp	r5, r4
 800833c:	d105      	bne.n	800834a <__libc_init_array+0x2e>
 800833e:	bd70      	pop	{r4, r5, r6, pc}
 8008340:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008344:	4798      	blx	r3
 8008346:	3501      	adds	r5, #1
 8008348:	e7ee      	b.n	8008328 <__libc_init_array+0xc>
 800834a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800834e:	4798      	blx	r3
 8008350:	3501      	adds	r5, #1
 8008352:	e7f2      	b.n	800833a <__libc_init_array+0x1e>
 8008354:	08008de4 	.word	0x08008de4
 8008358:	08008de4 	.word	0x08008de4
 800835c:	08008de4 	.word	0x08008de4
 8008360:	08008de8 	.word	0x08008de8

08008364 <memset>:
 8008364:	4402      	add	r2, r0
 8008366:	4603      	mov	r3, r0
 8008368:	4293      	cmp	r3, r2
 800836a:	d100      	bne.n	800836e <memset+0xa>
 800836c:	4770      	bx	lr
 800836e:	f803 1b01 	strb.w	r1, [r3], #1
 8008372:	e7f9      	b.n	8008368 <memset+0x4>

08008374 <srand>:
 8008374:	b538      	push	{r3, r4, r5, lr}
 8008376:	4b0d      	ldr	r3, [pc, #52]	; (80083ac <srand+0x38>)
 8008378:	681c      	ldr	r4, [r3, #0]
 800837a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800837c:	4605      	mov	r5, r0
 800837e:	b97b      	cbnz	r3, 80083a0 <srand+0x2c>
 8008380:	2018      	movs	r0, #24
 8008382:	f000 f89b 	bl	80084bc <malloc>
 8008386:	4a0a      	ldr	r2, [pc, #40]	; (80083b0 <srand+0x3c>)
 8008388:	4b0a      	ldr	r3, [pc, #40]	; (80083b4 <srand+0x40>)
 800838a:	63a0      	str	r0, [r4, #56]	; 0x38
 800838c:	e9c0 2300 	strd	r2, r3, [r0]
 8008390:	4b09      	ldr	r3, [pc, #36]	; (80083b8 <srand+0x44>)
 8008392:	6083      	str	r3, [r0, #8]
 8008394:	230b      	movs	r3, #11
 8008396:	8183      	strh	r3, [r0, #12]
 8008398:	2201      	movs	r2, #1
 800839a:	2300      	movs	r3, #0
 800839c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80083a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083a2:	2200      	movs	r2, #0
 80083a4:	611d      	str	r5, [r3, #16]
 80083a6:	615a      	str	r2, [r3, #20]
 80083a8:	bd38      	pop	{r3, r4, r5, pc}
 80083aa:	bf00      	nop
 80083ac:	2000002c 	.word	0x2000002c
 80083b0:	abcd330e 	.word	0xabcd330e
 80083b4:	e66d1234 	.word	0xe66d1234
 80083b8:	0005deec 	.word	0x0005deec

080083bc <rand>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	4b13      	ldr	r3, [pc, #76]	; (800840c <rand+0x50>)
 80083c0:	681c      	ldr	r4, [r3, #0]
 80083c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083c4:	b97b      	cbnz	r3, 80083e6 <rand+0x2a>
 80083c6:	2018      	movs	r0, #24
 80083c8:	f000 f878 	bl	80084bc <malloc>
 80083cc:	4a10      	ldr	r2, [pc, #64]	; (8008410 <rand+0x54>)
 80083ce:	4b11      	ldr	r3, [pc, #68]	; (8008414 <rand+0x58>)
 80083d0:	63a0      	str	r0, [r4, #56]	; 0x38
 80083d2:	e9c0 2300 	strd	r2, r3, [r0]
 80083d6:	4b10      	ldr	r3, [pc, #64]	; (8008418 <rand+0x5c>)
 80083d8:	6083      	str	r3, [r0, #8]
 80083da:	230b      	movs	r3, #11
 80083dc:	8183      	strh	r3, [r0, #12]
 80083de:	2201      	movs	r2, #1
 80083e0:	2300      	movs	r3, #0
 80083e2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80083e6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80083e8:	480c      	ldr	r0, [pc, #48]	; (800841c <rand+0x60>)
 80083ea:	690a      	ldr	r2, [r1, #16]
 80083ec:	694b      	ldr	r3, [r1, #20]
 80083ee:	4c0c      	ldr	r4, [pc, #48]	; (8008420 <rand+0x64>)
 80083f0:	4350      	muls	r0, r2
 80083f2:	fb04 0003 	mla	r0, r4, r3, r0
 80083f6:	fba2 2304 	umull	r2, r3, r2, r4
 80083fa:	4403      	add	r3, r0
 80083fc:	1c54      	adds	r4, r2, #1
 80083fe:	f143 0500 	adc.w	r5, r3, #0
 8008402:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8008406:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800840a:	bd38      	pop	{r3, r4, r5, pc}
 800840c:	2000002c 	.word	0x2000002c
 8008410:	abcd330e 	.word	0xabcd330e
 8008414:	e66d1234 	.word	0xe66d1234
 8008418:	0005deec 	.word	0x0005deec
 800841c:	5851f42d 	.word	0x5851f42d
 8008420:	4c957f2d 	.word	0x4c957f2d

08008424 <siprintf>:
 8008424:	b40e      	push	{r1, r2, r3}
 8008426:	b500      	push	{lr}
 8008428:	b09c      	sub	sp, #112	; 0x70
 800842a:	ab1d      	add	r3, sp, #116	; 0x74
 800842c:	9002      	str	r0, [sp, #8]
 800842e:	9006      	str	r0, [sp, #24]
 8008430:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008434:	4809      	ldr	r0, [pc, #36]	; (800845c <siprintf+0x38>)
 8008436:	9107      	str	r1, [sp, #28]
 8008438:	9104      	str	r1, [sp, #16]
 800843a:	4909      	ldr	r1, [pc, #36]	; (8008460 <siprintf+0x3c>)
 800843c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008440:	9105      	str	r1, [sp, #20]
 8008442:	6800      	ldr	r0, [r0, #0]
 8008444:	9301      	str	r3, [sp, #4]
 8008446:	a902      	add	r1, sp, #8
 8008448:	f000 f942 	bl	80086d0 <_svfiprintf_r>
 800844c:	9b02      	ldr	r3, [sp, #8]
 800844e:	2200      	movs	r2, #0
 8008450:	701a      	strb	r2, [r3, #0]
 8008452:	b01c      	add	sp, #112	; 0x70
 8008454:	f85d eb04 	ldr.w	lr, [sp], #4
 8008458:	b003      	add	sp, #12
 800845a:	4770      	bx	lr
 800845c:	2000002c 	.word	0x2000002c
 8008460:	ffff0208 	.word	0xffff0208

08008464 <time>:
 8008464:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008466:	4b0b      	ldr	r3, [pc, #44]	; (8008494 <time+0x30>)
 8008468:	4604      	mov	r4, r0
 800846a:	2200      	movs	r2, #0
 800846c:	4669      	mov	r1, sp
 800846e:	6818      	ldr	r0, [r3, #0]
 8008470:	f000 f812 	bl	8008498 <_gettimeofday_r>
 8008474:	2800      	cmp	r0, #0
 8008476:	da05      	bge.n	8008484 <time+0x20>
 8008478:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800847c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008480:	e9cd 2300 	strd	r2, r3, [sp]
 8008484:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008488:	b10c      	cbz	r4, 800848e <time+0x2a>
 800848a:	e9c4 0100 	strd	r0, r1, [r4]
 800848e:	b004      	add	sp, #16
 8008490:	bd10      	pop	{r4, pc}
 8008492:	bf00      	nop
 8008494:	2000002c 	.word	0x2000002c

08008498 <_gettimeofday_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	4c07      	ldr	r4, [pc, #28]	; (80084b8 <_gettimeofday_r+0x20>)
 800849c:	2300      	movs	r3, #0
 800849e:	4605      	mov	r5, r0
 80084a0:	4608      	mov	r0, r1
 80084a2:	4611      	mov	r1, r2
 80084a4:	6023      	str	r3, [r4, #0]
 80084a6:	f000 fbf7 	bl	8008c98 <_gettimeofday>
 80084aa:	1c43      	adds	r3, r0, #1
 80084ac:	d102      	bne.n	80084b4 <_gettimeofday_r+0x1c>
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	b103      	cbz	r3, 80084b4 <_gettimeofday_r+0x1c>
 80084b2:	602b      	str	r3, [r5, #0]
 80084b4:	bd38      	pop	{r3, r4, r5, pc}
 80084b6:	bf00      	nop
 80084b8:	20000c60 	.word	0x20000c60

080084bc <malloc>:
 80084bc:	4b02      	ldr	r3, [pc, #8]	; (80084c8 <malloc+0xc>)
 80084be:	4601      	mov	r1, r0
 80084c0:	6818      	ldr	r0, [r3, #0]
 80084c2:	f000 b851 	b.w	8008568 <_malloc_r>
 80084c6:	bf00      	nop
 80084c8:	2000002c 	.word	0x2000002c

080084cc <_free_r>:
 80084cc:	b538      	push	{r3, r4, r5, lr}
 80084ce:	4605      	mov	r5, r0
 80084d0:	2900      	cmp	r1, #0
 80084d2:	d045      	beq.n	8008560 <_free_r+0x94>
 80084d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084d8:	1f0c      	subs	r4, r1, #4
 80084da:	2b00      	cmp	r3, #0
 80084dc:	bfb8      	it	lt
 80084de:	18e4      	addlt	r4, r4, r3
 80084e0:	f000 fbaa 	bl	8008c38 <__malloc_lock>
 80084e4:	4a1f      	ldr	r2, [pc, #124]	; (8008564 <_free_r+0x98>)
 80084e6:	6813      	ldr	r3, [r2, #0]
 80084e8:	4610      	mov	r0, r2
 80084ea:	b933      	cbnz	r3, 80084fa <_free_r+0x2e>
 80084ec:	6063      	str	r3, [r4, #4]
 80084ee:	6014      	str	r4, [r2, #0]
 80084f0:	4628      	mov	r0, r5
 80084f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084f6:	f000 bba0 	b.w	8008c3a <__malloc_unlock>
 80084fa:	42a3      	cmp	r3, r4
 80084fc:	d90c      	bls.n	8008518 <_free_r+0x4c>
 80084fe:	6821      	ldr	r1, [r4, #0]
 8008500:	1862      	adds	r2, r4, r1
 8008502:	4293      	cmp	r3, r2
 8008504:	bf04      	itt	eq
 8008506:	681a      	ldreq	r2, [r3, #0]
 8008508:	685b      	ldreq	r3, [r3, #4]
 800850a:	6063      	str	r3, [r4, #4]
 800850c:	bf04      	itt	eq
 800850e:	1852      	addeq	r2, r2, r1
 8008510:	6022      	streq	r2, [r4, #0]
 8008512:	6004      	str	r4, [r0, #0]
 8008514:	e7ec      	b.n	80084f0 <_free_r+0x24>
 8008516:	4613      	mov	r3, r2
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	b10a      	cbz	r2, 8008520 <_free_r+0x54>
 800851c:	42a2      	cmp	r2, r4
 800851e:	d9fa      	bls.n	8008516 <_free_r+0x4a>
 8008520:	6819      	ldr	r1, [r3, #0]
 8008522:	1858      	adds	r0, r3, r1
 8008524:	42a0      	cmp	r0, r4
 8008526:	d10b      	bne.n	8008540 <_free_r+0x74>
 8008528:	6820      	ldr	r0, [r4, #0]
 800852a:	4401      	add	r1, r0
 800852c:	1858      	adds	r0, r3, r1
 800852e:	4282      	cmp	r2, r0
 8008530:	6019      	str	r1, [r3, #0]
 8008532:	d1dd      	bne.n	80084f0 <_free_r+0x24>
 8008534:	6810      	ldr	r0, [r2, #0]
 8008536:	6852      	ldr	r2, [r2, #4]
 8008538:	605a      	str	r2, [r3, #4]
 800853a:	4401      	add	r1, r0
 800853c:	6019      	str	r1, [r3, #0]
 800853e:	e7d7      	b.n	80084f0 <_free_r+0x24>
 8008540:	d902      	bls.n	8008548 <_free_r+0x7c>
 8008542:	230c      	movs	r3, #12
 8008544:	602b      	str	r3, [r5, #0]
 8008546:	e7d3      	b.n	80084f0 <_free_r+0x24>
 8008548:	6820      	ldr	r0, [r4, #0]
 800854a:	1821      	adds	r1, r4, r0
 800854c:	428a      	cmp	r2, r1
 800854e:	bf04      	itt	eq
 8008550:	6811      	ldreq	r1, [r2, #0]
 8008552:	6852      	ldreq	r2, [r2, #4]
 8008554:	6062      	str	r2, [r4, #4]
 8008556:	bf04      	itt	eq
 8008558:	1809      	addeq	r1, r1, r0
 800855a:	6021      	streq	r1, [r4, #0]
 800855c:	605c      	str	r4, [r3, #4]
 800855e:	e7c7      	b.n	80084f0 <_free_r+0x24>
 8008560:	bd38      	pop	{r3, r4, r5, pc}
 8008562:	bf00      	nop
 8008564:	200000e0 	.word	0x200000e0

08008568 <_malloc_r>:
 8008568:	b570      	push	{r4, r5, r6, lr}
 800856a:	1ccd      	adds	r5, r1, #3
 800856c:	f025 0503 	bic.w	r5, r5, #3
 8008570:	3508      	adds	r5, #8
 8008572:	2d0c      	cmp	r5, #12
 8008574:	bf38      	it	cc
 8008576:	250c      	movcc	r5, #12
 8008578:	2d00      	cmp	r5, #0
 800857a:	4606      	mov	r6, r0
 800857c:	db01      	blt.n	8008582 <_malloc_r+0x1a>
 800857e:	42a9      	cmp	r1, r5
 8008580:	d903      	bls.n	800858a <_malloc_r+0x22>
 8008582:	230c      	movs	r3, #12
 8008584:	6033      	str	r3, [r6, #0]
 8008586:	2000      	movs	r0, #0
 8008588:	bd70      	pop	{r4, r5, r6, pc}
 800858a:	f000 fb55 	bl	8008c38 <__malloc_lock>
 800858e:	4a21      	ldr	r2, [pc, #132]	; (8008614 <_malloc_r+0xac>)
 8008590:	6814      	ldr	r4, [r2, #0]
 8008592:	4621      	mov	r1, r4
 8008594:	b991      	cbnz	r1, 80085bc <_malloc_r+0x54>
 8008596:	4c20      	ldr	r4, [pc, #128]	; (8008618 <_malloc_r+0xb0>)
 8008598:	6823      	ldr	r3, [r4, #0]
 800859a:	b91b      	cbnz	r3, 80085a4 <_malloc_r+0x3c>
 800859c:	4630      	mov	r0, r6
 800859e:	f000 fb17 	bl	8008bd0 <_sbrk_r>
 80085a2:	6020      	str	r0, [r4, #0]
 80085a4:	4629      	mov	r1, r5
 80085a6:	4630      	mov	r0, r6
 80085a8:	f000 fb12 	bl	8008bd0 <_sbrk_r>
 80085ac:	1c43      	adds	r3, r0, #1
 80085ae:	d124      	bne.n	80085fa <_malloc_r+0x92>
 80085b0:	230c      	movs	r3, #12
 80085b2:	6033      	str	r3, [r6, #0]
 80085b4:	4630      	mov	r0, r6
 80085b6:	f000 fb40 	bl	8008c3a <__malloc_unlock>
 80085ba:	e7e4      	b.n	8008586 <_malloc_r+0x1e>
 80085bc:	680b      	ldr	r3, [r1, #0]
 80085be:	1b5b      	subs	r3, r3, r5
 80085c0:	d418      	bmi.n	80085f4 <_malloc_r+0x8c>
 80085c2:	2b0b      	cmp	r3, #11
 80085c4:	d90f      	bls.n	80085e6 <_malloc_r+0x7e>
 80085c6:	600b      	str	r3, [r1, #0]
 80085c8:	50cd      	str	r5, [r1, r3]
 80085ca:	18cc      	adds	r4, r1, r3
 80085cc:	4630      	mov	r0, r6
 80085ce:	f000 fb34 	bl	8008c3a <__malloc_unlock>
 80085d2:	f104 000b 	add.w	r0, r4, #11
 80085d6:	1d23      	adds	r3, r4, #4
 80085d8:	f020 0007 	bic.w	r0, r0, #7
 80085dc:	1ac3      	subs	r3, r0, r3
 80085de:	d0d3      	beq.n	8008588 <_malloc_r+0x20>
 80085e0:	425a      	negs	r2, r3
 80085e2:	50e2      	str	r2, [r4, r3]
 80085e4:	e7d0      	b.n	8008588 <_malloc_r+0x20>
 80085e6:	428c      	cmp	r4, r1
 80085e8:	684b      	ldr	r3, [r1, #4]
 80085ea:	bf16      	itet	ne
 80085ec:	6063      	strne	r3, [r4, #4]
 80085ee:	6013      	streq	r3, [r2, #0]
 80085f0:	460c      	movne	r4, r1
 80085f2:	e7eb      	b.n	80085cc <_malloc_r+0x64>
 80085f4:	460c      	mov	r4, r1
 80085f6:	6849      	ldr	r1, [r1, #4]
 80085f8:	e7cc      	b.n	8008594 <_malloc_r+0x2c>
 80085fa:	1cc4      	adds	r4, r0, #3
 80085fc:	f024 0403 	bic.w	r4, r4, #3
 8008600:	42a0      	cmp	r0, r4
 8008602:	d005      	beq.n	8008610 <_malloc_r+0xa8>
 8008604:	1a21      	subs	r1, r4, r0
 8008606:	4630      	mov	r0, r6
 8008608:	f000 fae2 	bl	8008bd0 <_sbrk_r>
 800860c:	3001      	adds	r0, #1
 800860e:	d0cf      	beq.n	80085b0 <_malloc_r+0x48>
 8008610:	6025      	str	r5, [r4, #0]
 8008612:	e7db      	b.n	80085cc <_malloc_r+0x64>
 8008614:	200000e0 	.word	0x200000e0
 8008618:	200000e4 	.word	0x200000e4

0800861c <__ssputs_r>:
 800861c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008620:	688e      	ldr	r6, [r1, #8]
 8008622:	429e      	cmp	r6, r3
 8008624:	4682      	mov	sl, r0
 8008626:	460c      	mov	r4, r1
 8008628:	4690      	mov	r8, r2
 800862a:	4699      	mov	r9, r3
 800862c:	d837      	bhi.n	800869e <__ssputs_r+0x82>
 800862e:	898a      	ldrh	r2, [r1, #12]
 8008630:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008634:	d031      	beq.n	800869a <__ssputs_r+0x7e>
 8008636:	6825      	ldr	r5, [r4, #0]
 8008638:	6909      	ldr	r1, [r1, #16]
 800863a:	1a6f      	subs	r7, r5, r1
 800863c:	6965      	ldr	r5, [r4, #20]
 800863e:	2302      	movs	r3, #2
 8008640:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008644:	fb95 f5f3 	sdiv	r5, r5, r3
 8008648:	f109 0301 	add.w	r3, r9, #1
 800864c:	443b      	add	r3, r7
 800864e:	429d      	cmp	r5, r3
 8008650:	bf38      	it	cc
 8008652:	461d      	movcc	r5, r3
 8008654:	0553      	lsls	r3, r2, #21
 8008656:	d530      	bpl.n	80086ba <__ssputs_r+0x9e>
 8008658:	4629      	mov	r1, r5
 800865a:	f7ff ff85 	bl	8008568 <_malloc_r>
 800865e:	4606      	mov	r6, r0
 8008660:	b950      	cbnz	r0, 8008678 <__ssputs_r+0x5c>
 8008662:	230c      	movs	r3, #12
 8008664:	f8ca 3000 	str.w	r3, [sl]
 8008668:	89a3      	ldrh	r3, [r4, #12]
 800866a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800866e:	81a3      	strh	r3, [r4, #12]
 8008670:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008678:	463a      	mov	r2, r7
 800867a:	6921      	ldr	r1, [r4, #16]
 800867c:	f000 fab8 	bl	8008bf0 <memcpy>
 8008680:	89a3      	ldrh	r3, [r4, #12]
 8008682:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008686:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800868a:	81a3      	strh	r3, [r4, #12]
 800868c:	6126      	str	r6, [r4, #16]
 800868e:	6165      	str	r5, [r4, #20]
 8008690:	443e      	add	r6, r7
 8008692:	1bed      	subs	r5, r5, r7
 8008694:	6026      	str	r6, [r4, #0]
 8008696:	60a5      	str	r5, [r4, #8]
 8008698:	464e      	mov	r6, r9
 800869a:	454e      	cmp	r6, r9
 800869c:	d900      	bls.n	80086a0 <__ssputs_r+0x84>
 800869e:	464e      	mov	r6, r9
 80086a0:	4632      	mov	r2, r6
 80086a2:	4641      	mov	r1, r8
 80086a4:	6820      	ldr	r0, [r4, #0]
 80086a6:	f000 faae 	bl	8008c06 <memmove>
 80086aa:	68a3      	ldr	r3, [r4, #8]
 80086ac:	1b9b      	subs	r3, r3, r6
 80086ae:	60a3      	str	r3, [r4, #8]
 80086b0:	6823      	ldr	r3, [r4, #0]
 80086b2:	441e      	add	r6, r3
 80086b4:	6026      	str	r6, [r4, #0]
 80086b6:	2000      	movs	r0, #0
 80086b8:	e7dc      	b.n	8008674 <__ssputs_r+0x58>
 80086ba:	462a      	mov	r2, r5
 80086bc:	f000 fabe 	bl	8008c3c <_realloc_r>
 80086c0:	4606      	mov	r6, r0
 80086c2:	2800      	cmp	r0, #0
 80086c4:	d1e2      	bne.n	800868c <__ssputs_r+0x70>
 80086c6:	6921      	ldr	r1, [r4, #16]
 80086c8:	4650      	mov	r0, sl
 80086ca:	f7ff feff 	bl	80084cc <_free_r>
 80086ce:	e7c8      	b.n	8008662 <__ssputs_r+0x46>

080086d0 <_svfiprintf_r>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	461d      	mov	r5, r3
 80086d6:	898b      	ldrh	r3, [r1, #12]
 80086d8:	061f      	lsls	r7, r3, #24
 80086da:	b09d      	sub	sp, #116	; 0x74
 80086dc:	4680      	mov	r8, r0
 80086de:	460c      	mov	r4, r1
 80086e0:	4616      	mov	r6, r2
 80086e2:	d50f      	bpl.n	8008704 <_svfiprintf_r+0x34>
 80086e4:	690b      	ldr	r3, [r1, #16]
 80086e6:	b96b      	cbnz	r3, 8008704 <_svfiprintf_r+0x34>
 80086e8:	2140      	movs	r1, #64	; 0x40
 80086ea:	f7ff ff3d 	bl	8008568 <_malloc_r>
 80086ee:	6020      	str	r0, [r4, #0]
 80086f0:	6120      	str	r0, [r4, #16]
 80086f2:	b928      	cbnz	r0, 8008700 <_svfiprintf_r+0x30>
 80086f4:	230c      	movs	r3, #12
 80086f6:	f8c8 3000 	str.w	r3, [r8]
 80086fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086fe:	e0c8      	b.n	8008892 <_svfiprintf_r+0x1c2>
 8008700:	2340      	movs	r3, #64	; 0x40
 8008702:	6163      	str	r3, [r4, #20]
 8008704:	2300      	movs	r3, #0
 8008706:	9309      	str	r3, [sp, #36]	; 0x24
 8008708:	2320      	movs	r3, #32
 800870a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800870e:	2330      	movs	r3, #48	; 0x30
 8008710:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008714:	9503      	str	r5, [sp, #12]
 8008716:	f04f 0b01 	mov.w	fp, #1
 800871a:	4637      	mov	r7, r6
 800871c:	463d      	mov	r5, r7
 800871e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008722:	b10b      	cbz	r3, 8008728 <_svfiprintf_r+0x58>
 8008724:	2b25      	cmp	r3, #37	; 0x25
 8008726:	d13e      	bne.n	80087a6 <_svfiprintf_r+0xd6>
 8008728:	ebb7 0a06 	subs.w	sl, r7, r6
 800872c:	d00b      	beq.n	8008746 <_svfiprintf_r+0x76>
 800872e:	4653      	mov	r3, sl
 8008730:	4632      	mov	r2, r6
 8008732:	4621      	mov	r1, r4
 8008734:	4640      	mov	r0, r8
 8008736:	f7ff ff71 	bl	800861c <__ssputs_r>
 800873a:	3001      	adds	r0, #1
 800873c:	f000 80a4 	beq.w	8008888 <_svfiprintf_r+0x1b8>
 8008740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008742:	4453      	add	r3, sl
 8008744:	9309      	str	r3, [sp, #36]	; 0x24
 8008746:	783b      	ldrb	r3, [r7, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 809d 	beq.w	8008888 <_svfiprintf_r+0x1b8>
 800874e:	2300      	movs	r3, #0
 8008750:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008758:	9304      	str	r3, [sp, #16]
 800875a:	9307      	str	r3, [sp, #28]
 800875c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008760:	931a      	str	r3, [sp, #104]	; 0x68
 8008762:	462f      	mov	r7, r5
 8008764:	2205      	movs	r2, #5
 8008766:	f817 1b01 	ldrb.w	r1, [r7], #1
 800876a:	4850      	ldr	r0, [pc, #320]	; (80088ac <_svfiprintf_r+0x1dc>)
 800876c:	f7f7 fd38 	bl	80001e0 <memchr>
 8008770:	9b04      	ldr	r3, [sp, #16]
 8008772:	b9d0      	cbnz	r0, 80087aa <_svfiprintf_r+0xda>
 8008774:	06d9      	lsls	r1, r3, #27
 8008776:	bf44      	itt	mi
 8008778:	2220      	movmi	r2, #32
 800877a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800877e:	071a      	lsls	r2, r3, #28
 8008780:	bf44      	itt	mi
 8008782:	222b      	movmi	r2, #43	; 0x2b
 8008784:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008788:	782a      	ldrb	r2, [r5, #0]
 800878a:	2a2a      	cmp	r2, #42	; 0x2a
 800878c:	d015      	beq.n	80087ba <_svfiprintf_r+0xea>
 800878e:	9a07      	ldr	r2, [sp, #28]
 8008790:	462f      	mov	r7, r5
 8008792:	2000      	movs	r0, #0
 8008794:	250a      	movs	r5, #10
 8008796:	4639      	mov	r1, r7
 8008798:	f811 3b01 	ldrb.w	r3, [r1], #1
 800879c:	3b30      	subs	r3, #48	; 0x30
 800879e:	2b09      	cmp	r3, #9
 80087a0:	d94d      	bls.n	800883e <_svfiprintf_r+0x16e>
 80087a2:	b1b8      	cbz	r0, 80087d4 <_svfiprintf_r+0x104>
 80087a4:	e00f      	b.n	80087c6 <_svfiprintf_r+0xf6>
 80087a6:	462f      	mov	r7, r5
 80087a8:	e7b8      	b.n	800871c <_svfiprintf_r+0x4c>
 80087aa:	4a40      	ldr	r2, [pc, #256]	; (80088ac <_svfiprintf_r+0x1dc>)
 80087ac:	1a80      	subs	r0, r0, r2
 80087ae:	fa0b f000 	lsl.w	r0, fp, r0
 80087b2:	4318      	orrs	r0, r3
 80087b4:	9004      	str	r0, [sp, #16]
 80087b6:	463d      	mov	r5, r7
 80087b8:	e7d3      	b.n	8008762 <_svfiprintf_r+0x92>
 80087ba:	9a03      	ldr	r2, [sp, #12]
 80087bc:	1d11      	adds	r1, r2, #4
 80087be:	6812      	ldr	r2, [r2, #0]
 80087c0:	9103      	str	r1, [sp, #12]
 80087c2:	2a00      	cmp	r2, #0
 80087c4:	db01      	blt.n	80087ca <_svfiprintf_r+0xfa>
 80087c6:	9207      	str	r2, [sp, #28]
 80087c8:	e004      	b.n	80087d4 <_svfiprintf_r+0x104>
 80087ca:	4252      	negs	r2, r2
 80087cc:	f043 0302 	orr.w	r3, r3, #2
 80087d0:	9207      	str	r2, [sp, #28]
 80087d2:	9304      	str	r3, [sp, #16]
 80087d4:	783b      	ldrb	r3, [r7, #0]
 80087d6:	2b2e      	cmp	r3, #46	; 0x2e
 80087d8:	d10c      	bne.n	80087f4 <_svfiprintf_r+0x124>
 80087da:	787b      	ldrb	r3, [r7, #1]
 80087dc:	2b2a      	cmp	r3, #42	; 0x2a
 80087de:	d133      	bne.n	8008848 <_svfiprintf_r+0x178>
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	1d1a      	adds	r2, r3, #4
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	9203      	str	r2, [sp, #12]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	bfb8      	it	lt
 80087ec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80087f0:	3702      	adds	r7, #2
 80087f2:	9305      	str	r3, [sp, #20]
 80087f4:	4d2e      	ldr	r5, [pc, #184]	; (80088b0 <_svfiprintf_r+0x1e0>)
 80087f6:	7839      	ldrb	r1, [r7, #0]
 80087f8:	2203      	movs	r2, #3
 80087fa:	4628      	mov	r0, r5
 80087fc:	f7f7 fcf0 	bl	80001e0 <memchr>
 8008800:	b138      	cbz	r0, 8008812 <_svfiprintf_r+0x142>
 8008802:	2340      	movs	r3, #64	; 0x40
 8008804:	1b40      	subs	r0, r0, r5
 8008806:	fa03 f000 	lsl.w	r0, r3, r0
 800880a:	9b04      	ldr	r3, [sp, #16]
 800880c:	4303      	orrs	r3, r0
 800880e:	3701      	adds	r7, #1
 8008810:	9304      	str	r3, [sp, #16]
 8008812:	7839      	ldrb	r1, [r7, #0]
 8008814:	4827      	ldr	r0, [pc, #156]	; (80088b4 <_svfiprintf_r+0x1e4>)
 8008816:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800881a:	2206      	movs	r2, #6
 800881c:	1c7e      	adds	r6, r7, #1
 800881e:	f7f7 fcdf 	bl	80001e0 <memchr>
 8008822:	2800      	cmp	r0, #0
 8008824:	d038      	beq.n	8008898 <_svfiprintf_r+0x1c8>
 8008826:	4b24      	ldr	r3, [pc, #144]	; (80088b8 <_svfiprintf_r+0x1e8>)
 8008828:	bb13      	cbnz	r3, 8008870 <_svfiprintf_r+0x1a0>
 800882a:	9b03      	ldr	r3, [sp, #12]
 800882c:	3307      	adds	r3, #7
 800882e:	f023 0307 	bic.w	r3, r3, #7
 8008832:	3308      	adds	r3, #8
 8008834:	9303      	str	r3, [sp, #12]
 8008836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008838:	444b      	add	r3, r9
 800883a:	9309      	str	r3, [sp, #36]	; 0x24
 800883c:	e76d      	b.n	800871a <_svfiprintf_r+0x4a>
 800883e:	fb05 3202 	mla	r2, r5, r2, r3
 8008842:	2001      	movs	r0, #1
 8008844:	460f      	mov	r7, r1
 8008846:	e7a6      	b.n	8008796 <_svfiprintf_r+0xc6>
 8008848:	2300      	movs	r3, #0
 800884a:	3701      	adds	r7, #1
 800884c:	9305      	str	r3, [sp, #20]
 800884e:	4619      	mov	r1, r3
 8008850:	250a      	movs	r5, #10
 8008852:	4638      	mov	r0, r7
 8008854:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008858:	3a30      	subs	r2, #48	; 0x30
 800885a:	2a09      	cmp	r2, #9
 800885c:	d903      	bls.n	8008866 <_svfiprintf_r+0x196>
 800885e:	2b00      	cmp	r3, #0
 8008860:	d0c8      	beq.n	80087f4 <_svfiprintf_r+0x124>
 8008862:	9105      	str	r1, [sp, #20]
 8008864:	e7c6      	b.n	80087f4 <_svfiprintf_r+0x124>
 8008866:	fb05 2101 	mla	r1, r5, r1, r2
 800886a:	2301      	movs	r3, #1
 800886c:	4607      	mov	r7, r0
 800886e:	e7f0      	b.n	8008852 <_svfiprintf_r+0x182>
 8008870:	ab03      	add	r3, sp, #12
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	4622      	mov	r2, r4
 8008876:	4b11      	ldr	r3, [pc, #68]	; (80088bc <_svfiprintf_r+0x1ec>)
 8008878:	a904      	add	r1, sp, #16
 800887a:	4640      	mov	r0, r8
 800887c:	f3af 8000 	nop.w
 8008880:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008884:	4681      	mov	r9, r0
 8008886:	d1d6      	bne.n	8008836 <_svfiprintf_r+0x166>
 8008888:	89a3      	ldrh	r3, [r4, #12]
 800888a:	065b      	lsls	r3, r3, #25
 800888c:	f53f af35 	bmi.w	80086fa <_svfiprintf_r+0x2a>
 8008890:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008892:	b01d      	add	sp, #116	; 0x74
 8008894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008898:	ab03      	add	r3, sp, #12
 800889a:	9300      	str	r3, [sp, #0]
 800889c:	4622      	mov	r2, r4
 800889e:	4b07      	ldr	r3, [pc, #28]	; (80088bc <_svfiprintf_r+0x1ec>)
 80088a0:	a904      	add	r1, sp, #16
 80088a2:	4640      	mov	r0, r8
 80088a4:	f000 f882 	bl	80089ac <_printf_i>
 80088a8:	e7ea      	b.n	8008880 <_svfiprintf_r+0x1b0>
 80088aa:	bf00      	nop
 80088ac:	08008db0 	.word	0x08008db0
 80088b0:	08008db6 	.word	0x08008db6
 80088b4:	08008dba 	.word	0x08008dba
 80088b8:	00000000 	.word	0x00000000
 80088bc:	0800861d 	.word	0x0800861d

080088c0 <_printf_common>:
 80088c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088c4:	4691      	mov	r9, r2
 80088c6:	461f      	mov	r7, r3
 80088c8:	688a      	ldr	r2, [r1, #8]
 80088ca:	690b      	ldr	r3, [r1, #16]
 80088cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088d0:	4293      	cmp	r3, r2
 80088d2:	bfb8      	it	lt
 80088d4:	4613      	movlt	r3, r2
 80088d6:	f8c9 3000 	str.w	r3, [r9]
 80088da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088de:	4606      	mov	r6, r0
 80088e0:	460c      	mov	r4, r1
 80088e2:	b112      	cbz	r2, 80088ea <_printf_common+0x2a>
 80088e4:	3301      	adds	r3, #1
 80088e6:	f8c9 3000 	str.w	r3, [r9]
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	0699      	lsls	r1, r3, #26
 80088ee:	bf42      	ittt	mi
 80088f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80088f4:	3302      	addmi	r3, #2
 80088f6:	f8c9 3000 	strmi.w	r3, [r9]
 80088fa:	6825      	ldr	r5, [r4, #0]
 80088fc:	f015 0506 	ands.w	r5, r5, #6
 8008900:	d107      	bne.n	8008912 <_printf_common+0x52>
 8008902:	f104 0a19 	add.w	sl, r4, #25
 8008906:	68e3      	ldr	r3, [r4, #12]
 8008908:	f8d9 2000 	ldr.w	r2, [r9]
 800890c:	1a9b      	subs	r3, r3, r2
 800890e:	42ab      	cmp	r3, r5
 8008910:	dc28      	bgt.n	8008964 <_printf_common+0xa4>
 8008912:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008916:	6822      	ldr	r2, [r4, #0]
 8008918:	3300      	adds	r3, #0
 800891a:	bf18      	it	ne
 800891c:	2301      	movne	r3, #1
 800891e:	0692      	lsls	r2, r2, #26
 8008920:	d42d      	bmi.n	800897e <_printf_common+0xbe>
 8008922:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008926:	4639      	mov	r1, r7
 8008928:	4630      	mov	r0, r6
 800892a:	47c0      	blx	r8
 800892c:	3001      	adds	r0, #1
 800892e:	d020      	beq.n	8008972 <_printf_common+0xb2>
 8008930:	6823      	ldr	r3, [r4, #0]
 8008932:	68e5      	ldr	r5, [r4, #12]
 8008934:	f8d9 2000 	ldr.w	r2, [r9]
 8008938:	f003 0306 	and.w	r3, r3, #6
 800893c:	2b04      	cmp	r3, #4
 800893e:	bf08      	it	eq
 8008940:	1aad      	subeq	r5, r5, r2
 8008942:	68a3      	ldr	r3, [r4, #8]
 8008944:	6922      	ldr	r2, [r4, #16]
 8008946:	bf0c      	ite	eq
 8008948:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800894c:	2500      	movne	r5, #0
 800894e:	4293      	cmp	r3, r2
 8008950:	bfc4      	itt	gt
 8008952:	1a9b      	subgt	r3, r3, r2
 8008954:	18ed      	addgt	r5, r5, r3
 8008956:	f04f 0900 	mov.w	r9, #0
 800895a:	341a      	adds	r4, #26
 800895c:	454d      	cmp	r5, r9
 800895e:	d11a      	bne.n	8008996 <_printf_common+0xd6>
 8008960:	2000      	movs	r0, #0
 8008962:	e008      	b.n	8008976 <_printf_common+0xb6>
 8008964:	2301      	movs	r3, #1
 8008966:	4652      	mov	r2, sl
 8008968:	4639      	mov	r1, r7
 800896a:	4630      	mov	r0, r6
 800896c:	47c0      	blx	r8
 800896e:	3001      	adds	r0, #1
 8008970:	d103      	bne.n	800897a <_printf_common+0xba>
 8008972:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800897a:	3501      	adds	r5, #1
 800897c:	e7c3      	b.n	8008906 <_printf_common+0x46>
 800897e:	18e1      	adds	r1, r4, r3
 8008980:	1c5a      	adds	r2, r3, #1
 8008982:	2030      	movs	r0, #48	; 0x30
 8008984:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008988:	4422      	add	r2, r4
 800898a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800898e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008992:	3302      	adds	r3, #2
 8008994:	e7c5      	b.n	8008922 <_printf_common+0x62>
 8008996:	2301      	movs	r3, #1
 8008998:	4622      	mov	r2, r4
 800899a:	4639      	mov	r1, r7
 800899c:	4630      	mov	r0, r6
 800899e:	47c0      	blx	r8
 80089a0:	3001      	adds	r0, #1
 80089a2:	d0e6      	beq.n	8008972 <_printf_common+0xb2>
 80089a4:	f109 0901 	add.w	r9, r9, #1
 80089a8:	e7d8      	b.n	800895c <_printf_common+0x9c>
	...

080089ac <_printf_i>:
 80089ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80089b4:	460c      	mov	r4, r1
 80089b6:	7e09      	ldrb	r1, [r1, #24]
 80089b8:	b085      	sub	sp, #20
 80089ba:	296e      	cmp	r1, #110	; 0x6e
 80089bc:	4617      	mov	r7, r2
 80089be:	4606      	mov	r6, r0
 80089c0:	4698      	mov	r8, r3
 80089c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089c4:	f000 80b3 	beq.w	8008b2e <_printf_i+0x182>
 80089c8:	d822      	bhi.n	8008a10 <_printf_i+0x64>
 80089ca:	2963      	cmp	r1, #99	; 0x63
 80089cc:	d036      	beq.n	8008a3c <_printf_i+0x90>
 80089ce:	d80a      	bhi.n	80089e6 <_printf_i+0x3a>
 80089d0:	2900      	cmp	r1, #0
 80089d2:	f000 80b9 	beq.w	8008b48 <_printf_i+0x19c>
 80089d6:	2958      	cmp	r1, #88	; 0x58
 80089d8:	f000 8083 	beq.w	8008ae2 <_printf_i+0x136>
 80089dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80089e4:	e032      	b.n	8008a4c <_printf_i+0xa0>
 80089e6:	2964      	cmp	r1, #100	; 0x64
 80089e8:	d001      	beq.n	80089ee <_printf_i+0x42>
 80089ea:	2969      	cmp	r1, #105	; 0x69
 80089ec:	d1f6      	bne.n	80089dc <_printf_i+0x30>
 80089ee:	6820      	ldr	r0, [r4, #0]
 80089f0:	6813      	ldr	r3, [r2, #0]
 80089f2:	0605      	lsls	r5, r0, #24
 80089f4:	f103 0104 	add.w	r1, r3, #4
 80089f8:	d52a      	bpl.n	8008a50 <_printf_i+0xa4>
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6011      	str	r1, [r2, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	da03      	bge.n	8008a0a <_printf_i+0x5e>
 8008a02:	222d      	movs	r2, #45	; 0x2d
 8008a04:	425b      	negs	r3, r3
 8008a06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008a0a:	486f      	ldr	r0, [pc, #444]	; (8008bc8 <_printf_i+0x21c>)
 8008a0c:	220a      	movs	r2, #10
 8008a0e:	e039      	b.n	8008a84 <_printf_i+0xd8>
 8008a10:	2973      	cmp	r1, #115	; 0x73
 8008a12:	f000 809d 	beq.w	8008b50 <_printf_i+0x1a4>
 8008a16:	d808      	bhi.n	8008a2a <_printf_i+0x7e>
 8008a18:	296f      	cmp	r1, #111	; 0x6f
 8008a1a:	d020      	beq.n	8008a5e <_printf_i+0xb2>
 8008a1c:	2970      	cmp	r1, #112	; 0x70
 8008a1e:	d1dd      	bne.n	80089dc <_printf_i+0x30>
 8008a20:	6823      	ldr	r3, [r4, #0]
 8008a22:	f043 0320 	orr.w	r3, r3, #32
 8008a26:	6023      	str	r3, [r4, #0]
 8008a28:	e003      	b.n	8008a32 <_printf_i+0x86>
 8008a2a:	2975      	cmp	r1, #117	; 0x75
 8008a2c:	d017      	beq.n	8008a5e <_printf_i+0xb2>
 8008a2e:	2978      	cmp	r1, #120	; 0x78
 8008a30:	d1d4      	bne.n	80089dc <_printf_i+0x30>
 8008a32:	2378      	movs	r3, #120	; 0x78
 8008a34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a38:	4864      	ldr	r0, [pc, #400]	; (8008bcc <_printf_i+0x220>)
 8008a3a:	e055      	b.n	8008ae8 <_printf_i+0x13c>
 8008a3c:	6813      	ldr	r3, [r2, #0]
 8008a3e:	1d19      	adds	r1, r3, #4
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6011      	str	r1, [r2, #0]
 8008a44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e08c      	b.n	8008b6a <_printf_i+0x1be>
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	6011      	str	r1, [r2, #0]
 8008a54:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008a58:	bf18      	it	ne
 8008a5a:	b21b      	sxthne	r3, r3
 8008a5c:	e7cf      	b.n	80089fe <_printf_i+0x52>
 8008a5e:	6813      	ldr	r3, [r2, #0]
 8008a60:	6825      	ldr	r5, [r4, #0]
 8008a62:	1d18      	adds	r0, r3, #4
 8008a64:	6010      	str	r0, [r2, #0]
 8008a66:	0628      	lsls	r0, r5, #24
 8008a68:	d501      	bpl.n	8008a6e <_printf_i+0xc2>
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	e002      	b.n	8008a74 <_printf_i+0xc8>
 8008a6e:	0668      	lsls	r0, r5, #25
 8008a70:	d5fb      	bpl.n	8008a6a <_printf_i+0xbe>
 8008a72:	881b      	ldrh	r3, [r3, #0]
 8008a74:	4854      	ldr	r0, [pc, #336]	; (8008bc8 <_printf_i+0x21c>)
 8008a76:	296f      	cmp	r1, #111	; 0x6f
 8008a78:	bf14      	ite	ne
 8008a7a:	220a      	movne	r2, #10
 8008a7c:	2208      	moveq	r2, #8
 8008a7e:	2100      	movs	r1, #0
 8008a80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a84:	6865      	ldr	r5, [r4, #4]
 8008a86:	60a5      	str	r5, [r4, #8]
 8008a88:	2d00      	cmp	r5, #0
 8008a8a:	f2c0 8095 	blt.w	8008bb8 <_printf_i+0x20c>
 8008a8e:	6821      	ldr	r1, [r4, #0]
 8008a90:	f021 0104 	bic.w	r1, r1, #4
 8008a94:	6021      	str	r1, [r4, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d13d      	bne.n	8008b16 <_printf_i+0x16a>
 8008a9a:	2d00      	cmp	r5, #0
 8008a9c:	f040 808e 	bne.w	8008bbc <_printf_i+0x210>
 8008aa0:	4665      	mov	r5, ip
 8008aa2:	2a08      	cmp	r2, #8
 8008aa4:	d10b      	bne.n	8008abe <_printf_i+0x112>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	07db      	lsls	r3, r3, #31
 8008aaa:	d508      	bpl.n	8008abe <_printf_i+0x112>
 8008aac:	6923      	ldr	r3, [r4, #16]
 8008aae:	6862      	ldr	r2, [r4, #4]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	bfde      	ittt	le
 8008ab4:	2330      	movle	r3, #48	; 0x30
 8008ab6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008aba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008abe:	ebac 0305 	sub.w	r3, ip, r5
 8008ac2:	6123      	str	r3, [r4, #16]
 8008ac4:	f8cd 8000 	str.w	r8, [sp]
 8008ac8:	463b      	mov	r3, r7
 8008aca:	aa03      	add	r2, sp, #12
 8008acc:	4621      	mov	r1, r4
 8008ace:	4630      	mov	r0, r6
 8008ad0:	f7ff fef6 	bl	80088c0 <_printf_common>
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	d14d      	bne.n	8008b74 <_printf_i+0x1c8>
 8008ad8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008adc:	b005      	add	sp, #20
 8008ade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ae2:	4839      	ldr	r0, [pc, #228]	; (8008bc8 <_printf_i+0x21c>)
 8008ae4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008ae8:	6813      	ldr	r3, [r2, #0]
 8008aea:	6821      	ldr	r1, [r4, #0]
 8008aec:	1d1d      	adds	r5, r3, #4
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	6015      	str	r5, [r2, #0]
 8008af2:	060a      	lsls	r2, r1, #24
 8008af4:	d50b      	bpl.n	8008b0e <_printf_i+0x162>
 8008af6:	07ca      	lsls	r2, r1, #31
 8008af8:	bf44      	itt	mi
 8008afa:	f041 0120 	orrmi.w	r1, r1, #32
 8008afe:	6021      	strmi	r1, [r4, #0]
 8008b00:	b91b      	cbnz	r3, 8008b0a <_printf_i+0x15e>
 8008b02:	6822      	ldr	r2, [r4, #0]
 8008b04:	f022 0220 	bic.w	r2, r2, #32
 8008b08:	6022      	str	r2, [r4, #0]
 8008b0a:	2210      	movs	r2, #16
 8008b0c:	e7b7      	b.n	8008a7e <_printf_i+0xd2>
 8008b0e:	064d      	lsls	r5, r1, #25
 8008b10:	bf48      	it	mi
 8008b12:	b29b      	uxthmi	r3, r3
 8008b14:	e7ef      	b.n	8008af6 <_printf_i+0x14a>
 8008b16:	4665      	mov	r5, ip
 8008b18:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b1c:	fb02 3311 	mls	r3, r2, r1, r3
 8008b20:	5cc3      	ldrb	r3, [r0, r3]
 8008b22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008b26:	460b      	mov	r3, r1
 8008b28:	2900      	cmp	r1, #0
 8008b2a:	d1f5      	bne.n	8008b18 <_printf_i+0x16c>
 8008b2c:	e7b9      	b.n	8008aa2 <_printf_i+0xf6>
 8008b2e:	6813      	ldr	r3, [r2, #0]
 8008b30:	6825      	ldr	r5, [r4, #0]
 8008b32:	6961      	ldr	r1, [r4, #20]
 8008b34:	1d18      	adds	r0, r3, #4
 8008b36:	6010      	str	r0, [r2, #0]
 8008b38:	0628      	lsls	r0, r5, #24
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	d501      	bpl.n	8008b42 <_printf_i+0x196>
 8008b3e:	6019      	str	r1, [r3, #0]
 8008b40:	e002      	b.n	8008b48 <_printf_i+0x19c>
 8008b42:	066a      	lsls	r2, r5, #25
 8008b44:	d5fb      	bpl.n	8008b3e <_printf_i+0x192>
 8008b46:	8019      	strh	r1, [r3, #0]
 8008b48:	2300      	movs	r3, #0
 8008b4a:	6123      	str	r3, [r4, #16]
 8008b4c:	4665      	mov	r5, ip
 8008b4e:	e7b9      	b.n	8008ac4 <_printf_i+0x118>
 8008b50:	6813      	ldr	r3, [r2, #0]
 8008b52:	1d19      	adds	r1, r3, #4
 8008b54:	6011      	str	r1, [r2, #0]
 8008b56:	681d      	ldr	r5, [r3, #0]
 8008b58:	6862      	ldr	r2, [r4, #4]
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	f7f7 fb3f 	bl	80001e0 <memchr>
 8008b62:	b108      	cbz	r0, 8008b68 <_printf_i+0x1bc>
 8008b64:	1b40      	subs	r0, r0, r5
 8008b66:	6060      	str	r0, [r4, #4]
 8008b68:	6863      	ldr	r3, [r4, #4]
 8008b6a:	6123      	str	r3, [r4, #16]
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b72:	e7a7      	b.n	8008ac4 <_printf_i+0x118>
 8008b74:	6923      	ldr	r3, [r4, #16]
 8008b76:	462a      	mov	r2, r5
 8008b78:	4639      	mov	r1, r7
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	47c0      	blx	r8
 8008b7e:	3001      	adds	r0, #1
 8008b80:	d0aa      	beq.n	8008ad8 <_printf_i+0x12c>
 8008b82:	6823      	ldr	r3, [r4, #0]
 8008b84:	079b      	lsls	r3, r3, #30
 8008b86:	d413      	bmi.n	8008bb0 <_printf_i+0x204>
 8008b88:	68e0      	ldr	r0, [r4, #12]
 8008b8a:	9b03      	ldr	r3, [sp, #12]
 8008b8c:	4298      	cmp	r0, r3
 8008b8e:	bfb8      	it	lt
 8008b90:	4618      	movlt	r0, r3
 8008b92:	e7a3      	b.n	8008adc <_printf_i+0x130>
 8008b94:	2301      	movs	r3, #1
 8008b96:	464a      	mov	r2, r9
 8008b98:	4639      	mov	r1, r7
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	47c0      	blx	r8
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	d09a      	beq.n	8008ad8 <_printf_i+0x12c>
 8008ba2:	3501      	adds	r5, #1
 8008ba4:	68e3      	ldr	r3, [r4, #12]
 8008ba6:	9a03      	ldr	r2, [sp, #12]
 8008ba8:	1a9b      	subs	r3, r3, r2
 8008baa:	42ab      	cmp	r3, r5
 8008bac:	dcf2      	bgt.n	8008b94 <_printf_i+0x1e8>
 8008bae:	e7eb      	b.n	8008b88 <_printf_i+0x1dc>
 8008bb0:	2500      	movs	r5, #0
 8008bb2:	f104 0919 	add.w	r9, r4, #25
 8008bb6:	e7f5      	b.n	8008ba4 <_printf_i+0x1f8>
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d1ac      	bne.n	8008b16 <_printf_i+0x16a>
 8008bbc:	7803      	ldrb	r3, [r0, #0]
 8008bbe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bc6:	e76c      	b.n	8008aa2 <_printf_i+0xf6>
 8008bc8:	08008dc1 	.word	0x08008dc1
 8008bcc:	08008dd2 	.word	0x08008dd2

08008bd0 <_sbrk_r>:
 8008bd0:	b538      	push	{r3, r4, r5, lr}
 8008bd2:	4c06      	ldr	r4, [pc, #24]	; (8008bec <_sbrk_r+0x1c>)
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	4605      	mov	r5, r0
 8008bd8:	4608      	mov	r0, r1
 8008bda:	6023      	str	r3, [r4, #0]
 8008bdc:	f7fa f9ac 	bl	8002f38 <_sbrk>
 8008be0:	1c43      	adds	r3, r0, #1
 8008be2:	d102      	bne.n	8008bea <_sbrk_r+0x1a>
 8008be4:	6823      	ldr	r3, [r4, #0]
 8008be6:	b103      	cbz	r3, 8008bea <_sbrk_r+0x1a>
 8008be8:	602b      	str	r3, [r5, #0]
 8008bea:	bd38      	pop	{r3, r4, r5, pc}
 8008bec:	20000c60 	.word	0x20000c60

08008bf0 <memcpy>:
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	1e43      	subs	r3, r0, #1
 8008bf4:	440a      	add	r2, r1
 8008bf6:	4291      	cmp	r1, r2
 8008bf8:	d100      	bne.n	8008bfc <memcpy+0xc>
 8008bfa:	bd10      	pop	{r4, pc}
 8008bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c04:	e7f7      	b.n	8008bf6 <memcpy+0x6>

08008c06 <memmove>:
 8008c06:	4288      	cmp	r0, r1
 8008c08:	b510      	push	{r4, lr}
 8008c0a:	eb01 0302 	add.w	r3, r1, r2
 8008c0e:	d807      	bhi.n	8008c20 <memmove+0x1a>
 8008c10:	1e42      	subs	r2, r0, #1
 8008c12:	4299      	cmp	r1, r3
 8008c14:	d00a      	beq.n	8008c2c <memmove+0x26>
 8008c16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c1a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008c1e:	e7f8      	b.n	8008c12 <memmove+0xc>
 8008c20:	4283      	cmp	r3, r0
 8008c22:	d9f5      	bls.n	8008c10 <memmove+0xa>
 8008c24:	1881      	adds	r1, r0, r2
 8008c26:	1ad2      	subs	r2, r2, r3
 8008c28:	42d3      	cmn	r3, r2
 8008c2a:	d100      	bne.n	8008c2e <memmove+0x28>
 8008c2c:	bd10      	pop	{r4, pc}
 8008c2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c32:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008c36:	e7f7      	b.n	8008c28 <memmove+0x22>

08008c38 <__malloc_lock>:
 8008c38:	4770      	bx	lr

08008c3a <__malloc_unlock>:
 8008c3a:	4770      	bx	lr

08008c3c <_realloc_r>:
 8008c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3e:	4607      	mov	r7, r0
 8008c40:	4614      	mov	r4, r2
 8008c42:	460e      	mov	r6, r1
 8008c44:	b921      	cbnz	r1, 8008c50 <_realloc_r+0x14>
 8008c46:	4611      	mov	r1, r2
 8008c48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c4c:	f7ff bc8c 	b.w	8008568 <_malloc_r>
 8008c50:	b922      	cbnz	r2, 8008c5c <_realloc_r+0x20>
 8008c52:	f7ff fc3b 	bl	80084cc <_free_r>
 8008c56:	4625      	mov	r5, r4
 8008c58:	4628      	mov	r0, r5
 8008c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c5c:	f000 f814 	bl	8008c88 <_malloc_usable_size_r>
 8008c60:	42a0      	cmp	r0, r4
 8008c62:	d20f      	bcs.n	8008c84 <_realloc_r+0x48>
 8008c64:	4621      	mov	r1, r4
 8008c66:	4638      	mov	r0, r7
 8008c68:	f7ff fc7e 	bl	8008568 <_malloc_r>
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d0f2      	beq.n	8008c58 <_realloc_r+0x1c>
 8008c72:	4631      	mov	r1, r6
 8008c74:	4622      	mov	r2, r4
 8008c76:	f7ff ffbb 	bl	8008bf0 <memcpy>
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	f7ff fc25 	bl	80084cc <_free_r>
 8008c82:	e7e9      	b.n	8008c58 <_realloc_r+0x1c>
 8008c84:	4635      	mov	r5, r6
 8008c86:	e7e7      	b.n	8008c58 <_realloc_r+0x1c>

08008c88 <_malloc_usable_size_r>:
 8008c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c8c:	1f18      	subs	r0, r3, #4
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	bfbc      	itt	lt
 8008c92:	580b      	ldrlt	r3, [r1, r0]
 8008c94:	18c0      	addlt	r0, r0, r3
 8008c96:	4770      	bx	lr

08008c98 <_gettimeofday>:
 8008c98:	4b02      	ldr	r3, [pc, #8]	; (8008ca4 <_gettimeofday+0xc>)
 8008c9a:	2258      	movs	r2, #88	; 0x58
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ca2:	4770      	bx	lr
 8008ca4:	20000c60 	.word	0x20000c60

08008ca8 <_init>:
 8008ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008caa:	bf00      	nop
 8008cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cae:	bc08      	pop	{r3}
 8008cb0:	469e      	mov	lr, r3
 8008cb2:	4770      	bx	lr

08008cb4 <_fini>:
 8008cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb6:	bf00      	nop
 8008cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cba:	bc08      	pop	{r3}
 8008cbc:	469e      	mov	lr, r3
 8008cbe:	4770      	bx	lr
