#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Sep 02 16:49:42 2020
# Process ID: 6400
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 735.453 ; gain = 193.480
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 02 19:47:15 2020...
