## 32 bit adder

***Realising/ simulating  a 32 bit adder using verilog.***

Contains both design code and testbench

Output:
![image](https://user-images.githubusercontent.com/85502194/176829337-48b670c4-26bf-49a4-87b6-5bf1b87f4b48.png)

