// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Wed Jan  6 10:03:46 2021
// Host        : xhdlc210091 running 64-bit Red Hat Enterprise Linux Workstation release 7.7 (Maipo)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_c2dc_vsc_0_sim_netlist.v
// Design      : bd_c2dc_vsc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_c2dc_vsc_0,bd_c2dc_vsc_0_v_vscaler,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_c2dc_vsc_0_v_vscaler,Vivado 2020.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [11:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [11:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [47:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [5:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [5:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [47:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [5:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [5:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const1> ;
  assign m_axis_video_TKEEP[4] = \<const1> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vscaler inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[5:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[5:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    AXIvideo2MultiPixStream_U0_SrcYUV_write,
    Q,
    AXIvideo2MultiPixStream_U0_ap_ready,
    shiftReg_ce,
    mOutPtr110_out,
    \ap_CS_fsm_reg[5]_0 ,
    in,
    SS,
    ap_clk,
    ap_rst_n,
    s_axis_video_TVALID,
    SrcYUV_full_n,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    v_vcresampler_core_U0_srcImg_read,
    SrcYUV_empty_n,
    D,
    \d_read_reg_22_reg[11] ,
    \ColorMode_read_reg_656_reg[7]_0 ,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output AXIvideo2MultiPixStream_U0_SrcYUV_write;
  output [0:0]Q;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output shiftReg_ce;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[5]_0 ;
  output [47:0]in;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input SrcYUV_full_n;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input v_vcresampler_core_U0_srcImg_read;
  input SrcYUV_empty_n;
  input [11:0]D;
  input [10:0]\d_read_reg_22_reg[11] ;
  input [7:0]\ColorMode_read_reg_656_reg[7]_0 ;
  input [47:0]s_axis_video_TDATA;

  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire [7:0]ColorMode_read_reg_656;
  wire [7:0]\ColorMode_read_reg_656_reg[7]_0 ;
  wire [11:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire \ap_CS_fsm[6]_i_2_n_3 ;
  wire \ap_CS_fsm[6]_i_4_n_3 ;
  wire \ap_CS_fsm[6]_i_6_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_condition_213;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_rst_n;
  wire [47:0]axi_data_V_2_reg_264;
  wire \axi_data_V_2_reg_264[0]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[10]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[11]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[12]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[13]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[14]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[15]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[16]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[17]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[18]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[19]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[1]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[20]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[21]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[22]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[23]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[24]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[25]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[26]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[27]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[28]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[29]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[2]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[30]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[31]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[32]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[33]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[34]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[35]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[36]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[37]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[38]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[39]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[3]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[40]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[41]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[42]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[43]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[44]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[45]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[46]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[47]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[47]_i_2_n_3 ;
  wire \axi_data_V_2_reg_264[4]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[5]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[6]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[7]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[8]_i_1_n_3 ;
  wire \axi_data_V_2_reg_264[9]_i_1_n_3 ;
  wire [47:0]axi_data_V_3_reg_318;
  wire \axi_data_V_3_reg_318[0]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[10]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[11]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[12]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[13]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[14]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[15]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[16]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[17]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[18]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[19]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[1]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[20]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[21]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[22]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[23]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[24]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[25]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[26]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[27]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[28]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[29]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[2]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[30]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[31]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[32]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[33]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[34]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[35]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[36]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[37]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[38]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[39]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[3]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[40]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[41]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[42]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[43]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[44]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[45]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[46]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[47]_i_2_n_3 ;
  wire \axi_data_V_3_reg_318[4]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[5]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[6]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[7]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[8]_i_1_n_3 ;
  wire \axi_data_V_3_reg_318[9]_i_1_n_3 ;
  wire [47:0]axi_data_V_5_ph_reg_354;
  wire \axi_data_V_5_ph_reg_354[47]_i_1_n_3 ;
  wire [47:0]axi_data_V_5_reg_391;
  wire [47:0]axi_data_V_7_reg_329;
  wire \axi_data_V_7_reg_329[47]_i_3_n_3 ;
  wire \axi_data_V_7_reg_329[47]_i_4_n_3 ;
  wire [47:0]axi_data_V_reg_207;
  wire axi_last_V_2_reg_253;
  wire \axi_last_V_2_reg_253[0]_i_1_n_3 ;
  wire axi_last_V_3_reg_308;
  wire \axi_last_V_3_reg_308[0]_i_1_n_3 ;
  wire axi_last_V_5_ph_reg_366;
  wire \axi_last_V_5_ph_reg_366[0]_i_1_n_3 ;
  wire axi_last_V_5_reg_403;
  wire \axi_last_V_8_reg_341_reg_n_3_[0] ;
  wire axi_last_V_reg_219;
  wire \cmp7661_i_reg_699[0]_i_1_n_3 ;
  wire \cmp7661_i_reg_699[0]_i_2_n_3 ;
  wire \cmp7661_i_reg_699[0]_i_3_n_3 ;
  wire \cmp7661_i_reg_699_reg_n_3_[0] ;
  wire [11:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[11] ;
  wire [10:0]div_cast_i_fu_457_p4;
  wire [10:0]div_cast_i_reg_683;
  wire \eol_1_ph_reg_378[0]_i_1_n_3 ;
  wire \eol_1_ph_reg_378_reg_n_3_[0] ;
  wire eol_1_reg_415;
  wire \eol_1_reg_415_reg_n_3_[0] ;
  wire eol_reg_286;
  wire grp_reg_unsigned_short_s_fu_447_n_10;
  wire grp_reg_unsigned_short_s_fu_447_n_11;
  wire grp_reg_unsigned_short_s_fu_447_n_12;
  wire grp_reg_unsigned_short_s_fu_447_n_13;
  wire grp_reg_unsigned_short_s_fu_447_n_3;
  wire grp_reg_unsigned_short_s_fu_447_n_4;
  wire grp_reg_unsigned_short_s_fu_447_n_5;
  wire grp_reg_unsigned_short_s_fu_447_n_6;
  wire grp_reg_unsigned_short_s_fu_447_n_7;
  wire grp_reg_unsigned_short_s_fu_447_n_8;
  wire grp_reg_unsigned_short_s_fu_447_n_9;
  wire [11:0]i_2_fu_492_p2;
  wire [11:0]i_2_reg_720;
  wire i_2_reg_7200;
  wire \i_2_reg_720_reg[11]_i_2_n_10 ;
  wire \i_2_reg_720_reg[11]_i_2_n_9 ;
  wire \i_2_reg_720_reg[8]_i_1_n_10 ;
  wire \i_2_reg_720_reg[8]_i_1_n_3 ;
  wire \i_2_reg_720_reg[8]_i_1_n_4 ;
  wire \i_2_reg_720_reg[8]_i_1_n_5 ;
  wire \i_2_reg_720_reg[8]_i_1_n_6 ;
  wire \i_2_reg_720_reg[8]_i_1_n_7 ;
  wire \i_2_reg_720_reg[8]_i_1_n_8 ;
  wire \i_2_reg_720_reg[8]_i_1_n_9 ;
  wire i_reg_242;
  wire \i_reg_242_reg_n_3_[0] ;
  wire \i_reg_242_reg_n_3_[10] ;
  wire \i_reg_242_reg_n_3_[11] ;
  wire \i_reg_242_reg_n_3_[1] ;
  wire \i_reg_242_reg_n_3_[2] ;
  wire \i_reg_242_reg_n_3_[3] ;
  wire \i_reg_242_reg_n_3_[4] ;
  wire \i_reg_242_reg_n_3_[5] ;
  wire \i_reg_242_reg_n_3_[6] ;
  wire \i_reg_242_reg_n_3_[7] ;
  wire \i_reg_242_reg_n_3_[8] ;
  wire \i_reg_242_reg_n_3_[9] ;
  wire icmp_ln815_fu_466_p2;
  wire \icmp_ln815_reg_688[0]_i_2_n_3 ;
  wire \icmp_ln815_reg_688[0]_i_3_n_3 ;
  wire \icmp_ln815_reg_688_reg_n_3_[0] ;
  wire \icmp_ln820_reg_739_reg_n_3_[0] ;
  wire \icmp_ln844_1_reg_710[0]_i_1_n_3 ;
  wire \icmp_ln844_1_reg_710[0]_i_2_n_3 ;
  wire \icmp_ln844_1_reg_710[0]_i_3_n_3 ;
  wire \icmp_ln844_1_reg_710_reg_n_3_[0] ;
  wire \icmp_ln844_reg_703[0]_i_1_n_3 ;
  wire \icmp_ln844_reg_703_reg_n_3_[0] ;
  wire [47:0]in;
  wire [10:0]j_2_fu_506_p2;
  wire j_reg_2750;
  wire \j_reg_275[10]_i_4_n_3 ;
  wire \j_reg_275[10]_i_5_n_3 ;
  wire \j_reg_275[10]_i_6_n_3 ;
  wire \j_reg_275[10]_i_7_n_3 ;
  wire \j_reg_275[10]_i_8_n_3 ;
  wire \j_reg_275[10]_i_9_n_3 ;
  wire [10:0]j_reg_275_reg;
  wire mOutPtr110_out;
  wire p_0_in;
  wire [47:0]p_1_in;
  wire [7:0]pix_val_V_0_2_fu_537_p3;
  wire pix_val_V_0_2_reg_7470;
  wire [7:0]pix_val_V_1_2_fu_554_p3;
  wire [7:0]pix_val_V_2_4_fu_561_p3;
  wire [7:0]pix_val_V_3_4_fu_595_p3;
  wire [7:0]pix_val_V_4_3_fu_619_p3;
  wire [7:0]pix_val_V_5_6_fu_633_p3;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_100;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_101;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_102;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_103;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_104;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_105;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_106;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_107;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_108;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_109;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_110;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_111;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_112;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_113;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_114;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_115;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_116;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_117;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_118;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_119;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_152;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_158;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_160;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_161;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_162;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_163;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_164;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_165;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_166;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_167;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_168;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_169;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_170;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_171;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_172;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_173;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_174;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_175;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_176;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_177;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_178;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_179;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_180;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_181;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_182;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_183;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_184;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_185;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_186;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_187;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_188;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_189;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_190;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_191;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_192;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_193;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_194;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_195;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_196;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_197;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_198;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_199;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_200;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_201;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_202;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_203;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_204;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_205;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_206;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_207;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_208;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_209;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_210;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_211;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_212;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_213;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_217;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_218;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_72;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_73;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_74;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_75;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_76;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_77;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_78;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_79;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_80;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_81;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_82;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_83;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_84;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_85;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_86;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_87;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_88;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_89;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_90;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_91;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_92;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_93;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_94;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_95;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_96;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_97;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_98;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_99;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_3;
  wire [11:0]rows_reg_662;
  wire [47:0]s_axis_video_TDATA;
  wire [47:0]s_axis_video_TDATA_int_regslice;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_5_fu_136;
  wire \sof_5_fu_136[0]_i_1_n_3 ;
  wire sof_6_reg_298;
  wire sof_reg_231;
  wire v_vcresampler_core_U0_srcImg_read;
  wire [7:2]\NLW_i_2_reg_720_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_2_reg_720_reg[11]_i_2_O_UNCONNECTED ;

  FDRE \ColorMode_read_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [0]),
        .Q(ColorMode_read_reg_656[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [1]),
        .Q(ColorMode_read_reg_656[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [2]),
        .Q(ColorMode_read_reg_656[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [3]),
        .Q(ColorMode_read_reg_656[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [4]),
        .Q(ColorMode_read_reg_656[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [5]),
        .Q(ColorMode_read_reg_656[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [6]),
        .Q(ColorMode_read_reg_656[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_656_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_656_reg[7]_0 [7]),
        .Q(ColorMode_read_reg_656[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(Q),
        .I2(AXIvideo2MultiPixStream_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln815_reg_688_reg_n_3_[0] ),
        .I2(\j_reg_275[10]_i_4_n_3 ),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(sof_reg_231),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(sof_reg_231),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state5),
        .I2(\icmp_ln815_reg_688_reg_n_3_[0] ),
        .I3(\j_reg_275[10]_i_4_n_3 ),
        .O(\ap_CS_fsm[6]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(regslice_both_AXI_video_strm_V_data_V_U_n_160),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_161),
        .I2(regslice_both_AXI_video_strm_V_data_V_U_n_162),
        .I3(regslice_both_AXI_video_strm_V_data_V_U_n_163),
        .O(\ap_CS_fsm[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(\icmp_ln820_reg_739_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\ap_CS_fsm[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\eol_1_reg_415_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\eol_1_reg_415_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[0]_i_1 
       (.I0(axi_data_V_5_reg_391[0]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[0]),
        .O(\axi_data_V_2_reg_264[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[10]_i_1 
       (.I0(axi_data_V_5_reg_391[10]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[10]),
        .O(\axi_data_V_2_reg_264[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[11]_i_1 
       (.I0(axi_data_V_5_reg_391[11]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[11]),
        .O(\axi_data_V_2_reg_264[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[12]_i_1 
       (.I0(axi_data_V_5_reg_391[12]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[12]),
        .O(\axi_data_V_2_reg_264[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[13]_i_1 
       (.I0(axi_data_V_5_reg_391[13]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[13]),
        .O(\axi_data_V_2_reg_264[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[14]_i_1 
       (.I0(axi_data_V_5_reg_391[14]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[14]),
        .O(\axi_data_V_2_reg_264[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[15]_i_1 
       (.I0(axi_data_V_5_reg_391[15]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[15]),
        .O(\axi_data_V_2_reg_264[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[16]_i_1 
       (.I0(axi_data_V_5_reg_391[16]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[16]),
        .O(\axi_data_V_2_reg_264[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[17]_i_1 
       (.I0(axi_data_V_5_reg_391[17]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[17]),
        .O(\axi_data_V_2_reg_264[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[18]_i_1 
       (.I0(axi_data_V_5_reg_391[18]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[18]),
        .O(\axi_data_V_2_reg_264[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[19]_i_1 
       (.I0(axi_data_V_5_reg_391[19]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[19]),
        .O(\axi_data_V_2_reg_264[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[1]_i_1 
       (.I0(axi_data_V_5_reg_391[1]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[1]),
        .O(\axi_data_V_2_reg_264[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[20]_i_1 
       (.I0(axi_data_V_5_reg_391[20]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[20]),
        .O(\axi_data_V_2_reg_264[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[21]_i_1 
       (.I0(axi_data_V_5_reg_391[21]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[21]),
        .O(\axi_data_V_2_reg_264[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[22]_i_1 
       (.I0(axi_data_V_5_reg_391[22]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[22]),
        .O(\axi_data_V_2_reg_264[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[23]_i_1 
       (.I0(axi_data_V_5_reg_391[23]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[23]),
        .O(\axi_data_V_2_reg_264[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[24]_i_1 
       (.I0(axi_data_V_5_reg_391[24]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[24]),
        .O(\axi_data_V_2_reg_264[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[25]_i_1 
       (.I0(axi_data_V_5_reg_391[25]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[25]),
        .O(\axi_data_V_2_reg_264[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[26]_i_1 
       (.I0(axi_data_V_5_reg_391[26]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[26]),
        .O(\axi_data_V_2_reg_264[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[27]_i_1 
       (.I0(axi_data_V_5_reg_391[27]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[27]),
        .O(\axi_data_V_2_reg_264[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[28]_i_1 
       (.I0(axi_data_V_5_reg_391[28]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[28]),
        .O(\axi_data_V_2_reg_264[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[29]_i_1 
       (.I0(axi_data_V_5_reg_391[29]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[29]),
        .O(\axi_data_V_2_reg_264[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[2]_i_1 
       (.I0(axi_data_V_5_reg_391[2]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[2]),
        .O(\axi_data_V_2_reg_264[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[30]_i_1 
       (.I0(axi_data_V_5_reg_391[30]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[30]),
        .O(\axi_data_V_2_reg_264[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[31]_i_1 
       (.I0(axi_data_V_5_reg_391[31]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[31]),
        .O(\axi_data_V_2_reg_264[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[32]_i_1 
       (.I0(axi_data_V_5_reg_391[32]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[32]),
        .O(\axi_data_V_2_reg_264[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[33]_i_1 
       (.I0(axi_data_V_5_reg_391[33]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[33]),
        .O(\axi_data_V_2_reg_264[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[34]_i_1 
       (.I0(axi_data_V_5_reg_391[34]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[34]),
        .O(\axi_data_V_2_reg_264[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[35]_i_1 
       (.I0(axi_data_V_5_reg_391[35]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[35]),
        .O(\axi_data_V_2_reg_264[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[36]_i_1 
       (.I0(axi_data_V_5_reg_391[36]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[36]),
        .O(\axi_data_V_2_reg_264[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[37]_i_1 
       (.I0(axi_data_V_5_reg_391[37]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[37]),
        .O(\axi_data_V_2_reg_264[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[38]_i_1 
       (.I0(axi_data_V_5_reg_391[38]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[38]),
        .O(\axi_data_V_2_reg_264[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[39]_i_1 
       (.I0(axi_data_V_5_reg_391[39]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[39]),
        .O(\axi_data_V_2_reg_264[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[3]_i_1 
       (.I0(axi_data_V_5_reg_391[3]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[3]),
        .O(\axi_data_V_2_reg_264[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[40]_i_1 
       (.I0(axi_data_V_5_reg_391[40]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[40]),
        .O(\axi_data_V_2_reg_264[40]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[41]_i_1 
       (.I0(axi_data_V_5_reg_391[41]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[41]),
        .O(\axi_data_V_2_reg_264[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[42]_i_1 
       (.I0(axi_data_V_5_reg_391[42]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[42]),
        .O(\axi_data_V_2_reg_264[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[43]_i_1 
       (.I0(axi_data_V_5_reg_391[43]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[43]),
        .O(\axi_data_V_2_reg_264[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[44]_i_1 
       (.I0(axi_data_V_5_reg_391[44]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[44]),
        .O(\axi_data_V_2_reg_264[44]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[45]_i_1 
       (.I0(axi_data_V_5_reg_391[45]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[45]),
        .O(\axi_data_V_2_reg_264[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[46]_i_1 
       (.I0(axi_data_V_5_reg_391[46]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[46]),
        .O(\axi_data_V_2_reg_264[46]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axi_data_V_2_reg_264[47]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(p_0_in),
        .O(\axi_data_V_2_reg_264[47]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[47]_i_2 
       (.I0(axi_data_V_5_reg_391[47]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[47]),
        .O(\axi_data_V_2_reg_264[47]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[4]_i_1 
       (.I0(axi_data_V_5_reg_391[4]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[4]),
        .O(\axi_data_V_2_reg_264[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[5]_i_1 
       (.I0(axi_data_V_5_reg_391[5]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[5]),
        .O(\axi_data_V_2_reg_264[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[6]_i_1 
       (.I0(axi_data_V_5_reg_391[6]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[6]),
        .O(\axi_data_V_2_reg_264[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[7]_i_1 
       (.I0(axi_data_V_5_reg_391[7]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[7]),
        .O(\axi_data_V_2_reg_264[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[8]_i_1 
       (.I0(axi_data_V_5_reg_391[8]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[8]),
        .O(\axi_data_V_2_reg_264[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_264[9]_i_1 
       (.I0(axi_data_V_5_reg_391[9]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_207[9]),
        .O(\axi_data_V_2_reg_264[9]_i_1_n_3 ));
  FDRE \axi_data_V_2_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[0]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[10]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[11]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[12]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[13]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[14]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[15]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[16]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[17]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[18]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[19]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[1]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[20]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[21]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[22]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[23]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[24] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[24]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[24]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[25] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[25]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[25]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[26] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[26]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[26]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[27] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[27]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[27]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[28] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[28]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[28]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[29] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[29]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[29]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[2]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[30] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[30]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[30]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[31] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[31]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[31]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[32] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[32]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[32]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[33] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[33]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[33]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[34] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[34]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[34]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[35] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[35]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[35]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[36] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[36]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[36]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[37] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[37]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[37]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[38] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[38]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[38]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[39] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[39]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[39]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[3]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[40] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[40]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[40]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[41] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[41]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[41]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[42] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[42]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[42]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[43] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[43]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[43]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[44] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[44]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[44]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[45] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[45]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[45]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[46] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[46]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[46]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[47] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[47]_i_2_n_3 ),
        .Q(axi_data_V_2_reg_264[47]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[4]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[5]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[6]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[7]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[8]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_264_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_264[9]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_264[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[0]_i_1 
       (.I0(axi_data_V_2_reg_264[0]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[0]),
        .O(\axi_data_V_3_reg_318[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[10]_i_1 
       (.I0(axi_data_V_2_reg_264[10]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[10]),
        .O(\axi_data_V_3_reg_318[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[11]_i_1 
       (.I0(axi_data_V_2_reg_264[11]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[11]),
        .O(\axi_data_V_3_reg_318[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[12]_i_1 
       (.I0(axi_data_V_2_reg_264[12]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[12]),
        .O(\axi_data_V_3_reg_318[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[13]_i_1 
       (.I0(axi_data_V_2_reg_264[13]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[13]),
        .O(\axi_data_V_3_reg_318[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[14]_i_1 
       (.I0(axi_data_V_2_reg_264[14]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[14]),
        .O(\axi_data_V_3_reg_318[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[15]_i_1 
       (.I0(axi_data_V_2_reg_264[15]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[15]),
        .O(\axi_data_V_3_reg_318[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[16]_i_1 
       (.I0(axi_data_V_2_reg_264[16]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[16]),
        .O(\axi_data_V_3_reg_318[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[17]_i_1 
       (.I0(axi_data_V_2_reg_264[17]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[17]),
        .O(\axi_data_V_3_reg_318[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[18]_i_1 
       (.I0(axi_data_V_2_reg_264[18]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[18]),
        .O(\axi_data_V_3_reg_318[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[19]_i_1 
       (.I0(axi_data_V_2_reg_264[19]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[19]),
        .O(\axi_data_V_3_reg_318[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[1]_i_1 
       (.I0(axi_data_V_2_reg_264[1]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[1]),
        .O(\axi_data_V_3_reg_318[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[20]_i_1 
       (.I0(axi_data_V_2_reg_264[20]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[20]),
        .O(\axi_data_V_3_reg_318[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[21]_i_1 
       (.I0(axi_data_V_2_reg_264[21]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[21]),
        .O(\axi_data_V_3_reg_318[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[22]_i_1 
       (.I0(axi_data_V_2_reg_264[22]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[22]),
        .O(\axi_data_V_3_reg_318[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[23]_i_1 
       (.I0(axi_data_V_2_reg_264[23]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[23]),
        .O(\axi_data_V_3_reg_318[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[24]_i_1 
       (.I0(axi_data_V_2_reg_264[24]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[24]),
        .O(\axi_data_V_3_reg_318[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[25]_i_1 
       (.I0(axi_data_V_2_reg_264[25]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[25]),
        .O(\axi_data_V_3_reg_318[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[26]_i_1 
       (.I0(axi_data_V_2_reg_264[26]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[26]),
        .O(\axi_data_V_3_reg_318[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[27]_i_1 
       (.I0(axi_data_V_2_reg_264[27]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[27]),
        .O(\axi_data_V_3_reg_318[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[28]_i_1 
       (.I0(axi_data_V_2_reg_264[28]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[28]),
        .O(\axi_data_V_3_reg_318[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[29]_i_1 
       (.I0(axi_data_V_2_reg_264[29]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[29]),
        .O(\axi_data_V_3_reg_318[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[2]_i_1 
       (.I0(axi_data_V_2_reg_264[2]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[2]),
        .O(\axi_data_V_3_reg_318[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[30]_i_1 
       (.I0(axi_data_V_2_reg_264[30]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[30]),
        .O(\axi_data_V_3_reg_318[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[31]_i_1 
       (.I0(axi_data_V_2_reg_264[31]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[31]),
        .O(\axi_data_V_3_reg_318[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[32]_i_1 
       (.I0(axi_data_V_2_reg_264[32]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[32]),
        .O(\axi_data_V_3_reg_318[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[33]_i_1 
       (.I0(axi_data_V_2_reg_264[33]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[33]),
        .O(\axi_data_V_3_reg_318[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[34]_i_1 
       (.I0(axi_data_V_2_reg_264[34]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[34]),
        .O(\axi_data_V_3_reg_318[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[35]_i_1 
       (.I0(axi_data_V_2_reg_264[35]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[35]),
        .O(\axi_data_V_3_reg_318[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[36]_i_1 
       (.I0(axi_data_V_2_reg_264[36]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[36]),
        .O(\axi_data_V_3_reg_318[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[37]_i_1 
       (.I0(axi_data_V_2_reg_264[37]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[37]),
        .O(\axi_data_V_3_reg_318[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[38]_i_1 
       (.I0(axi_data_V_2_reg_264[38]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[38]),
        .O(\axi_data_V_3_reg_318[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[39]_i_1 
       (.I0(axi_data_V_2_reg_264[39]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[39]),
        .O(\axi_data_V_3_reg_318[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[3]_i_1 
       (.I0(axi_data_V_2_reg_264[3]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[3]),
        .O(\axi_data_V_3_reg_318[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[40]_i_1 
       (.I0(axi_data_V_2_reg_264[40]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[40]),
        .O(\axi_data_V_3_reg_318[40]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[41]_i_1 
       (.I0(axi_data_V_2_reg_264[41]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[41]),
        .O(\axi_data_V_3_reg_318[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[42]_i_1 
       (.I0(axi_data_V_2_reg_264[42]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[42]),
        .O(\axi_data_V_3_reg_318[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[43]_i_1 
       (.I0(axi_data_V_2_reg_264[43]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[43]),
        .O(\axi_data_V_3_reg_318[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[44]_i_1 
       (.I0(axi_data_V_2_reg_264[44]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[44]),
        .O(\axi_data_V_3_reg_318[44]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[45]_i_1 
       (.I0(axi_data_V_2_reg_264[45]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[45]),
        .O(\axi_data_V_3_reg_318[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[46]_i_1 
       (.I0(axi_data_V_2_reg_264[46]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[46]),
        .O(\axi_data_V_3_reg_318[46]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[47]_i_2 
       (.I0(axi_data_V_2_reg_264[47]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[47]),
        .O(\axi_data_V_3_reg_318[47]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[4]_i_1 
       (.I0(axi_data_V_2_reg_264[4]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[4]),
        .O(\axi_data_V_3_reg_318[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[5]_i_1 
       (.I0(axi_data_V_2_reg_264[5]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[5]),
        .O(\axi_data_V_3_reg_318[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[6]_i_1 
       (.I0(axi_data_V_2_reg_264[6]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[6]),
        .O(\axi_data_V_3_reg_318[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[7]_i_1 
       (.I0(axi_data_V_2_reg_264[7]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[7]),
        .O(\axi_data_V_3_reg_318[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[8]_i_1 
       (.I0(axi_data_V_2_reg_264[8]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[8]),
        .O(\axi_data_V_3_reg_318[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_318[9]_i_1 
       (.I0(axi_data_V_2_reg_264[9]),
        .I1(ap_NS_fsm117_out),
        .I2(axi_data_V_7_reg_329[9]),
        .O(\axi_data_V_3_reg_318[9]_i_1_n_3 ));
  FDRE \axi_data_V_3_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[0]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[10]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[11]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[12]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[13]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[14]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[15]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[16]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[17]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[18]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[19]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[1]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[20]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[21]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[22]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[23]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[24]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[24]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[25]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[25]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[26]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[26]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[27]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[27]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[28]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[28]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[29]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[29]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[2]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[30]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[30]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[31]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[31]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[32] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[32]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[32]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[33] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[33]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[33]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[34] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[34]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[34]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[35] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[35]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[35]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[36] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[36]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[36]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[37] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[37]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[37]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[38] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[38]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[38]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[39] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[39]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[39]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[3]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[40] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[40]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[40]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[41] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[41]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[41]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[42] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[42]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[42]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[43] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[43]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[43]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[44] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[44]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[44]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[45] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[45]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[45]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[46] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[46]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[46]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[47] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[47]_i_2_n_3 ),
        .Q(axi_data_V_3_reg_318[47]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[4]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[5]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[6]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[7]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[8]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_data_V_3_reg_318[9]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_318[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[0]_i_1 
       (.I0(axi_data_V_3_reg_318[0]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[10]_i_1 
       (.I0(axi_data_V_3_reg_318[10]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[11]_i_1 
       (.I0(axi_data_V_3_reg_318[11]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[11]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[12]_i_1 
       (.I0(axi_data_V_3_reg_318[12]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[12]),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[13]_i_1 
       (.I0(axi_data_V_3_reg_318[13]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[13]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[14]_i_1 
       (.I0(axi_data_V_3_reg_318[14]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[15]_i_1 
       (.I0(axi_data_V_3_reg_318[15]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[15]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[16]_i_1 
       (.I0(axi_data_V_3_reg_318[16]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[16]),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[17]_i_1 
       (.I0(axi_data_V_3_reg_318[17]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[17]),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[18]_i_1 
       (.I0(axi_data_V_3_reg_318[18]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[18]),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[19]_i_1 
       (.I0(axi_data_V_3_reg_318[19]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[19]),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[1]_i_1 
       (.I0(axi_data_V_3_reg_318[1]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[20]_i_1 
       (.I0(axi_data_V_3_reg_318[20]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[20]),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[21]_i_1 
       (.I0(axi_data_V_3_reg_318[21]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[21]),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[22]_i_1 
       (.I0(axi_data_V_3_reg_318[22]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[22]),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[23]_i_1 
       (.I0(axi_data_V_3_reg_318[23]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[23]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[24]_i_1 
       (.I0(axi_data_V_3_reg_318[24]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[24]),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[25]_i_1 
       (.I0(axi_data_V_3_reg_318[25]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[25]),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[26]_i_1 
       (.I0(axi_data_V_3_reg_318[26]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[26]),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[27]_i_1 
       (.I0(axi_data_V_3_reg_318[27]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[27]),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[28]_i_1 
       (.I0(axi_data_V_3_reg_318[28]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[28]),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[29]_i_1 
       (.I0(axi_data_V_3_reg_318[29]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[29]),
        .O(p_1_in[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[2]_i_1 
       (.I0(axi_data_V_3_reg_318[2]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[30]_i_1 
       (.I0(axi_data_V_3_reg_318[30]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[30]),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[31]_i_1 
       (.I0(axi_data_V_3_reg_318[31]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[31]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[32]_i_1 
       (.I0(axi_data_V_3_reg_318[32]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[32]),
        .O(p_1_in[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[33]_i_1 
       (.I0(axi_data_V_3_reg_318[33]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[33]),
        .O(p_1_in[33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[34]_i_1 
       (.I0(axi_data_V_3_reg_318[34]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[34]),
        .O(p_1_in[34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[35]_i_1 
       (.I0(axi_data_V_3_reg_318[35]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[35]),
        .O(p_1_in[35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[36]_i_1 
       (.I0(axi_data_V_3_reg_318[36]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[36]),
        .O(p_1_in[36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[37]_i_1 
       (.I0(axi_data_V_3_reg_318[37]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[37]),
        .O(p_1_in[37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[38]_i_1 
       (.I0(axi_data_V_3_reg_318[38]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[38]),
        .O(p_1_in[38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[39]_i_1 
       (.I0(axi_data_V_3_reg_318[39]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[39]),
        .O(p_1_in[39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[3]_i_1 
       (.I0(axi_data_V_3_reg_318[3]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[40]_i_1 
       (.I0(axi_data_V_3_reg_318[40]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[40]),
        .O(p_1_in[40]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[41]_i_1 
       (.I0(axi_data_V_3_reg_318[41]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[41]),
        .O(p_1_in[41]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[42]_i_1 
       (.I0(axi_data_V_3_reg_318[42]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[42]),
        .O(p_1_in[42]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[43]_i_1 
       (.I0(axi_data_V_3_reg_318[43]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[43]),
        .O(p_1_in[43]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[44]_i_1 
       (.I0(axi_data_V_3_reg_318[44]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[44]),
        .O(p_1_in[44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[45]_i_1 
       (.I0(axi_data_V_3_reg_318[45]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[45]),
        .O(p_1_in[45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[46]_i_1 
       (.I0(axi_data_V_3_reg_318[46]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[46]),
        .O(p_1_in[46]));
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_data_V_5_ph_reg_354[47]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_3 ),
        .I1(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[47]_i_2 
       (.I0(axi_data_V_3_reg_318[47]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[47]),
        .O(p_1_in[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[4]_i_1 
       (.I0(axi_data_V_3_reg_318[4]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[5]_i_1 
       (.I0(axi_data_V_3_reg_318[5]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[6]_i_1 
       (.I0(axi_data_V_3_reg_318[6]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[7]_i_1 
       (.I0(axi_data_V_3_reg_318[7]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[8]_i_1 
       (.I0(axi_data_V_3_reg_318[8]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_354[9]_i_1 
       (.I0(axi_data_V_3_reg_318[9]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_264[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_5_ph_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_5_ph_reg_354[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[10]),
        .Q(axi_data_V_5_ph_reg_354[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[11]),
        .Q(axi_data_V_5_ph_reg_354[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[12]),
        .Q(axi_data_V_5_ph_reg_354[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[13]),
        .Q(axi_data_V_5_ph_reg_354[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[14]),
        .Q(axi_data_V_5_ph_reg_354[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[15]),
        .Q(axi_data_V_5_ph_reg_354[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[16]),
        .Q(axi_data_V_5_ph_reg_354[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[17]),
        .Q(axi_data_V_5_ph_reg_354[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[18]),
        .Q(axi_data_V_5_ph_reg_354[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[19]),
        .Q(axi_data_V_5_ph_reg_354[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_5_ph_reg_354[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[20]),
        .Q(axi_data_V_5_ph_reg_354[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[21]),
        .Q(axi_data_V_5_ph_reg_354[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[22]),
        .Q(axi_data_V_5_ph_reg_354[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[23]),
        .Q(axi_data_V_5_ph_reg_354[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[24] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[24]),
        .Q(axi_data_V_5_ph_reg_354[24]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[25] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[25]),
        .Q(axi_data_V_5_ph_reg_354[25]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[26] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[26]),
        .Q(axi_data_V_5_ph_reg_354[26]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[27] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[27]),
        .Q(axi_data_V_5_ph_reg_354[27]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[28] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[28]),
        .Q(axi_data_V_5_ph_reg_354[28]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[29] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[29]),
        .Q(axi_data_V_5_ph_reg_354[29]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_5_ph_reg_354[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[30] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[30]),
        .Q(axi_data_V_5_ph_reg_354[30]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[31] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[31]),
        .Q(axi_data_V_5_ph_reg_354[31]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[32] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[32]),
        .Q(axi_data_V_5_ph_reg_354[32]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[33] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[33]),
        .Q(axi_data_V_5_ph_reg_354[33]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[34] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[34]),
        .Q(axi_data_V_5_ph_reg_354[34]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[35] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[35]),
        .Q(axi_data_V_5_ph_reg_354[35]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[36] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[36]),
        .Q(axi_data_V_5_ph_reg_354[36]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[37] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[37]),
        .Q(axi_data_V_5_ph_reg_354[37]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[38] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[38]),
        .Q(axi_data_V_5_ph_reg_354[38]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[39] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[39]),
        .Q(axi_data_V_5_ph_reg_354[39]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_5_ph_reg_354[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[40] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[40]),
        .Q(axi_data_V_5_ph_reg_354[40]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[41] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[41]),
        .Q(axi_data_V_5_ph_reg_354[41]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[42] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[42]),
        .Q(axi_data_V_5_ph_reg_354[42]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[43] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[43]),
        .Q(axi_data_V_5_ph_reg_354[43]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[44] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[44]),
        .Q(axi_data_V_5_ph_reg_354[44]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[45] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[45]),
        .Q(axi_data_V_5_ph_reg_354[45]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[46] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[46]),
        .Q(axi_data_V_5_ph_reg_354[46]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[47] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[47]),
        .Q(axi_data_V_5_ph_reg_354[47]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_5_ph_reg_354[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_5_ph_reg_354[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_5_ph_reg_354[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_5_ph_reg_354[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[8]),
        .Q(axi_data_V_5_ph_reg_354[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(p_1_in[9]),
        .Q(axi_data_V_5_ph_reg_354[9]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_211),
        .Q(axi_data_V_5_reg_391[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_201),
        .Q(axi_data_V_5_reg_391[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_200),
        .Q(axi_data_V_5_reg_391[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_199),
        .Q(axi_data_V_5_reg_391[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_198),
        .Q(axi_data_V_5_reg_391[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_197),
        .Q(axi_data_V_5_reg_391[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_196),
        .Q(axi_data_V_5_reg_391[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_195),
        .Q(axi_data_V_5_reg_391[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_194),
        .Q(axi_data_V_5_reg_391[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_193),
        .Q(axi_data_V_5_reg_391[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_192),
        .Q(axi_data_V_5_reg_391[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_210),
        .Q(axi_data_V_5_reg_391[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_191),
        .Q(axi_data_V_5_reg_391[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_190),
        .Q(axi_data_V_5_reg_391[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_189),
        .Q(axi_data_V_5_reg_391[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_188),
        .Q(axi_data_V_5_reg_391[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_187),
        .Q(axi_data_V_5_reg_391[24]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_186),
        .Q(axi_data_V_5_reg_391[25]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_185),
        .Q(axi_data_V_5_reg_391[26]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_184),
        .Q(axi_data_V_5_reg_391[27]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_183),
        .Q(axi_data_V_5_reg_391[28]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_182),
        .Q(axi_data_V_5_reg_391[29]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_209),
        .Q(axi_data_V_5_reg_391[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_181),
        .Q(axi_data_V_5_reg_391[30]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_180),
        .Q(axi_data_V_5_reg_391[31]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[32] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_179),
        .Q(axi_data_V_5_reg_391[32]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[33] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_178),
        .Q(axi_data_V_5_reg_391[33]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[34] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_177),
        .Q(axi_data_V_5_reg_391[34]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[35] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_176),
        .Q(axi_data_V_5_reg_391[35]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[36] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_175),
        .Q(axi_data_V_5_reg_391[36]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[37] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_174),
        .Q(axi_data_V_5_reg_391[37]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[38] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_173),
        .Q(axi_data_V_5_reg_391[38]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[39] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_172),
        .Q(axi_data_V_5_reg_391[39]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_208),
        .Q(axi_data_V_5_reg_391[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[40] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_171),
        .Q(axi_data_V_5_reg_391[40]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[41] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_170),
        .Q(axi_data_V_5_reg_391[41]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[42] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_169),
        .Q(axi_data_V_5_reg_391[42]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[43] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_168),
        .Q(axi_data_V_5_reg_391[43]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[44] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_167),
        .Q(axi_data_V_5_reg_391[44]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[45] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_166),
        .Q(axi_data_V_5_reg_391[45]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[46] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_165),
        .Q(axi_data_V_5_reg_391[46]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[47] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_164),
        .Q(axi_data_V_5_reg_391[47]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_207),
        .Q(axi_data_V_5_reg_391[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_206),
        .Q(axi_data_V_5_reg_391[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_205),
        .Q(axi_data_V_5_reg_391[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_204),
        .Q(axi_data_V_5_reg_391[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_203),
        .Q(axi_data_V_5_reg_391[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_202),
        .Q(axi_data_V_5_reg_391[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_7_reg_329[47]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln820_reg_739_reg_n_3_[0] ),
        .O(\axi_data_V_7_reg_329[47]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA2A2A280)) 
    \axi_data_V_7_reg_329[47]_i_4 
       (.I0(\ap_CS_fsm[6]_i_4_n_3 ),
        .I1(\axi_data_V_7_reg_329[47]_i_3_n_3 ),
        .I2(\axi_last_V_8_reg_341_reg_n_3_[0] ),
        .I3(eol_reg_286),
        .I4(sof_6_reg_298),
        .O(\axi_data_V_7_reg_329[47]_i_4_n_3 ));
  FDRE \axi_data_V_7_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_119),
        .Q(axi_data_V_7_reg_329[0]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_109),
        .Q(axi_data_V_7_reg_329[10]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_108),
        .Q(axi_data_V_7_reg_329[11]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_107),
        .Q(axi_data_V_7_reg_329[12]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_106),
        .Q(axi_data_V_7_reg_329[13]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_105),
        .Q(axi_data_V_7_reg_329[14]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_104),
        .Q(axi_data_V_7_reg_329[15]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_103),
        .Q(axi_data_V_7_reg_329[16]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_102),
        .Q(axi_data_V_7_reg_329[17]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_101),
        .Q(axi_data_V_7_reg_329[18]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_100),
        .Q(axi_data_V_7_reg_329[19]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .Q(axi_data_V_7_reg_329[1]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_99),
        .Q(axi_data_V_7_reg_329[20]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_98),
        .Q(axi_data_V_7_reg_329[21]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .Q(axi_data_V_7_reg_329[22]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .Q(axi_data_V_7_reg_329[23]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .Q(axi_data_V_7_reg_329[24]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .Q(axi_data_V_7_reg_329[25]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_93),
        .Q(axi_data_V_7_reg_329[26]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_92),
        .Q(axi_data_V_7_reg_329[27]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_91),
        .Q(axi_data_V_7_reg_329[28]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .Q(axi_data_V_7_reg_329[29]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .Q(axi_data_V_7_reg_329[2]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .Q(axi_data_V_7_reg_329[30]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_88),
        .Q(axi_data_V_7_reg_329[31]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[32] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .Q(axi_data_V_7_reg_329[32]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[33] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_86),
        .Q(axi_data_V_7_reg_329[33]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[34] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_85),
        .Q(axi_data_V_7_reg_329[34]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[35] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_84),
        .Q(axi_data_V_7_reg_329[35]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[36] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_83),
        .Q(axi_data_V_7_reg_329[36]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[37] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_82),
        .Q(axi_data_V_7_reg_329[37]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[38] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_81),
        .Q(axi_data_V_7_reg_329[38]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[39] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_80),
        .Q(axi_data_V_7_reg_329[39]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .Q(axi_data_V_7_reg_329[3]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[40] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_79),
        .Q(axi_data_V_7_reg_329[40]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[41] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_78),
        .Q(axi_data_V_7_reg_329[41]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[42] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_77),
        .Q(axi_data_V_7_reg_329[42]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[43] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_76),
        .Q(axi_data_V_7_reg_329[43]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[44] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_75),
        .Q(axi_data_V_7_reg_329[44]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[45] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_74),
        .Q(axi_data_V_7_reg_329[45]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[46] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_73),
        .Q(axi_data_V_7_reg_329[46]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[47] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_72),
        .Q(axi_data_V_7_reg_329[47]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .Q(axi_data_V_7_reg_329[4]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_114),
        .Q(axi_data_V_7_reg_329[5]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_113),
        .Q(axi_data_V_7_reg_329[6]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_112),
        .Q(axi_data_V_7_reg_329[7]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_111),
        .Q(axi_data_V_7_reg_329[8]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_329_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_213),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_110),
        .Q(axi_data_V_7_reg_329[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_207[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_207[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_207[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_207[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_207[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_207[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_207[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_207[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_207[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_207[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_207[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_207[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_207[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_207[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_207[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_207[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[24]),
        .Q(axi_data_V_reg_207[24]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[25]),
        .Q(axi_data_V_reg_207[25]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[26]),
        .Q(axi_data_V_reg_207[26]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[27]),
        .Q(axi_data_V_reg_207[27]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[28]),
        .Q(axi_data_V_reg_207[28]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[29]),
        .Q(axi_data_V_reg_207[29]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_207[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[30]),
        .Q(axi_data_V_reg_207[30]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[31]),
        .Q(axi_data_V_reg_207[31]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[32] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[32]),
        .Q(axi_data_V_reg_207[32]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[33] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[33]),
        .Q(axi_data_V_reg_207[33]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[34] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[34]),
        .Q(axi_data_V_reg_207[34]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[35] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[35]),
        .Q(axi_data_V_reg_207[35]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[36] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[36]),
        .Q(axi_data_V_reg_207[36]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[37] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[37]),
        .Q(axi_data_V_reg_207[37]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[38] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[38]),
        .Q(axi_data_V_reg_207[38]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[39] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[39]),
        .Q(axi_data_V_reg_207[39]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_207[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[40] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[40]),
        .Q(axi_data_V_reg_207[40]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[41] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[41]),
        .Q(axi_data_V_reg_207[41]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[42] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[42]),
        .Q(axi_data_V_reg_207[42]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[43] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[43]),
        .Q(axi_data_V_reg_207[43]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[44] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[44]),
        .Q(axi_data_V_reg_207[44]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[45] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[45]),
        .Q(axi_data_V_reg_207[45]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[46] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[46]),
        .Q(axi_data_V_reg_207[46]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[47] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[47]),
        .Q(axi_data_V_reg_207[47]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_207[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_207[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_207[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_207[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_207[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_207[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_2_reg_253[0]_i_1 
       (.I0(axi_last_V_5_reg_403),
        .I1(ap_CS_fsm_state10),
        .I2(axi_last_V_reg_219),
        .O(\axi_last_V_2_reg_253[0]_i_1_n_3 ));
  FDRE \axi_last_V_2_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_264[47]_i_1_n_3 ),
        .D(\axi_last_V_2_reg_253[0]_i_1_n_3 ),
        .Q(axi_last_V_2_reg_253),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_3_reg_308[0]_i_1 
       (.I0(axi_last_V_2_reg_253),
        .I1(ap_NS_fsm117_out),
        .I2(\axi_last_V_8_reg_341_reg_n_3_[0] ),
        .O(\axi_last_V_3_reg_308[0]_i_1_n_3 ));
  FDRE \axi_last_V_3_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .D(\axi_last_V_3_reg_308[0]_i_1_n_3 ),
        .Q(axi_last_V_3_reg_308),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_last_V_5_ph_reg_366[0]_i_1 
       (.I0(eol_reg_286),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I3(axi_last_V_2_reg_253),
        .O(\axi_last_V_5_ph_reg_366[0]_i_1_n_3 ));
  FDRE \axi_last_V_5_ph_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_354[47]_i_1_n_3 ),
        .D(\axi_last_V_5_ph_reg_366[0]_i_1_n_3 ),
        .Q(axi_last_V_5_ph_reg_366),
        .R(1'b0));
  FDRE \axi_last_V_5_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .Q(axi_last_V_5_reg_403),
        .R(1'b0));
  FDRE \axi_last_V_8_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .Q(\axi_last_V_8_reg_341_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(axi_last_V_reg_219),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \cmp7661_i_reg_699[0]_i_1 
       (.I0(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I1(\cmp7661_i_reg_699[0]_i_2_n_3 ),
        .I2(div_cast_i_fu_457_p4[7]),
        .I3(div_cast_i_fu_457_p4[0]),
        .I4(div_cast_i_fu_457_p4[5]),
        .I5(p_0_in),
        .O(\cmp7661_i_reg_699[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp7661_i_reg_699[0]_i_2 
       (.I0(div_cast_i_fu_457_p4[8]),
        .I1(div_cast_i_fu_457_p4[4]),
        .I2(div_cast_i_fu_457_p4[6]),
        .I3(div_cast_i_fu_457_p4[1]),
        .I4(\cmp7661_i_reg_699[0]_i_3_n_3 ),
        .O(\cmp7661_i_reg_699[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp7661_i_reg_699[0]_i_3 
       (.I0(div_cast_i_fu_457_p4[3]),
        .I1(div_cast_i_fu_457_p4[9]),
        .I2(div_cast_i_fu_457_p4[2]),
        .I3(div_cast_i_fu_457_p4[10]),
        .O(\cmp7661_i_reg_699[0]_i_3_n_3 ));
  FDRE \cmp7661_i_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp7661_i_reg_699[0]_i_1_n_3 ),
        .Q(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \cols_reg_668_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_4),
        .Q(div_cast_i_fu_457_p4[9]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_3),
        .Q(div_cast_i_fu_457_p4[10]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_13),
        .Q(div_cast_i_fu_457_p4[0]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_12),
        .Q(div_cast_i_fu_457_p4[1]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_11),
        .Q(div_cast_i_fu_457_p4[2]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_10),
        .Q(div_cast_i_fu_457_p4[3]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_9),
        .Q(div_cast_i_fu_457_p4[4]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_8),
        .Q(div_cast_i_fu_457_p4[5]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_7),
        .Q(div_cast_i_fu_457_p4[6]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_6),
        .Q(div_cast_i_fu_457_p4[7]),
        .R(1'b0));
  FDRE \cols_reg_668_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_447_n_5),
        .Q(div_cast_i_fu_457_p4[8]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[0]),
        .Q(div_cast_i_reg_683[0]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[10]),
        .Q(div_cast_i_reg_683[10]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[1]),
        .Q(div_cast_i_reg_683[1]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[2]),
        .Q(div_cast_i_reg_683[2]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[3]),
        .Q(div_cast_i_reg_683[3]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[4]),
        .Q(div_cast_i_reg_683[4]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[5]),
        .Q(div_cast_i_reg_683[5]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[6]),
        .Q(div_cast_i_reg_683[6]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[7]),
        .Q(div_cast_i_reg_683[7]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[8]),
        .Q(div_cast_i_reg_683[8]),
        .R(1'b0));
  FDRE \div_cast_i_reg_683_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(div_cast_i_fu_457_p4[9]),
        .Q(div_cast_i_reg_683[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \eol_1_ph_reg_378[0]_i_1 
       (.I0(\eol_1_ph_reg_378_reg_n_3_[0] ),
        .I1(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(eol_reg_286),
        .I4(\ap_CS_fsm[6]_i_2_n_3 ),
        .O(\eol_1_ph_reg_378[0]_i_1_n_3 ));
  FDRE \eol_1_ph_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_1_ph_reg_378[0]_i_1_n_3 ),
        .Q(\eol_1_ph_reg_378_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \eol_1_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(eol_1_reg_415),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .Q(\eol_1_reg_415_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \eol_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_213),
        .Q(eol_reg_286),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s_108 grp_reg_unsigned_short_s_fu_441
       (.D(D),
        .Q(d_read_reg_22),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s_109 grp_reg_unsigned_short_s_fu_447
       (.Q({grp_reg_unsigned_short_s_fu_447_n_3,grp_reg_unsigned_short_s_fu_447_n_4,grp_reg_unsigned_short_s_fu_447_n_5,grp_reg_unsigned_short_s_fu_447_n_6,grp_reg_unsigned_short_s_fu_447_n_7,grp_reg_unsigned_short_s_fu_447_n_8,grp_reg_unsigned_short_s_fu_447_n_9,grp_reg_unsigned_short_s_fu_447_n_10,grp_reg_unsigned_short_s_fu_447_n_11,grp_reg_unsigned_short_s_fu_447_n_12,grp_reg_unsigned_short_s_fu_447_n_13}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_720[0]_i_1 
       (.I0(\i_reg_242_reg_n_3_[0] ),
        .O(i_2_fu_492_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_2_reg_720[11]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln815_reg_688_reg_n_3_[0] ),
        .O(i_2_reg_7200));
  FDRE \i_2_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[0]),
        .Q(i_2_reg_720[0]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[10] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[10]),
        .Q(i_2_reg_720[10]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[11] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[11]),
        .Q(i_2_reg_720[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_2_reg_720_reg[11]_i_2 
       (.CI(\i_2_reg_720_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_2_reg_720_reg[11]_i_2_CO_UNCONNECTED [7:2],\i_2_reg_720_reg[11]_i_2_n_9 ,\i_2_reg_720_reg[11]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_720_reg[11]_i_2_O_UNCONNECTED [7:3],i_2_fu_492_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\i_reg_242_reg_n_3_[11] ,\i_reg_242_reg_n_3_[10] ,\i_reg_242_reg_n_3_[9] }));
  FDRE \i_2_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[1]),
        .Q(i_2_reg_720[1]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[2] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[2]),
        .Q(i_2_reg_720[2]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[3] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[3]),
        .Q(i_2_reg_720[3]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[4] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[4]),
        .Q(i_2_reg_720[4]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[5] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[5]),
        .Q(i_2_reg_720[5]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[6] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[6]),
        .Q(i_2_reg_720[6]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[7] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[7]),
        .Q(i_2_reg_720[7]),
        .R(1'b0));
  FDRE \i_2_reg_720_reg[8] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[8]),
        .Q(i_2_reg_720[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_2_reg_720_reg[8]_i_1 
       (.CI(\i_reg_242_reg_n_3_[0] ),
        .CI_TOP(1'b0),
        .CO({\i_2_reg_720_reg[8]_i_1_n_3 ,\i_2_reg_720_reg[8]_i_1_n_4 ,\i_2_reg_720_reg[8]_i_1_n_5 ,\i_2_reg_720_reg[8]_i_1_n_6 ,\i_2_reg_720_reg[8]_i_1_n_7 ,\i_2_reg_720_reg[8]_i_1_n_8 ,\i_2_reg_720_reg[8]_i_1_n_9 ,\i_2_reg_720_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_492_p2[8:1]),
        .S({\i_reg_242_reg_n_3_[8] ,\i_reg_242_reg_n_3_[7] ,\i_reg_242_reg_n_3_[6] ,\i_reg_242_reg_n_3_[5] ,\i_reg_242_reg_n_3_[4] ,\i_reg_242_reg_n_3_[3] ,\i_reg_242_reg_n_3_[2] ,\i_reg_242_reg_n_3_[1] }));
  FDRE \i_2_reg_720_reg[9] 
       (.C(ap_clk),
        .CE(i_2_reg_7200),
        .D(i_2_fu_492_p2[9]),
        .Q(i_2_reg_720[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_242[11]_i_1 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state10),
        .O(i_reg_242));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_242[11]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln815_fu_466_p2),
        .O(p_0_in));
  FDRE \i_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[0]),
        .Q(\i_reg_242_reg_n_3_[0] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[10]),
        .Q(\i_reg_242_reg_n_3_[10] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[11]),
        .Q(\i_reg_242_reg_n_3_[11] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[1]),
        .Q(\i_reg_242_reg_n_3_[1] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[2]),
        .Q(\i_reg_242_reg_n_3_[2] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[3]),
        .Q(\i_reg_242_reg_n_3_[3] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[4]),
        .Q(\i_reg_242_reg_n_3_[4] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[5]),
        .Q(\i_reg_242_reg_n_3_[5] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[6]),
        .Q(\i_reg_242_reg_n_3_[6] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[7]),
        .Q(\i_reg_242_reg_n_3_[7] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[8]),
        .Q(\i_reg_242_reg_n_3_[8] ),
        .R(i_reg_242));
  FDRE \i_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_720[9]),
        .Q(\i_reg_242_reg_n_3_[9] ),
        .R(i_reg_242));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln815_reg_688[0]_i_1 
       (.I0(rows_reg_662[4]),
        .I1(rows_reg_662[6]),
        .I2(rows_reg_662[3]),
        .I3(rows_reg_662[0]),
        .I4(\icmp_ln815_reg_688[0]_i_2_n_3 ),
        .I5(\icmp_ln815_reg_688[0]_i_3_n_3 ),
        .O(icmp_ln815_fu_466_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln815_reg_688[0]_i_2 
       (.I0(rows_reg_662[1]),
        .I1(rows_reg_662[9]),
        .I2(rows_reg_662[7]),
        .I3(rows_reg_662[2]),
        .O(\icmp_ln815_reg_688[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln815_reg_688[0]_i_3 
       (.I0(rows_reg_662[5]),
        .I1(rows_reg_662[10]),
        .I2(rows_reg_662[8]),
        .I3(rows_reg_662[11]),
        .O(\icmp_ln815_reg_688[0]_i_3_n_3 ));
  FDRE \icmp_ln815_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln815_fu_466_p2),
        .Q(\icmp_ln815_reg_688_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln820_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_212),
        .Q(\icmp_ln820_reg_739_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln844_1_reg_710[0]_i_1 
       (.I0(\icmp_ln844_1_reg_710_reg_n_3_[0] ),
        .I1(\icmp_ln844_1_reg_710[0]_i_2_n_3 ),
        .I2(\icmp_ln844_1_reg_710[0]_i_3_n_3 ),
        .I3(ColorMode_read_reg_656[1]),
        .I4(ColorMode_read_reg_656[0]),
        .I5(p_0_in),
        .O(\icmp_ln844_1_reg_710[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln844_1_reg_710[0]_i_2 
       (.I0(ColorMode_read_reg_656[7]),
        .I1(ColorMode_read_reg_656[6]),
        .I2(ColorMode_read_reg_656[4]),
        .I3(ColorMode_read_reg_656[5]),
        .O(\icmp_ln844_1_reg_710[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln844_1_reg_710[0]_i_3 
       (.I0(ColorMode_read_reg_656[3]),
        .I1(ColorMode_read_reg_656[2]),
        .O(\icmp_ln844_1_reg_710[0]_i_3_n_3 ));
  FDRE \icmp_ln844_1_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln844_1_reg_710[0]_i_1_n_3 ),
        .Q(\icmp_ln844_1_reg_710_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln844_reg_703[0]_i_1 
       (.I0(\icmp_ln844_reg_703_reg_n_3_[0] ),
        .I1(\icmp_ln844_1_reg_710[0]_i_2_n_3 ),
        .I2(ColorMode_read_reg_656[1]),
        .I3(ColorMode_read_reg_656[0]),
        .I4(\icmp_ln844_1_reg_710[0]_i_3_n_3 ),
        .I5(p_0_in),
        .O(\icmp_ln844_reg_703[0]_i_1_n_3 ));
  FDRE \icmp_ln844_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln844_reg_703[0]_i_1_n_3 ),
        .Q(\icmp_ln844_reg_703_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_275[0]_i_1 
       (.I0(j_reg_275_reg[0]),
        .O(j_2_fu_506_p2[0]));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_275[10]_i_1 
       (.I0(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state5),
        .I2(\icmp_ln815_reg_688_reg_n_3_[0] ),
        .I3(\j_reg_275[10]_i_4_n_3 ),
        .O(ap_NS_fsm117_out));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_275[10]_i_3 
       (.I0(j_reg_275_reg[10]),
        .I1(j_reg_275_reg[8]),
        .I2(j_reg_275_reg[6]),
        .I3(\j_reg_275[10]_i_5_n_3 ),
        .I4(j_reg_275_reg[7]),
        .I5(j_reg_275_reg[9]),
        .O(j_2_fu_506_p2[10]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \j_reg_275[10]_i_4 
       (.I0(\j_reg_275[10]_i_6_n_3 ),
        .I1(\j_reg_275[10]_i_7_n_3 ),
        .I2(\j_reg_275[10]_i_8_n_3 ),
        .I3(\j_reg_275[10]_i_9_n_3 ),
        .O(\j_reg_275[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_275[10]_i_5 
       (.I0(j_reg_275_reg[5]),
        .I1(j_reg_275_reg[3]),
        .I2(j_reg_275_reg[1]),
        .I3(j_reg_275_reg[0]),
        .I4(j_reg_275_reg[2]),
        .I5(j_reg_275_reg[4]),
        .O(\j_reg_275[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \j_reg_275[10]_i_6 
       (.I0(\i_reg_242_reg_n_3_[9] ),
        .I1(rows_reg_662[9]),
        .I2(rows_reg_662[11]),
        .I3(\i_reg_242_reg_n_3_[11] ),
        .I4(rows_reg_662[10]),
        .I5(\i_reg_242_reg_n_3_[10] ),
        .O(\j_reg_275[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \j_reg_275[10]_i_7 
       (.I0(\i_reg_242_reg_n_3_[6] ),
        .I1(rows_reg_662[6]),
        .I2(rows_reg_662[7]),
        .I3(\i_reg_242_reg_n_3_[7] ),
        .I4(rows_reg_662[8]),
        .I5(\i_reg_242_reg_n_3_[8] ),
        .O(\j_reg_275[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \j_reg_275[10]_i_8 
       (.I0(\i_reg_242_reg_n_3_[3] ),
        .I1(rows_reg_662[3]),
        .I2(rows_reg_662[4]),
        .I3(\i_reg_242_reg_n_3_[4] ),
        .I4(rows_reg_662[5]),
        .I5(\i_reg_242_reg_n_3_[5] ),
        .O(\j_reg_275[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_275[10]_i_9 
       (.I0(\i_reg_242_reg_n_3_[0] ),
        .I1(rows_reg_662[0]),
        .I2(rows_reg_662[2]),
        .I3(\i_reg_242_reg_n_3_[2] ),
        .I4(rows_reg_662[1]),
        .I5(\i_reg_242_reg_n_3_[1] ),
        .O(\j_reg_275[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_275[1]_i_1 
       (.I0(j_reg_275_reg[1]),
        .I1(j_reg_275_reg[0]),
        .O(j_2_fu_506_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_275[2]_i_1 
       (.I0(j_reg_275_reg[2]),
        .I1(j_reg_275_reg[0]),
        .I2(j_reg_275_reg[1]),
        .O(j_2_fu_506_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_275[3]_i_1 
       (.I0(j_reg_275_reg[3]),
        .I1(j_reg_275_reg[1]),
        .I2(j_reg_275_reg[0]),
        .I3(j_reg_275_reg[2]),
        .O(j_2_fu_506_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_275[4]_i_1 
       (.I0(j_reg_275_reg[4]),
        .I1(j_reg_275_reg[2]),
        .I2(j_reg_275_reg[0]),
        .I3(j_reg_275_reg[1]),
        .I4(j_reg_275_reg[3]),
        .O(j_2_fu_506_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_275[5]_i_1 
       (.I0(j_reg_275_reg[5]),
        .I1(j_reg_275_reg[3]),
        .I2(j_reg_275_reg[1]),
        .I3(j_reg_275_reg[0]),
        .I4(j_reg_275_reg[2]),
        .I5(j_reg_275_reg[4]),
        .O(j_2_fu_506_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_275[6]_i_1 
       (.I0(j_reg_275_reg[6]),
        .I1(\j_reg_275[10]_i_5_n_3 ),
        .O(j_2_fu_506_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_275[7]_i_1 
       (.I0(j_reg_275_reg[7]),
        .I1(\j_reg_275[10]_i_5_n_3 ),
        .I2(j_reg_275_reg[6]),
        .O(j_2_fu_506_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_275[8]_i_1 
       (.I0(j_reg_275_reg[8]),
        .I1(j_reg_275_reg[6]),
        .I2(\j_reg_275[10]_i_5_n_3 ),
        .I3(j_reg_275_reg[7]),
        .O(j_2_fu_506_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_275[9]_i_1 
       (.I0(j_reg_275_reg[9]),
        .I1(j_reg_275_reg[7]),
        .I2(\j_reg_275[10]_i_5_n_3 ),
        .I3(j_reg_275_reg[6]),
        .I4(j_reg_275_reg[8]),
        .O(j_2_fu_506_p2[9]));
  FDRE \j_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[0]),
        .Q(j_reg_275_reg[0]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[10]),
        .Q(j_reg_275_reg[10]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[1]),
        .Q(j_reg_275_reg[1]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[2]),
        .Q(j_reg_275_reg[2]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[3]),
        .Q(j_reg_275_reg[3]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[4]),
        .Q(j_reg_275_reg[4]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[5]),
        .Q(j_reg_275_reg[5]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[6]),
        .Q(j_reg_275_reg[6]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[7]),
        .Q(j_reg_275_reg[7]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[8]),
        .Q(j_reg_275_reg[8]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_2750),
        .D(j_2_fu_506_p2[9]),
        .Q(j_reg_275_reg[9]),
        .R(ap_NS_fsm117_out));
  FDRE \pix_val_V_0_2_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_0_2_fu_537_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_1_2_fu_554_p3[7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_757_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_2_4_fu_561_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[0]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[1]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[2]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[3]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[4]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[5]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[6]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_3_4_fu_595_p3[7]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[0]),
        .Q(in[32]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[1]),
        .Q(in[33]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[2]),
        .Q(in[34]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[3]),
        .Q(in[35]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[4]),
        .Q(in[36]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[5]),
        .Q(in[37]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[6]),
        .Q(in[38]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_4_3_fu_619_p3[7]),
        .Q(in[39]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[0]),
        .Q(in[40]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[1]),
        .Q(in[41]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[2]),
        .Q(in[42]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[3]),
        .Q(in[43]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[4]),
        .Q(in[44]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[5]),
        .Q(in[45]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[6]),
        .Q(in[46]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_7470),
        .D(pix_val_V_5_6_fu_633_p3[7]),
        .Q(in[47]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both_110 regslice_both_AXI_video_strm_V_data_V_U
       (.AXIvideo2MultiPixStream_U0_SrcYUV_write(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(pix_val_V_1_2_fu_554_p3),
        .E(eol_1_reg_415),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state3}),
        .SS(SS),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm[6]_i_4 (j_reg_275_reg),
        .\ap_CS_fsm[6]_i_4_0 (div_cast_i_reg_683),
        .\ap_CS_fsm_reg[5] (regslice_both_AXI_video_strm_V_data_V_U_n_152),
        .\ap_CS_fsm_reg[5]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .\ap_CS_fsm_reg[5]_1 (pix_val_V_0_2_reg_7470),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_3 (regslice_both_AXI_video_strm_V_data_V_U_n_218),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm[6]_i_2_n_3 ),
        .ap_NS_fsm117_out(ap_NS_fsm117_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_NS_fsm[6:5]),
        .ap_enable_reg_pp1_iter0_reg_0(ap_condition_213),
        .ap_enable_reg_pp1_iter0_reg_1(j_reg_2750),
        .ap_enable_reg_pp1_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_enable_reg_pp1_iter1_reg_1(\ap_CS_fsm[6]_i_4_n_3 ),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_3_reg_318_reg[47] ({regslice_both_AXI_video_strm_V_data_V_U_n_164,regslice_both_AXI_video_strm_V_data_V_U_n_165,regslice_both_AXI_video_strm_V_data_V_U_n_166,regslice_both_AXI_video_strm_V_data_V_U_n_167,regslice_both_AXI_video_strm_V_data_V_U_n_168,regslice_both_AXI_video_strm_V_data_V_U_n_169,regslice_both_AXI_video_strm_V_data_V_U_n_170,regslice_both_AXI_video_strm_V_data_V_U_n_171,regslice_both_AXI_video_strm_V_data_V_U_n_172,regslice_both_AXI_video_strm_V_data_V_U_n_173,regslice_both_AXI_video_strm_V_data_V_U_n_174,regslice_both_AXI_video_strm_V_data_V_U_n_175,regslice_both_AXI_video_strm_V_data_V_U_n_176,regslice_both_AXI_video_strm_V_data_V_U_n_177,regslice_both_AXI_video_strm_V_data_V_U_n_178,regslice_both_AXI_video_strm_V_data_V_U_n_179,regslice_both_AXI_video_strm_V_data_V_U_n_180,regslice_both_AXI_video_strm_V_data_V_U_n_181,regslice_both_AXI_video_strm_V_data_V_U_n_182,regslice_both_AXI_video_strm_V_data_V_U_n_183,regslice_both_AXI_video_strm_V_data_V_U_n_184,regslice_both_AXI_video_strm_V_data_V_U_n_185,regslice_both_AXI_video_strm_V_data_V_U_n_186,regslice_both_AXI_video_strm_V_data_V_U_n_187,regslice_both_AXI_video_strm_V_data_V_U_n_188,regslice_both_AXI_video_strm_V_data_V_U_n_189,regslice_both_AXI_video_strm_V_data_V_U_n_190,regslice_both_AXI_video_strm_V_data_V_U_n_191,regslice_both_AXI_video_strm_V_data_V_U_n_192,regslice_both_AXI_video_strm_V_data_V_U_n_193,regslice_both_AXI_video_strm_V_data_V_U_n_194,regslice_both_AXI_video_strm_V_data_V_U_n_195,regslice_both_AXI_video_strm_V_data_V_U_n_196,regslice_both_AXI_video_strm_V_data_V_U_n_197,regslice_both_AXI_video_strm_V_data_V_U_n_198,regslice_both_AXI_video_strm_V_data_V_U_n_199,regslice_both_AXI_video_strm_V_data_V_U_n_200,regslice_both_AXI_video_strm_V_data_V_U_n_201,regslice_both_AXI_video_strm_V_data_V_U_n_202,regslice_both_AXI_video_strm_V_data_V_U_n_203,regslice_both_AXI_video_strm_V_data_V_U_n_204,regslice_both_AXI_video_strm_V_data_V_U_n_205,regslice_both_AXI_video_strm_V_data_V_U_n_206,regslice_both_AXI_video_strm_V_data_V_U_n_207,regslice_both_AXI_video_strm_V_data_V_U_n_208,regslice_both_AXI_video_strm_V_data_V_U_n_209,regslice_both_AXI_video_strm_V_data_V_U_n_210,regslice_both_AXI_video_strm_V_data_V_U_n_211}),
        .\axi_data_V_5_reg_391_reg[0] (\eol_1_reg_415_reg_n_3_[0] ),
        .\axi_data_V_5_reg_391_reg[47] (\cmp7661_i_reg_699_reg_n_3_[0] ),
        .\axi_data_V_5_reg_391_reg[47]_0 (axi_data_V_5_ph_reg_354),
        .\axi_data_V_7_reg_329_reg[0] (\axi_data_V_7_reg_329[47]_i_4_n_3 ),
        .\axi_data_V_7_reg_329_reg[47] ({regslice_both_AXI_video_strm_V_data_V_U_n_72,regslice_both_AXI_video_strm_V_data_V_U_n_73,regslice_both_AXI_video_strm_V_data_V_U_n_74,regslice_both_AXI_video_strm_V_data_V_U_n_75,regslice_both_AXI_video_strm_V_data_V_U_n_76,regslice_both_AXI_video_strm_V_data_V_U_n_77,regslice_both_AXI_video_strm_V_data_V_U_n_78,regslice_both_AXI_video_strm_V_data_V_U_n_79,regslice_both_AXI_video_strm_V_data_V_U_n_80,regslice_both_AXI_video_strm_V_data_V_U_n_81,regslice_both_AXI_video_strm_V_data_V_U_n_82,regslice_both_AXI_video_strm_V_data_V_U_n_83,regslice_both_AXI_video_strm_V_data_V_U_n_84,regslice_both_AXI_video_strm_V_data_V_U_n_85,regslice_both_AXI_video_strm_V_data_V_U_n_86,regslice_both_AXI_video_strm_V_data_V_U_n_87,regslice_both_AXI_video_strm_V_data_V_U_n_88,regslice_both_AXI_video_strm_V_data_V_U_n_89,regslice_both_AXI_video_strm_V_data_V_U_n_90,regslice_both_AXI_video_strm_V_data_V_U_n_91,regslice_both_AXI_video_strm_V_data_V_U_n_92,regslice_both_AXI_video_strm_V_data_V_U_n_93,regslice_both_AXI_video_strm_V_data_V_U_n_94,regslice_both_AXI_video_strm_V_data_V_U_n_95,regslice_both_AXI_video_strm_V_data_V_U_n_96,regslice_both_AXI_video_strm_V_data_V_U_n_97,regslice_both_AXI_video_strm_V_data_V_U_n_98,regslice_both_AXI_video_strm_V_data_V_U_n_99,regslice_both_AXI_video_strm_V_data_V_U_n_100,regslice_both_AXI_video_strm_V_data_V_U_n_101,regslice_both_AXI_video_strm_V_data_V_U_n_102,regslice_both_AXI_video_strm_V_data_V_U_n_103,regslice_both_AXI_video_strm_V_data_V_U_n_104,regslice_both_AXI_video_strm_V_data_V_U_n_105,regslice_both_AXI_video_strm_V_data_V_U_n_106,regslice_both_AXI_video_strm_V_data_V_U_n_107,regslice_both_AXI_video_strm_V_data_V_U_n_108,regslice_both_AXI_video_strm_V_data_V_U_n_109,regslice_both_AXI_video_strm_V_data_V_U_n_110,regslice_both_AXI_video_strm_V_data_V_U_n_111,regslice_both_AXI_video_strm_V_data_V_U_n_112,regslice_both_AXI_video_strm_V_data_V_U_n_113,regslice_both_AXI_video_strm_V_data_V_U_n_114,regslice_both_AXI_video_strm_V_data_V_U_n_115,regslice_both_AXI_video_strm_V_data_V_U_n_116,regslice_both_AXI_video_strm_V_data_V_U_n_117,regslice_both_AXI_video_strm_V_data_V_U_n_118,regslice_both_AXI_video_strm_V_data_V_U_n_119}),
        .\axi_data_V_7_reg_329_reg[47]_0 (axi_data_V_7_reg_329),
        .\axi_data_V_7_reg_329_reg[47]_1 (axi_data_V_3_reg_318),
        .eol_reg_286(eol_reg_286),
        .\eol_reg_286_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_213),
        .\eol_reg_286_reg[0]_0 (\axi_last_V_8_reg_341_reg_n_3_[0] ),
        .\icmp_ln820_reg_739_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_212),
        .\icmp_ln820_reg_739_reg[0]_0 (\icmp_ln820_reg_739_reg_n_3_[0] ),
        .\icmp_ln844_1_reg_710_reg[0] (pix_val_V_0_2_fu_537_p3),
        .\icmp_ln844_1_reg_710_reg[0]_0 (pix_val_V_2_4_fu_561_p3),
        .\icmp_ln844_1_reg_710_reg[0]_1 (pix_val_V_3_4_fu_595_p3),
        .\icmp_ln844_reg_703_reg[0] (pix_val_V_4_3_fu_619_p3),
        .\icmp_ln844_reg_703_reg[0]_0 (pix_val_V_5_6_fu_633_p3),
        .\j_reg_275_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_162),
        .\j_reg_275_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_161),
        .\j_reg_275_reg[6] (regslice_both_AXI_video_strm_V_data_V_U_n_160),
        .\j_reg_275_reg[9] (regslice_both_AXI_video_strm_V_data_V_U_n_163),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\ap_CS_fsm[6]_i_6_n_3 ),
        .\pix_val_V_1_2_reg_752_reg[0] (\icmp_ln844_1_reg_710_reg_n_3_[0] ),
        .\pix_val_V_3_4_reg_762_reg[0] (\icmp_ln844_reg_703_reg_n_3_[0] ),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDATA_int_regslice(s_axis_video_TDATA_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .sof_5_fu_136(sof_5_fu_136),
        .sof_6_reg_298(sof_6_reg_298),
        .\sof_6_reg_298_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .\sof_6_reg_298_reg[0]_0 (\axi_data_V_7_reg_329[47]_i_3_n_3 ),
        .sof_reg_231(sof_reg_231),
        .\sof_reg_231_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .v_vcresampler_core_U0_srcImg_read(v_vcresampler_core_U0_srcImg_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1_111 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .Q(ap_CS_fsm_state8),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_3_reg_308(axi_last_V_3_reg_308),
        .\axi_last_V_3_reg_308_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .axi_last_V_5_ph_reg_366(axi_last_V_5_ph_reg_366),
        .\axi_last_V_5_reg_403_reg[0] (\cmp7661_i_reg_699_reg_n_3_[0] ),
        .\axi_last_V_8_reg_341_reg[0] (\axi_data_V_7_reg_329[47]_i_4_n_3 ),
        .\axi_last_V_8_reg_341_reg[0]_0 (\axi_data_V_7_reg_329[47]_i_3_n_3 ),
        .\axi_last_V_8_reg_341_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_218),
        .\axi_last_V_8_reg_341_reg[0]_2 (\axi_last_V_8_reg_341_reg_n_3_[0] ),
        .\eol_1_reg_415_reg[0] (\eol_1_ph_reg_378_reg_n_3_[0] ),
        .eol_reg_286(eol_reg_286),
        .\eol_reg_286_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\eol_reg_286_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1_112 regslice_both_AXI_video_strm_V_user_V_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_217),
        .Q(ap_CS_fsm_state2),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_reg_231(sof_reg_231),
        .\sof_reg_231_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_3));
  FDRE \rows_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_662[0]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_662[10]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[11]),
        .Q(rows_reg_662[11]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_662[1]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_662[2]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_662[3]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_662[4]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_662[5]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_662[6]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_662[7]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_662[8]),
        .R(1'b0));
  FDRE \rows_reg_662_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_662[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \sof_5_fu_136[0]_i_1 
       (.I0(sof_5_fu_136),
        .I1(\cmp7661_i_reg_699_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(p_0_in),
        .O(\sof_5_fu_136[0]_i_1_n_3 ));
  FDRE \sof_5_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_5_fu_136[0]_i_1_n_3 ),
        .Q(sof_5_fu_136),
        .R(1'b0));
  FDRE \sof_6_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(sof_6_reg_298),
        .R(1'b0));
  FDRE \sof_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .Q(sof_reg_231),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_Block_split4_proc
   (start_once_reg,
    Block_split4_proc_U0_ap_ready,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_sync_Block_split4_proc_U0_ap_ready,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    \ap_CS_fsm_reg[0]_0 ,
    in,
    SS,
    ap_clk,
    \ap_CS_fsm_reg[0]_1 ,
    ap_NS_fsm30_out,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    ap_start,
    start_for_v_vcresampler_core_U0_full_n,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    HwReg_ColorMode_c_full_n,
    HwReg_HeightIn_c_full_n,
    HwReg_Width_c_full_n,
    HwReg_HeightOut_c_full_n,
    HwReg_LineRate_c_full_n,
    Q);
  output start_once_reg;
  output Block_split4_proc_U0_ap_ready;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output ap_sync_Block_split4_proc_U0_ap_ready;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]in;
  input [0:0]SS;
  input ap_clk;
  input \ap_CS_fsm_reg[0]_1 ;
  input ap_NS_fsm30_out;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input ap_start;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input HwReg_ColorMode_c_full_n;
  input HwReg_HeightIn_c_full_n;
  input HwReg_Width_c_full_n;
  input HwReg_HeightOut_c_full_n;
  input HwReg_LineRate_c_full_n;
  input [7:0]Q;

  wire Block_split4_proc_U0_ap_ready;
  wire HwReg_ColorMode_c_full_n;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c_full_n;
  wire [7:0]Q;
  wire \SRL_SIG_reg[2][0]_srl3_i_5_n_3 ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm30_out;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_Block_split4_proc_U0_ap_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire [0:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT3 #(
    .INIT(8'hE0)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[2][0]_srl3_i_5_n_3 ),
        .I2(Q[0]),
        .O(in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_Block_split4_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(ap_sync_Block_split4_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hAAAAAAAA002AAAAA)) 
    int_ap_idle_i_4
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_start),
        .I5(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_3
       (.I0(ap_CS_fsm_state2),
        .I1(ap_NS_fsm30_out),
        .O(Block_split4_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_ColorMode_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_HeightIn_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__1
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_Width_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__12
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_HeightOut_c_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__13
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_LineRate_c_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_3__9 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I4(start_for_v_vcresampler_core_U0_full_n),
        .O(start_once_reg_reg_1));
  LUT6 #(
    .INIT(64'h00000000F4F0F0F0)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I5(Block_split4_proc_U0_ap_ready),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_CTRL_s_axi
   (DOUTADOUT,
    DOUTBDOUT,
    SS,
    \int_vfltCoeff_shift_reg[0]_0 ,
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg,
    ap_start,
    ap_NS_fsm,
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    int_ap_start_reg_0,
    \int_HeightIn_reg[11]_0 ,
    \int_Width_reg[11]_0 ,
    \int_HeightOut_reg[11]_0 ,
    \int_LineRate_reg[31]_0 ,
    \int_ColorMode_reg[7]_0 ,
    s_axi_CTRL_RDATA,
    vfltCoeff_q0,
    s_axi_CTRL_WREADY,
    int_vfltCoeff_ce1,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_AWREADY,
    interrupt,
    s_axi_CTRL_BVALID,
    ap_clk,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    ap_sync_ready,
    \int_vfltCoeff_shift_reg[0]_1 ,
    s_axi_CTRL_WSTRB,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_AWADDR,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    start_once_reg,
    start_for_v_vcresampler_core_U0_full_n,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    \ap_CS_fsm_reg[1] ,
    HwReg_Width_c18_empty_n,
    Q,
    HwReg_HeightIn_c17_empty_n,
    int_ap_idle_reg_0,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg_0,
    HwReg_Width_c20_full_n,
    HwReg_HeightOut_c21_full_n,
    int_ap_idle_reg_1,
    AXIvideo2MultiPixStream_U0_ap_start,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    ap_rst_n,
    ram_reg_0_63_0_0,
    ram_reg_0_63_15_15,
    ram_reg_0_63_0_0_0,
    ram_reg_0_63_1_1,
    ram_reg_0_63_1_1_0,
    ram_reg_0_63_2_2,
    ram_reg_0_63_2_2_0,
    ram_reg_0_63_3_3,
    ram_reg_0_63_3_3_0,
    ram_reg_0_63_4_4,
    ram_reg_0_63_4_4_0,
    ram_reg_0_63_5_5,
    ram_reg_0_63_5_5_0,
    ram_reg_0_63_6_6,
    ram_reg_0_63_6_6_0,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_8_8,
    ram_reg_0_63_8_8_0,
    ram_reg_0_63_9_9,
    ram_reg_0_63_9_9_0,
    ram_reg_0_63_10_10,
    ram_reg_0_63_10_10_0,
    ram_reg_0_63_11_11,
    ram_reg_0_63_11_11_0,
    ram_reg_0_63_12_12,
    ram_reg_0_63_12_12_0,
    ram_reg_0_63_13_13,
    ram_reg_0_63_13_13_0,
    ram_reg_0_63_14_14,
    ram_reg_0_63_14_14_0,
    ram_reg_0_63_15_15_0,
    ram_reg_0_63_15_15_1,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_RREADY);
  output [31:0]DOUTADOUT;
  output [31:0]DOUTBDOUT;
  output [0:0]SS;
  output \int_vfltCoeff_shift_reg[0]_0 ;
  output ap_sync_reg_Block_split4_proc_U0_ap_ready_reg;
  output ap_start;
  output [0:0]ap_NS_fsm;
  output ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output int_ap_start_reg_0;
  output [11:0]\int_HeightIn_reg[11]_0 ;
  output [11:0]\int_Width_reg[11]_0 ;
  output [11:0]\int_HeightOut_reg[11]_0 ;
  output [31:0]\int_LineRate_reg[31]_0 ;
  output [7:0]\int_ColorMode_reg[7]_0 ;
  output [31:0]s_axi_CTRL_RDATA;
  output [15:0]vfltCoeff_q0;
  output s_axi_CTRL_WREADY;
  output int_vfltCoeff_ce1;
  output s_axi_CTRL_RVALID;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_AWREADY;
  output interrupt;
  output s_axi_CTRL_BVALID;
  input ap_clk;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input ap_sync_ready;
  input \int_vfltCoeff_shift_reg[0]_1 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input [11:0]s_axi_CTRL_AWADDR;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input start_once_reg;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input \ap_CS_fsm_reg[1] ;
  input HwReg_Width_c18_empty_n;
  input [0:0]Q;
  input HwReg_HeightIn_c17_empty_n;
  input int_ap_idle_reg_0;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg_0;
  input HwReg_Width_c20_full_n;
  input HwReg_HeightOut_c21_full_n;
  input int_ap_idle_reg_1;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input [0:0]int_ap_idle_reg_2;
  input int_ap_idle_reg_3;
  input ap_rst_n;
  input ram_reg_0_63_0_0;
  input ram_reg_0_63_15_15;
  input ram_reg_0_63_0_0_0;
  input ram_reg_0_63_1_1;
  input ram_reg_0_63_1_1_0;
  input ram_reg_0_63_2_2;
  input ram_reg_0_63_2_2_0;
  input ram_reg_0_63_3_3;
  input ram_reg_0_63_3_3_0;
  input ram_reg_0_63_4_4;
  input ram_reg_0_63_4_4_0;
  input ram_reg_0_63_5_5;
  input ram_reg_0_63_5_5_0;
  input ram_reg_0_63_6_6;
  input ram_reg_0_63_6_6_0;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_8_8;
  input ram_reg_0_63_8_8_0;
  input ram_reg_0_63_9_9;
  input ram_reg_0_63_9_9_0;
  input ram_reg_0_63_10_10;
  input ram_reg_0_63_10_10_0;
  input ram_reg_0_63_11_11;
  input ram_reg_0_63_11_11_0;
  input ram_reg_0_63_12_12;
  input ram_reg_0_63_12_12_0;
  input ram_reg_0_63_13_13;
  input ram_reg_0_63_13_13_0;
  input ram_reg_0_63_14_14;
  input ram_reg_0_63_14_14_0;
  input ram_reg_0_63_15_15_0;
  input ram_reg_0_63_15_15_1;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input [11:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_RREADY;

  wire [7:0]ADDRBWRADDR;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [31:0]DOUTADOUT;
  wire [31:0]DOUTBDOUT;
  wire HwReg_HeightIn_c17_empty_n;
  wire HwReg_HeightOut_c21_full_n;
  wire HwReg_Width_c18_empty_n;
  wire HwReg_Width_c20_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready_reg;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  wire ar_hs;
  wire aw_hs;
  wire [7:1]data0;
  wire \int_ColorMode[0]_i_1_n_3 ;
  wire \int_ColorMode[1]_i_1_n_3 ;
  wire \int_ColorMode[2]_i_1_n_3 ;
  wire \int_ColorMode[3]_i_1_n_3 ;
  wire \int_ColorMode[4]_i_1_n_3 ;
  wire \int_ColorMode[5]_i_1_n_3 ;
  wire \int_ColorMode[6]_i_1_n_3 ;
  wire \int_ColorMode[7]_i_1_n_3 ;
  wire \int_ColorMode[7]_i_2_n_3 ;
  wire [7:0]\int_ColorMode_reg[7]_0 ;
  wire [15:0]int_HeightIn0;
  wire \int_HeightIn[15]_i_1_n_3 ;
  wire [11:0]\int_HeightIn_reg[11]_0 ;
  wire \int_HeightIn_reg_n_3_[12] ;
  wire \int_HeightIn_reg_n_3_[13] ;
  wire \int_HeightIn_reg_n_3_[14] ;
  wire \int_HeightIn_reg_n_3_[15] ;
  wire [15:0]int_HeightOut0;
  wire \int_HeightOut[15]_i_1_n_3 ;
  wire [11:0]\int_HeightOut_reg[11]_0 ;
  wire \int_HeightOut_reg_n_3_[12] ;
  wire \int_HeightOut_reg_n_3_[13] ;
  wire \int_HeightOut_reg_n_3_[14] ;
  wire \int_HeightOut_reg_n_3_[15] ;
  wire \int_LineRate[0]_i_1_n_3 ;
  wire \int_LineRate[10]_i_1_n_3 ;
  wire \int_LineRate[11]_i_1_n_3 ;
  wire \int_LineRate[12]_i_1_n_3 ;
  wire \int_LineRate[13]_i_1_n_3 ;
  wire \int_LineRate[14]_i_1_n_3 ;
  wire \int_LineRate[15]_i_1_n_3 ;
  wire \int_LineRate[16]_i_1_n_3 ;
  wire \int_LineRate[17]_i_1_n_3 ;
  wire \int_LineRate[18]_i_1_n_3 ;
  wire \int_LineRate[19]_i_1_n_3 ;
  wire \int_LineRate[1]_i_1_n_3 ;
  wire \int_LineRate[20]_i_1_n_3 ;
  wire \int_LineRate[21]_i_1_n_3 ;
  wire \int_LineRate[22]_i_1_n_3 ;
  wire \int_LineRate[23]_i_1_n_3 ;
  wire \int_LineRate[24]_i_1_n_3 ;
  wire \int_LineRate[25]_i_1_n_3 ;
  wire \int_LineRate[26]_i_1_n_3 ;
  wire \int_LineRate[27]_i_1_n_3 ;
  wire \int_LineRate[28]_i_1_n_3 ;
  wire \int_LineRate[29]_i_1_n_3 ;
  wire \int_LineRate[2]_i_1_n_3 ;
  wire \int_LineRate[30]_i_1_n_3 ;
  wire \int_LineRate[31]_i_1_n_3 ;
  wire \int_LineRate[31]_i_2_n_3 ;
  wire \int_LineRate[3]_i_1_n_3 ;
  wire \int_LineRate[4]_i_1_n_3 ;
  wire \int_LineRate[5]_i_1_n_3 ;
  wire \int_LineRate[6]_i_1_n_3 ;
  wire \int_LineRate[7]_i_1_n_3 ;
  wire \int_LineRate[8]_i_1_n_3 ;
  wire \int_LineRate[9]_i_1_n_3 ;
  wire [31:0]\int_LineRate_reg[31]_0 ;
  wire [15:0]int_Width0;
  wire \int_Width[15]_i_1_n_3 ;
  wire [11:0]\int_Width_reg[11]_0 ;
  wire \int_Width_reg_n_3_[12] ;
  wire \int_Width_reg_n_3_[13] ;
  wire \int_Width_reg_n_3_[14] ;
  wire \int_Width_reg_n_3_[15] ;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_done_i_3_n_3;
  wire int_ap_done_i_4_n_3;
  wire int_ap_done_i_5_n_3;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire int_ier9_out;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier[1]_i_3_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_ier_reg_n_3_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire int_vfltCoeff_ce1;
  wire int_vfltCoeff_n_67;
  wire int_vfltCoeff_n_68;
  wire int_vfltCoeff_n_69;
  wire int_vfltCoeff_n_70;
  wire int_vfltCoeff_n_71;
  wire int_vfltCoeff_n_72;
  wire int_vfltCoeff_n_73;
  wire int_vfltCoeff_n_74;
  wire int_vfltCoeff_n_75;
  wire int_vfltCoeff_n_76;
  wire int_vfltCoeff_n_77;
  wire int_vfltCoeff_n_78;
  wire int_vfltCoeff_n_79;
  wire int_vfltCoeff_n_80;
  wire int_vfltCoeff_n_81;
  wire int_vfltCoeff_n_82;
  wire int_vfltCoeff_n_83;
  wire int_vfltCoeff_n_84;
  wire int_vfltCoeff_n_85;
  wire int_vfltCoeff_n_86;
  wire int_vfltCoeff_n_87;
  wire int_vfltCoeff_n_88;
  wire int_vfltCoeff_n_89;
  wire int_vfltCoeff_n_90;
  wire int_vfltCoeff_n_91;
  wire int_vfltCoeff_n_92;
  wire int_vfltCoeff_n_93;
  wire int_vfltCoeff_n_94;
  wire int_vfltCoeff_n_95;
  wire int_vfltCoeff_n_96;
  wire int_vfltCoeff_n_97;
  wire int_vfltCoeff_n_98;
  wire int_vfltCoeff_read;
  wire int_vfltCoeff_read0;
  wire \int_vfltCoeff_shift_reg[0]_0 ;
  wire \int_vfltCoeff_shift_reg[0]_1 ;
  wire int_vfltCoeff_write_i_1_n_3;
  wire int_vfltCoeff_write_reg_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire interrupt;
  wire p_16_in;
  wire ram_reg_0_63_0_0;
  wire ram_reg_0_63_0_0_0;
  wire ram_reg_0_63_10_10;
  wire ram_reg_0_63_10_10_0;
  wire ram_reg_0_63_11_11;
  wire ram_reg_0_63_11_11_0;
  wire ram_reg_0_63_12_12;
  wire ram_reg_0_63_12_12_0;
  wire ram_reg_0_63_13_13;
  wire ram_reg_0_63_13_13_0;
  wire ram_reg_0_63_14_14;
  wire ram_reg_0_63_14_14_0;
  wire ram_reg_0_63_15_15;
  wire ram_reg_0_63_15_15_0;
  wire ram_reg_0_63_15_15_1;
  wire ram_reg_0_63_1_1;
  wire ram_reg_0_63_1_1_0;
  wire ram_reg_0_63_2_2;
  wire ram_reg_0_63_2_2_0;
  wire ram_reg_0_63_3_3;
  wire ram_reg_0_63_3_3_0;
  wire ram_reg_0_63_4_4;
  wire ram_reg_0_63_4_4_0;
  wire ram_reg_0_63_5_5;
  wire ram_reg_0_63_5_5_0;
  wire ram_reg_0_63_6_6;
  wire ram_reg_0_63_6_6_0;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire ram_reg_0_63_8_8;
  wire ram_reg_0_63_8_8_0;
  wire ram_reg_0_63_9_9;
  wire ram_reg_0_63_9_9_0;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_7_n_3 ;
  wire \rdata[31]_i_8_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire [15:0]vfltCoeff_q0;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[10] ;
  wire \waddr_reg_n_3_[11] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;
  wire \waddr_reg_n_3_[8] ;
  wire \waddr_reg_n_3_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(HwReg_Width_c18_empty_n),
        .I3(Q),
        .I4(HwReg_HeightIn_c17_empty_n),
        .O(ap_NS_fsm));
  LUT5 #(
    .INIT(32'h44404040)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .O(ap_sync_reg_Block_split4_proc_U0_ap_ready_reg));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_Block_split4_proc_U0_ap_ready_i_1
       (.I0(ap_start),
        .I1(ap_sync_ready),
        .I2(ap_rst_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[0]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(\int_ColorMode[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[1]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(\int_ColorMode[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[2]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(\int_ColorMode[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[3]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(\int_ColorMode[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[4]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(\int_ColorMode[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[5]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(\int_ColorMode[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[6]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(\int_ColorMode[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_ColorMode[7]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_ColorMode[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[7]_i_2 
       (.I0(\int_ColorMode_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(\int_ColorMode[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[0]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[1]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[2]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[3]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[4]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[5]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[6]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[7]_i_2_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[0]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_HeightIn0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[10]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_HeightIn0[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[11]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_HeightIn0[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[12]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_HeightIn0[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[13]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_HeightIn0[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[14]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_HeightIn0[14]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_HeightIn[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_HeightIn[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[15]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_HeightIn0[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[1]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_HeightIn0[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[2]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_HeightIn0[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[3]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_HeightIn0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[4]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_HeightIn0[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[5]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_HeightIn0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[6]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_HeightIn0[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[7]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_HeightIn0[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[8]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_HeightIn0[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[9]_i_1 
       (.I0(\int_HeightIn_reg[11]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_HeightIn0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[0] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[0]),
        .Q(\int_HeightIn_reg[11]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[10] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[10]),
        .Q(\int_HeightIn_reg[11]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[11] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[11]),
        .Q(\int_HeightIn_reg[11]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[12] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[12]),
        .Q(\int_HeightIn_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[13] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[13]),
        .Q(\int_HeightIn_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[14] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[14]),
        .Q(\int_HeightIn_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[15] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[15]),
        .Q(\int_HeightIn_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[1] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[1]),
        .Q(\int_HeightIn_reg[11]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[2] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[2]),
        .Q(\int_HeightIn_reg[11]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[3] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[3]),
        .Q(\int_HeightIn_reg[11]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[4] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[4]),
        .Q(\int_HeightIn_reg[11]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[5] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[5]),
        .Q(\int_HeightIn_reg[11]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[6] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[6]),
        .Q(\int_HeightIn_reg[11]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[7] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[7]),
        .Q(\int_HeightIn_reg[11]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[8] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[8]),
        .Q(\int_HeightIn_reg[11]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[9] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[9]),
        .Q(\int_HeightIn_reg[11]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[0]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_HeightOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[10]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_HeightOut0[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[11]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_HeightOut0[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[12]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_HeightOut0[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[13]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_HeightOut0[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[14]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_HeightOut0[14]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_HeightOut[15]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_HeightOut[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[15]_i_2 
       (.I0(\int_HeightOut_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_HeightOut0[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[1]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_HeightOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[2]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_HeightOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[3]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_HeightOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[4]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_HeightOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[5]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_HeightOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[6]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_HeightOut0[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[7]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_HeightOut0[7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[8]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_HeightOut0[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[9]_i_1 
       (.I0(\int_HeightOut_reg[11]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_HeightOut0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[0]),
        .Q(\int_HeightOut_reg[11]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[10] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[10]),
        .Q(\int_HeightOut_reg[11]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[11] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[11]),
        .Q(\int_HeightOut_reg[11]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[12] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[12]),
        .Q(\int_HeightOut_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[13] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[13]),
        .Q(\int_HeightOut_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[14] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[14]),
        .Q(\int_HeightOut_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[15] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[15]),
        .Q(\int_HeightOut_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[1]),
        .Q(\int_HeightOut_reg[11]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[2]),
        .Q(\int_HeightOut_reg[11]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[3]),
        .Q(\int_HeightOut_reg[11]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[4]),
        .Q(\int_HeightOut_reg[11]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[5]),
        .Q(\int_HeightOut_reg[11]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[6]),
        .Q(\int_HeightOut_reg[11]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[7]),
        .Q(\int_HeightOut_reg[11]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[8] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[8]),
        .Q(\int_HeightOut_reg[11]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[9] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[9]),
        .Q(\int_HeightOut_reg[11]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[0]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(\int_LineRate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[10]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(\int_LineRate[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[11]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(\int_LineRate[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[12]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(\int_LineRate[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[13]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(\int_LineRate[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[14]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(\int_LineRate[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[15]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(\int_LineRate[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [16]),
        .O(\int_LineRate[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [17]),
        .O(\int_LineRate[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [18]),
        .O(\int_LineRate[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [19]),
        .O(\int_LineRate[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[1]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(\int_LineRate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [20]),
        .O(\int_LineRate[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [21]),
        .O(\int_LineRate[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [22]),
        .O(\int_LineRate[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [23]),
        .O(\int_LineRate[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [24]),
        .O(\int_LineRate[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [25]),
        .O(\int_LineRate[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [26]),
        .O(\int_LineRate[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [27]),
        .O(\int_LineRate[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [28]),
        .O(\int_LineRate[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [29]),
        .O(\int_LineRate[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[2]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(\int_LineRate[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [30]),
        .O(\int_LineRate[30]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_LineRate[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_LineRate[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [31]),
        .O(\int_LineRate[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[3]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(\int_LineRate[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[4]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(\int_LineRate[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[5]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(\int_LineRate[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[6]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(\int_LineRate[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[7]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(\int_LineRate[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[8]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(\int_LineRate[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[9]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(\int_LineRate[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[0] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[0]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[10] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[10]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[11] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[11]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[12] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[12]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[13] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[13]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[14] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[14]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[15] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[15]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[16] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[16]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[17] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[17]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[18] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[18]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[19] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[19]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[1] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[1]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[20] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[20]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[21] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[21]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[22] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[22]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[23] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[23]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[24] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[24]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[25] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[25]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[26] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[26]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[27] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[27]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[28] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[28]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[29] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[29]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[2] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[2]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[30] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[30]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[31] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[31]_i_2_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[3] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[3]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[4] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[4]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[5] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[5]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[6] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[6]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[7] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[7]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[8] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[8]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[9] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[9]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[0]_i_1 
       (.I0(\int_Width_reg[11]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_Width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[10]_i_1 
       (.I0(\int_Width_reg[11]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_Width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[11]_i_1 
       (.I0(\int_Width_reg[11]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_Width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[12]_i_1 
       (.I0(\int_Width_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_Width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[13]_i_1 
       (.I0(\int_Width_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_Width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[14]_i_1 
       (.I0(\int_Width_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_Width0[14]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_Width[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_Width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[15]_i_2 
       (.I0(\int_Width_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_Width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[1]_i_1 
       (.I0(\int_Width_reg[11]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_Width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[2]_i_1 
       (.I0(\int_Width_reg[11]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_Width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[3]_i_1 
       (.I0(\int_Width_reg[11]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_Width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[4]_i_1 
       (.I0(\int_Width_reg[11]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_Width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[5]_i_1 
       (.I0(\int_Width_reg[11]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_Width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[6]_i_1 
       (.I0(\int_Width_reg[11]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_Width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[7]_i_1 
       (.I0(\int_Width_reg[11]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_Width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[8]_i_1 
       (.I0(\int_Width_reg[11]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_Width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[9]_i_1 
       (.I0(\int_Width_reg[11]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_Width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[0] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[0]),
        .Q(\int_Width_reg[11]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[10] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[10]),
        .Q(\int_Width_reg[11]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[11] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[11]),
        .Q(\int_Width_reg[11]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[12] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[12]),
        .Q(\int_Width_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[13] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[13]),
        .Q(\int_Width_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[14] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[14]),
        .Q(\int_Width_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[15] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[15]),
        .Q(\int_Width_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[1] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[1]),
        .Q(\int_Width_reg[11]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[2] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[2]),
        .Q(\int_Width_reg[11]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[3] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[3]),
        .Q(\int_Width_reg[11]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[4] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[4]),
        .Q(\int_Width_reg[11]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[5] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[5]),
        .Q(\int_Width_reg[11]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[6] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[6]),
        .Q(\int_Width_reg[11]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[7] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[7]),
        .Q(\int_Width_reg[11]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[8] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[8]),
        .Q(\int_Width_reg[11]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[9] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[9]),
        .Q(\int_Width_reg[11]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_3),
        .I1(int_ap_done_i_3_n_3),
        .I2(int_ap_done_i_4_n_3),
        .I3(int_ap_done_i_5_n_3),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(int_ap_done_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(int_ap_done_i_3_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(int_ap_done_i_4_n_3));
  LUT5 #(
    .INIT(32'h00000002)) 
    int_ap_done_i_5
       (.I0(ar_hs),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(int_ap_done_i_5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    int_ap_idle_i_1
       (.I0(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I1(Q),
        .I2(int_ap_idle_reg_1),
        .I3(AXIvideo2MultiPixStream_U0_ap_start),
        .I4(int_ap_idle_reg_2),
        .I5(int_ap_idle_reg_3),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_reg_0),
        .I1(ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg_0),
        .O(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start1),
        .I3(s_axi_CTRL_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT3 #(
    .INIT(8'h10)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\int_ier[1]_i_2_n_3 ),
        .O(int_ier9_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_ier[1]_i_2 
       (.I0(\int_ier[1]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[11] ),
        .I2(\waddr_reg_n_3_[10] ),
        .I3(\waddr_reg_n_3_[9] ),
        .I4(\waddr_reg_n_3_[8] ),
        .I5(p_16_in),
        .O(\int_ier[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[1]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\int_ier[1]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier9_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier9_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(\int_ier_reg_n_3_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\int_ier[1]_i_2_n_3 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[1] ),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_CTRL_s_axi_ram int_vfltCoeff
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D({int_vfltCoeff_n_67,int_vfltCoeff_n_68,int_vfltCoeff_n_69,int_vfltCoeff_n_70,int_vfltCoeff_n_71,int_vfltCoeff_n_72,int_vfltCoeff_n_73,int_vfltCoeff_n_74,int_vfltCoeff_n_75,int_vfltCoeff_n_76,int_vfltCoeff_n_77,int_vfltCoeff_n_78,int_vfltCoeff_n_79,int_vfltCoeff_n_80,int_vfltCoeff_n_81,int_vfltCoeff_n_82,int_vfltCoeff_n_83,int_vfltCoeff_n_84,int_vfltCoeff_n_85,int_vfltCoeff_n_86,int_vfltCoeff_n_87,int_vfltCoeff_n_88,int_vfltCoeff_n_89,int_vfltCoeff_n_90,int_vfltCoeff_n_91,int_vfltCoeff_n_92,int_vfltCoeff_n_93,int_vfltCoeff_n_94,int_vfltCoeff_n_95,int_vfltCoeff_n_96,int_vfltCoeff_n_97,int_vfltCoeff_n_98}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .Q({\waddr_reg_n_3_[9] ,\waddr_reg_n_3_[8] ,\waddr_reg_n_3_[7] ,\waddr_reg_n_3_[6] ,\waddr_reg_n_3_[5] ,\waddr_reg_n_3_[4] ,\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (int_vfltCoeff_write_reg_n_3),
        .\rdata_reg[0] (\rdata[0]_i_2_n_3 ),
        .\rdata_reg[0]_0 (\rdata[1]_i_3_n_3 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_0 ),
        .\rdata_reg[10] (\rdata[10]_i_2_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata[11]_i_2_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata[12]_i_2_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata[13]_i_2_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata[14]_i_2_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata[15]_i_2_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata[31]_i_3_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_0 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_3 ),
        .\rdata_reg[2]_0 (\rdata[7]_i_3_n_3 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\int_LineRate_reg[31]_0 [31:16]),
        .\rdata_reg[31]_1 (\rdata_reg[31]_1 ),
        .\rdata_reg[3] (\rdata[3]_i_2_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata[4]_i_2_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_0 ),
        .\rdata_reg[5] (\rdata[5]_i_2_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_0 ),
        .\rdata_reg[6] (\rdata[6]_i_2_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ),
        .\rdata_reg[8] (\rdata[8]_i_2_n_3 ),
        .\rdata_reg[8]_0 (\rdata[15]_i_3_n_3 ),
        .\rdata_reg[8]_1 (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_0 ),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[9:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    int_vfltCoeff_read_i_1
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(int_vfltCoeff_read0));
  FDRE int_vfltCoeff_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_read0),
        .Q(int_vfltCoeff_read),
        .R(SS));
  FDRE \int_vfltCoeff_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_vfltCoeff_shift_reg[0]_1 ),
        .Q(\int_vfltCoeff_shift_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    int_vfltCoeff_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(p_16_in),
        .I4(int_vfltCoeff_write_reg_n_3),
        .O(int_vfltCoeff_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    int_vfltCoeff_write_i_2
       (.I0(rstate[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_CTRL_WVALID),
        .O(p_16_in));
  FDRE int_vfltCoeff_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_write_i_1_n_3),
        .Q(int_vfltCoeff_write_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(ap_NS_fsm),
        .I1(HwReg_Width_c20_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(ap_NS_fsm),
        .I1(HwReg_HeightOut_c21_full_n),
        .O(internal_full_n_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_0_0_i_1
       (.I0(DOUTBDOUT[16]),
        .I1(ram_reg_0_63_0_0),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[0]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_0_0_0),
        .O(vfltCoeff_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_10_10_i_1
       (.I0(DOUTBDOUT[26]),
        .I1(ram_reg_0_63_10_10),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[10]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_10_10_0),
        .O(vfltCoeff_q0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_11_11_i_1
       (.I0(DOUTBDOUT[27]),
        .I1(ram_reg_0_63_11_11),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[11]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_11_11_0),
        .O(vfltCoeff_q0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_12_12_i_1
       (.I0(DOUTBDOUT[28]),
        .I1(ram_reg_0_63_12_12),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[12]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_12_12_0),
        .O(vfltCoeff_q0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_13_13_i_1
       (.I0(DOUTBDOUT[29]),
        .I1(ram_reg_0_63_13_13),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[13]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_13_13_0),
        .O(vfltCoeff_q0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_14_14_i_1
       (.I0(DOUTBDOUT[30]),
        .I1(ram_reg_0_63_14_14),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[14]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_14_14_0),
        .O(vfltCoeff_q0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_15_15_i_1
       (.I0(DOUTBDOUT[31]),
        .I1(ram_reg_0_63_15_15_0),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[15]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_15_15_1),
        .O(vfltCoeff_q0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_1_1_i_1
       (.I0(DOUTBDOUT[17]),
        .I1(ram_reg_0_63_1_1),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[1]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_1_1_0),
        .O(vfltCoeff_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_2_2_i_1
       (.I0(DOUTBDOUT[18]),
        .I1(ram_reg_0_63_2_2),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[2]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_2_2_0),
        .O(vfltCoeff_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_3_3_i_1
       (.I0(DOUTBDOUT[19]),
        .I1(ram_reg_0_63_3_3),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[3]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_3_3_0),
        .O(vfltCoeff_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_4_4_i_1
       (.I0(DOUTBDOUT[20]),
        .I1(ram_reg_0_63_4_4),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[4]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_4_4_0),
        .O(vfltCoeff_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_5_5_i_1
       (.I0(DOUTBDOUT[21]),
        .I1(ram_reg_0_63_5_5),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[5]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_5_5_0),
        .O(vfltCoeff_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_6_6_i_1
       (.I0(DOUTBDOUT[22]),
        .I1(ram_reg_0_63_6_6),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[6]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_6_6_0),
        .O(vfltCoeff_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_7_7_i_1
       (.I0(DOUTBDOUT[23]),
        .I1(ram_reg_0_63_7_7),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[7]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_7_7_0),
        .O(vfltCoeff_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_8_8_i_1
       (.I0(DOUTBDOUT[24]),
        .I1(ram_reg_0_63_8_8),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[8]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_8_8_0),
        .O(vfltCoeff_q0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_9_9_i_1
       (.I0(DOUTBDOUT[25]),
        .I1(ram_reg_0_63_9_9),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[9]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_9_9_0),
        .O(vfltCoeff_q0[9]));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(\rdata[0]_i_5_n_3 ),
        .I4(\rdata[0]_i_6_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_4 
       (.I0(\int_HeightOut_reg[11]_0 [0]),
        .I1(\int_ColorMode_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(ap_start),
        .I5(\int_HeightIn_reg[11]_0 [0]),
        .O(\rdata[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[0]_i_5 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(\int_Width_reg[11]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_LineRate_reg[31]_0 [0]),
        .O(\rdata[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(int_gie_reg_n_3),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_isr_reg_n_3_[0] ),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[10]_i_2 
       (.I0(\int_HeightIn_reg[11]_0 [10]),
        .I1(\int_Width_reg[11]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg[11]_0 [10]),
        .I5(\int_LineRate_reg[31]_0 [10]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[11]_i_2 
       (.I0(\int_HeightIn_reg[11]_0 [11]),
        .I1(\int_Width_reg[11]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg[11]_0 [11]),
        .I5(\int_LineRate_reg[31]_0 [11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[12]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[12] ),
        .I1(\int_Width_reg_n_3_[12] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[12] ),
        .I5(\int_LineRate_reg[31]_0 [12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[13]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[13] ),
        .I1(\int_Width_reg_n_3_[13] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[13] ),
        .I5(\int_LineRate_reg[31]_0 [13]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[14]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[14] ),
        .I1(\int_Width_reg_n_3_[14] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[14] ),
        .I5(\int_LineRate_reg[31]_0 [14]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[15]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[15] ),
        .I1(\int_Width_reg_n_3_[15] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[15] ),
        .I5(\int_LineRate_reg[31]_0 [15]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000220)) 
    \rdata[15]_i_3 
       (.I0(\rdata[31]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF0000000CCCCAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(\rdata[1]_i_6_n_3 ),
        .I2(int_ap_done_i_3_n_3),
        .I3(\int_isr_reg_n_3_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[1]_i_3 
       (.I0(\rdata[31]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[1]_i_5 
       (.I0(\int_HeightOut_reg[11]_0 [1]),
        .I1(\int_ColorMode_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[1]),
        .I5(\int_HeightIn_reg[11]_0 [1]),
        .O(\rdata[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[1]_i_6 
       (.I0(\int_ier_reg_n_3_[1] ),
        .I1(\int_Width_reg[11]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_LineRate_reg[31]_0 [1]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0CF0AAAA0C00AAAA)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_4_n_3 ),
        .I1(\int_Width_reg[11]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[2]_i_4 
       (.I0(\int_HeightOut_reg[11]_0 [2]),
        .I1(\int_ColorMode_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[2]),
        .I5(\int_HeightIn_reg[11]_0 [2]),
        .O(\rdata[2]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[1]),
        .I3(int_vfltCoeff_read),
        .O(\rdata[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata[31]_i_7_n_3 ),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[31]_i_7 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_8 
       (.I0(rstate[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(int_ap_done_i_4_n_3),
        .O(\rdata[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[31]_i_9 
       (.I0(s_axi_CTRL_WVALID),
        .I1(int_vfltCoeff_write_reg_n_3),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(int_vfltCoeff_ce1));
  LUT6 #(
    .INIT(64'h0CF0AAAA0C00AAAA)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_4_n_3 ),
        .I1(\int_Width_reg[11]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[3]_i_4 
       (.I0(\int_HeightOut_reg[11]_0 [3]),
        .I1(\int_ColorMode_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[3]),
        .I5(\int_HeightIn_reg[11]_0 [3]),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEFAAAAAAEAAAAAA)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_4_n_3 ),
        .I1(\int_Width_reg[11]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[4]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ColorMode_reg[7]_0 [4]),
        .I3(\int_HeightOut_reg[11]_0 [4]),
        .I4(\int_HeightIn_reg[11]_0 [4]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEFAAAAAAEAAAAAA)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_4_n_3 ),
        .I1(\int_Width_reg[11]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[5]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ColorMode_reg[7]_0 [5]),
        .I3(\int_HeightOut_reg[11]_0 [5]),
        .I4(\int_HeightIn_reg[11]_0 [5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEFAAAAAAEAAAAAA)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_3 ),
        .I1(\int_Width_reg[11]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[6]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ColorMode_reg[7]_0 [6]),
        .I3(\int_HeightOut_reg[11]_0 [6]),
        .I4(\int_HeightIn_reg[11]_0 [6]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0CF0AAAA0C00AAAA)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_5_n_3 ),
        .I1(\int_Width_reg[11]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [7]),
        .O(\rdata[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[7]_i_3 
       (.I0(\rdata[31]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[7]_i_5 
       (.I0(\int_HeightOut_reg[11]_0 [7]),
        .I1(\int_ColorMode_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[7]),
        .I5(\int_HeightIn_reg[11]_0 [7]),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[8]_i_2 
       (.I0(\int_HeightIn_reg[11]_0 [8]),
        .I1(\int_Width_reg[11]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg[11]_0 [8]),
        .I5(\int_LineRate_reg[31]_0 [8]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[9]_i_2 
       (.I0(\int_HeightIn_reg[11]_0 [9]),
        .I1(\int_Width_reg[11]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg[11]_0 [9]),
        .I5(\int_LineRate_reg[31]_0 [9]),
        .O(\rdata[9]_i_2_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_98),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_88),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_87),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_86),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_85),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_84),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_83),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_82),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_81),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_80),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_79),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_97),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_78),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_77),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_76),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_75),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_74),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_73),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_72),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_71),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_70),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_69),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_96),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_68),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_67),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_95),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_94),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_93),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_92),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_91),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_90),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_89),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0000DF8A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(int_vfltCoeff_read),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(int_vfltCoeff_read),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(s_axi_CTRL_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_CTRL_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[11]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_CTRL_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_CTRL_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .O(\wstate[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_CTRL_s_axi_ram
   (DOUTADOUT,
    DOUTBDOUT,
    D,
    ar_hs,
    ap_clk,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_1 ,
    s_axi_CTRL_ARADDR,
    rstate,
    s_axi_CTRL_ARVALID,
    Q,
    s_axi_CTRL_WSTRB,
    wstate,
    s_axi_CTRL_WVALID,
    \gen_write[1].mem_reg_0 );
  output [31:0]DOUTADOUT;
  output [31:0]DOUTBDOUT;
  output [31:0]D;
  output ar_hs;
  input ap_clk;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[31]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_1 ;
  input [7:0]s_axi_CTRL_ARADDR;
  input [1:0]rstate;
  input s_axi_CTRL_ARVALID;
  input [7:0]Q;
  input [3:0]s_axi_CTRL_WSTRB;
  input [1:0]wstate;
  input s_axi_CTRL_WVALID;
  input \gen_write[1].mem_reg_0 ;

  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOUTADOUT;
  wire [31:0]DOUTBDOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_17_n_3 ;
  wire \gen_write[1].mem_reg_i_18_n_3 ;
  wire \gen_write[1].mem_reg_i_19_n_3 ;
  wire \gen_write[1].mem_reg_i_20_n_3 ;
  wire [7:0]int_vfltCoeff_address1;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire [15:0]\rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "int_vfltCoeff/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,int_vfltCoeff_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_write[1].mem_reg_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_write[1].mem_reg_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_write[1].mem_reg_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_write[1].mem_reg_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_write[1].mem_reg_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_write[1].mem_reg_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DINADIN(s_axi_CTRL_WDATA),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(\NLW_gen_write[1].mem_reg_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_write[1].mem_reg_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_write[1].mem_reg_i_17_n_3 ,\gen_write[1].mem_reg_i_18_n_3 ,\gen_write[1].mem_reg_i_19_n_3 ,\gen_write[1].mem_reg_i_20_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[7]),
        .O(int_vfltCoeff_address1[7]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_17 
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_18 
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_19 
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[6]),
        .O(int_vfltCoeff_address1[6]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_20 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[5]),
        .O(int_vfltCoeff_address1[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[4]),
        .O(int_vfltCoeff_address1[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(int_vfltCoeff_address1[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(int_vfltCoeff_address1[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(int_vfltCoeff_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(int_vfltCoeff_address1[0]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[0]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[10]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[11]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[11]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[12]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[13]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[14]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[15]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[31]_0 [0]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[16]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[16]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[31]_0 [1]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[17]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[17] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[31]_0 [2]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[18]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[18] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[31]_0 [3]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[19]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[19] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[1]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[31]_0 [4]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[20]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[20] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[31]_0 [5]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[21]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[21] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[31]_0 [6]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[22]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[22] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[31]_0 [7]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[23]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[23] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[31]_0 [8]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[24]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[24] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[31]_0 [9]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[25]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[25] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[31]_0 [10]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[26]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[26] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[31]_0 [11]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[27]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[27] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[31]_0 [12]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[28]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[28] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[31]_0 [13]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[29]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[29] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[2]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[31]_0 [14]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[30]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[30] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[31]_0 [15]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOUTADOUT[31]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[31]_1 ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[31]_i_4 
       (.I0(rstate[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[3]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[4]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[5]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[6]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[7]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[8]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[8]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOUTADOUT[9]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[9]_0 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_MultiPixStream2AXIvideo
   (\icmp_ln938_reg_677_reg[0]_0 ,
    \B_V_data_1_state_reg[0] ,
    ap_condition_257,
    MultiPixStream2AXIvideo_U0_ap_done,
    Q,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    E,
    internal_full_n_reg,
    mOutPtr110_out,
    mOutPtr110_out_0,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    OutYUV_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    ColorMode_vcr_c19_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_HeightOut_c21_empty_n,
    HwReg_Width_c20_empty_n,
    \mOutPtr_reg[4] ,
    internal_full_n,
    OutYUV_full_n,
    start_once_reg,
    \mOutPtr_reg[1] ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    out,
    D,
    \d_read_reg_22_reg[11] ,
    \d_read_reg_22_reg[11]_0 );
  output \icmp_ln938_reg_677_reg[0]_0 ;
  output \B_V_data_1_state_reg[0] ;
  output ap_condition_257;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]Q;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]E;
  output internal_full_n_reg;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output [47:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input OutYUV_empty_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input ColorMode_vcr_c19_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_HeightOut_c21_empty_n;
  input HwReg_Width_c20_empty_n;
  input \mOutPtr_reg[4] ;
  input internal_full_n;
  input OutYUV_full_n;
  input start_once_reg;
  input \mOutPtr_reg[1] ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [47:0]out;
  input [7:0]D;
  input [10:0]\d_read_reg_22_reg[11] ;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire [7:0]ColorMode_read_reg_635;
  wire ColorMode_vcr_c19_empty_n;
  wire [7:0]D;
  wire [0:0]E;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_Width_c20_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state8;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_condition_257;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3_reg_n_3;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2_n_3 ;
  wire ap_rst_n;
  wire \cmp31208_i_reg_654_reg_n_3_[0] ;
  wire [11:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[11] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire [15:0]data1;
  wire [10:0]div217_i_reg_644;
  wire grp_reg_unsigned_short_s_fu_294_n_13;
  wire grp_reg_unsigned_short_s_fu_294_n_15;
  wire grp_reg_unsigned_short_s_fu_294_n_16;
  wire grp_reg_unsigned_short_s_fu_294_n_17;
  wire grp_reg_unsigned_short_s_fu_294_n_18;
  wire grp_reg_unsigned_short_s_fu_294_n_19;
  wire grp_reg_unsigned_short_s_fu_294_n_20;
  wire grp_reg_unsigned_short_s_fu_294_n_21;
  wire grp_reg_unsigned_short_s_fu_294_n_22;
  wire grp_reg_unsigned_short_s_fu_294_n_23;
  wire grp_reg_unsigned_short_s_fu_294_n_24;
  wire grp_reg_unsigned_short_s_fu_294_n_25;
  wire grp_reg_unsigned_short_s_fu_294_n_26;
  wire grp_reg_unsigned_short_s_fu_294_n_8;
  wire grp_reg_unsigned_short_s_fu_294_n_9;
  wire [11:0]i_1_fu_331_p2;
  wire [11:0]i_1_reg_658;
  wire i_1_reg_6580;
  wire \i_1_reg_658_reg[11]_i_2_n_10 ;
  wire \i_1_reg_658_reg[11]_i_2_n_9 ;
  wire \i_1_reg_658_reg[8]_i_1_n_10 ;
  wire \i_1_reg_658_reg[8]_i_1_n_3 ;
  wire \i_1_reg_658_reg[8]_i_1_n_4 ;
  wire \i_1_reg_658_reg[8]_i_1_n_5 ;
  wire \i_1_reg_658_reg[8]_i_1_n_6 ;
  wire \i_1_reg_658_reg[8]_i_1_n_7 ;
  wire \i_1_reg_658_reg[8]_i_1_n_8 ;
  wire \i_1_reg_658_reg[8]_i_1_n_9 ;
  wire i_reg_183;
  wire \i_reg_183_reg_n_3_[0] ;
  wire \i_reg_183_reg_n_3_[10] ;
  wire \i_reg_183_reg_n_3_[11] ;
  wire \i_reg_183_reg_n_3_[1] ;
  wire \i_reg_183_reg_n_3_[2] ;
  wire \i_reg_183_reg_n_3_[3] ;
  wire \i_reg_183_reg_n_3_[4] ;
  wire \i_reg_183_reg_n_3_[5] ;
  wire \i_reg_183_reg_n_3_[6] ;
  wire \i_reg_183_reg_n_3_[7] ;
  wire \i_reg_183_reg_n_3_[8] ;
  wire \i_reg_183_reg_n_3_[9] ;
  wire icmp_ln938_fu_355_p2;
  wire \icmp_ln938_reg_677[0]_i_2_n_3 ;
  wire \icmp_ln938_reg_677[0]_i_3_n_3 ;
  wire \icmp_ln938_reg_677[0]_i_4_n_3 ;
  wire \icmp_ln938_reg_677[0]_i_5_n_3 ;
  wire \icmp_ln938_reg_677_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0] ;
  wire \icmp_ln938_reg_677_reg[0]_0 ;
  wire icmp_ln951_reg_681;
  wire \icmp_ln951_reg_681[0]_i_2_n_3 ;
  wire \icmp_ln951_reg_681[0]_i_3_n_3 ;
  wire \icmp_ln951_reg_681[0]_i_4_n_3 ;
  wire \icmp_ln951_reg_681[0]_i_5_n_3 ;
  wire icmp_ln951_reg_681_pp0_iter1_reg;
  wire \int_isr[0]_i_4_n_3 ;
  wire \int_isr[0]_i_5_n_3 ;
  wire \int_isr[0]_i_6_n_3 ;
  wire \int_isr[0]_i_7_n_3 ;
  wire \int_isr[0]_i_8_n_3 ;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire [10:0]j_1_fu_345_p2;
  wire j_reg_1940;
  wire \j_reg_194[10]_i_5_n_3 ;
  wire [10:0]j_reg_194_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[4] ;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire [47:0]out;
  wire p_11_in;
  wire [39:32]p_Result_12_1_1_i_fu_575_p5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire [11:0]rows_reg_639;
  wire sof_3_reg_205;
  wire sof_fu_126;
  wire \sof_fu_126[0]_i_1_n_3 ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [11:0]sub_i_fu_319_p2;
  wire [11:0]sub_i_reg_649;
  wire trunc_ln145_1_reg_6910;
  wire [7:0]trunc_ln145_2_reg_697;
  wire [7:0]trunc_ln145_3_reg_704;
  wire [7:0]trunc_ln145_4_reg_711;
  wire [7:0]trunc_ln145_reg_686;
  wire [7:2]\NLW_i_1_reg_658_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_1_reg_658_reg[11]_i_2_O_UNCONNECTED ;

  FDRE \ColorMode_read_reg_635_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(ColorMode_read_reg_635[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(ColorMode_read_reg_635[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(ColorMode_read_reg_635[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(ColorMode_read_reg_635[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(ColorMode_read_reg_635[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(ColorMode_read_reg_635[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(ColorMode_read_reg_635[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_635_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(ColorMode_read_reg_635[7]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[0]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[8]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[1]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[9]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[2]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[10]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[3]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[11]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[4]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[12]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[5]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[13]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[6]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[14]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00F100E0)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2 
       (.I0(ColorMode_read_reg_635[0]),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .I2(out[7]),
        .I3(\icmp_ln938_reg_677_reg[0]_0 ),
        .I4(out[15]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1_n_3 ),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1_n_3 ),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1_n_3 ),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1_n_3 ),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1_n_3 ),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1_n_3 ),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1_n_3 ),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_257),
        .D(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2_n_3 ),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \cmp31208_i_reg_654_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_294_n_26),
        .Q(\cmp31208_i_reg_654_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_25),
        .Q(div217_i_reg_644[0]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_15),
        .Q(div217_i_reg_644[10]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_24),
        .Q(div217_i_reg_644[1]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_23),
        .Q(div217_i_reg_644[2]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_22),
        .Q(div217_i_reg_644[3]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_21),
        .Q(div217_i_reg_644[4]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_20),
        .Q(div217_i_reg_644[5]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_19),
        .Q(div217_i_reg_644[6]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_18),
        .Q(div217_i_reg_644[7]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_17),
        .Q(div217_i_reg_644[8]),
        .R(1'b0));
  FDRE \div217_i_reg_644_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_16),
        .Q(div217_i_reg_644[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_288
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s_97 grp_reg_unsigned_short_s_fu_294
       (.D({sub_i_fu_319_p2[11:7],grp_reg_unsigned_short_s_fu_294_n_8,grp_reg_unsigned_short_s_fu_294_n_9,sub_i_fu_319_p2[4:2],grp_reg_unsigned_short_s_fu_294_n_13,sub_i_fu_319_p2[0]}),
        .Q({grp_reg_unsigned_short_s_fu_294_n_15,grp_reg_unsigned_short_s_fu_294_n_16,grp_reg_unsigned_short_s_fu_294_n_17,grp_reg_unsigned_short_s_fu_294_n_18,grp_reg_unsigned_short_s_fu_294_n_19,grp_reg_unsigned_short_s_fu_294_n_20,grp_reg_unsigned_short_s_fu_294_n_21,grp_reg_unsigned_short_s_fu_294_n_22,grp_reg_unsigned_short_s_fu_294_n_23,grp_reg_unsigned_short_s_fu_294_n_24,grp_reg_unsigned_short_s_fu_294_n_25}),
        .ap_clk(ap_clk),
        .\cmp31208_i_reg_654_reg[0] (grp_reg_unsigned_short_s_fu_294_n_26),
        .\cmp31208_i_reg_654_reg[0]_0 (\cmp31208_i_reg_654_reg_n_3_[0] ),
        .\cmp31208_i_reg_654_reg[0]_1 (ap_CS_fsm_state2),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_658[0]_i_1 
       (.I0(\i_reg_183_reg_n_3_[0] ),
        .O(i_1_fu_331_p2[0]));
  FDRE \i_1_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[0]),
        .Q(i_1_reg_658[0]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[10]),
        .Q(i_1_reg_658[10]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[11] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[11]),
        .Q(i_1_reg_658[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_1_reg_658_reg[11]_i_2 
       (.CI(\i_1_reg_658_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_1_reg_658_reg[11]_i_2_CO_UNCONNECTED [7:2],\i_1_reg_658_reg[11]_i_2_n_9 ,\i_1_reg_658_reg[11]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_reg_658_reg[11]_i_2_O_UNCONNECTED [7:3],i_1_fu_331_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\i_reg_183_reg_n_3_[11] ,\i_reg_183_reg_n_3_[10] ,\i_reg_183_reg_n_3_[9] }));
  FDRE \i_1_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[1]),
        .Q(i_1_reg_658[1]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[2]),
        .Q(i_1_reg_658[2]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[3]),
        .Q(i_1_reg_658[3]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[4]),
        .Q(i_1_reg_658[4]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[5]),
        .Q(i_1_reg_658[5]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[6]),
        .Q(i_1_reg_658[6]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[7]),
        .Q(i_1_reg_658[7]),
        .R(1'b0));
  FDRE \i_1_reg_658_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[8]),
        .Q(i_1_reg_658[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_1_reg_658_reg[8]_i_1 
       (.CI(\i_reg_183_reg_n_3_[0] ),
        .CI_TOP(1'b0),
        .CO({\i_1_reg_658_reg[8]_i_1_n_3 ,\i_1_reg_658_reg[8]_i_1_n_4 ,\i_1_reg_658_reg[8]_i_1_n_5 ,\i_1_reg_658_reg[8]_i_1_n_6 ,\i_1_reg_658_reg[8]_i_1_n_7 ,\i_1_reg_658_reg[8]_i_1_n_8 ,\i_1_reg_658_reg[8]_i_1_n_9 ,\i_1_reg_658_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_331_p2[8:1]),
        .S({\i_reg_183_reg_n_3_[8] ,\i_reg_183_reg_n_3_[7] ,\i_reg_183_reg_n_3_[6] ,\i_reg_183_reg_n_3_[5] ,\i_reg_183_reg_n_3_[4] ,\i_reg_183_reg_n_3_[3] ,\i_reg_183_reg_n_3_[2] ,\i_reg_183_reg_n_3_[1] }));
  FDRE \i_1_reg_658_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_6580),
        .D(i_1_fu_331_p2[9]),
        .Q(i_1_reg_658[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_183[11]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state8),
        .O(i_reg_183));
  FDRE \i_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[0]),
        .Q(\i_reg_183_reg_n_3_[0] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[10]),
        .Q(\i_reg_183_reg_n_3_[10] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[11]),
        .Q(\i_reg_183_reg_n_3_[11] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[1]),
        .Q(\i_reg_183_reg_n_3_[1] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[2]),
        .Q(\i_reg_183_reg_n_3_[2] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[3]),
        .Q(\i_reg_183_reg_n_3_[3] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[4]),
        .Q(\i_reg_183_reg_n_3_[4] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[5]),
        .Q(\i_reg_183_reg_n_3_[5] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[6]),
        .Q(\i_reg_183_reg_n_3_[6] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[7]),
        .Q(\i_reg_183_reg_n_3_[7] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[8]),
        .Q(\i_reg_183_reg_n_3_[8] ),
        .R(i_reg_183));
  FDRE \i_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_658[9]),
        .Q(\i_reg_183_reg_n_3_[9] ),
        .R(i_reg_183));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln938_reg_677[0]_i_1 
       (.I0(\icmp_ln938_reg_677[0]_i_2_n_3 ),
        .I1(\icmp_ln938_reg_677[0]_i_3_n_3 ),
        .I2(\icmp_ln938_reg_677[0]_i_4_n_3 ),
        .I3(\icmp_ln938_reg_677[0]_i_5_n_3 ),
        .O(icmp_ln938_fu_355_p2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln938_reg_677[0]_i_2 
       (.I0(div217_i_reg_644[9]),
        .I1(j_reg_194_reg[9]),
        .I2(div217_i_reg_644[10]),
        .I3(j_reg_194_reg[10]),
        .O(\icmp_ln938_reg_677[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln938_reg_677[0]_i_3 
       (.I0(j_reg_194_reg[4]),
        .I1(div217_i_reg_644[4]),
        .I2(j_reg_194_reg[5]),
        .I3(div217_i_reg_644[5]),
        .I4(div217_i_reg_644[3]),
        .I5(j_reg_194_reg[3]),
        .O(\icmp_ln938_reg_677[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln938_reg_677[0]_i_4 
       (.I0(div217_i_reg_644[0]),
        .I1(j_reg_194_reg[0]),
        .I2(j_reg_194_reg[1]),
        .I3(div217_i_reg_644[1]),
        .I4(j_reg_194_reg[2]),
        .I5(div217_i_reg_644[2]),
        .O(\icmp_ln938_reg_677[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln938_reg_677[0]_i_5 
       (.I0(div217_i_reg_644[6]),
        .I1(j_reg_194_reg[6]),
        .I2(j_reg_194_reg[7]),
        .I3(div217_i_reg_644[7]),
        .I4(j_reg_194_reg[8]),
        .I5(div217_i_reg_644[8]),
        .O(\icmp_ln938_reg_677[0]_i_5_n_3 ));
  FDRE \icmp_ln938_reg_677_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\icmp_ln938_reg_677_reg[0]_0 ),
        .Q(\icmp_ln938_reg_677_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln938_reg_677_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(\icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln938_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(icmp_ln938_fu_355_p2),
        .Q(\icmp_ln938_reg_677_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \icmp_ln951_reg_681[0]_i_2 
       (.I0(sub_i_reg_649[11]),
        .I1(sub_i_reg_649[10]),
        .I2(j_reg_194_reg[10]),
        .I3(j_reg_194_reg[9]),
        .I4(sub_i_reg_649[9]),
        .I5(\icmp_ln951_reg_681[0]_i_5_n_3 ),
        .O(\icmp_ln951_reg_681[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln951_reg_681[0]_i_3 
       (.I0(sub_i_reg_649[0]),
        .I1(j_reg_194_reg[0]),
        .I2(j_reg_194_reg[2]),
        .I3(sub_i_reg_649[2]),
        .I4(j_reg_194_reg[1]),
        .I5(sub_i_reg_649[1]),
        .O(\icmp_ln951_reg_681[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln951_reg_681[0]_i_4 
       (.I0(sub_i_reg_649[3]),
        .I1(j_reg_194_reg[3]),
        .I2(j_reg_194_reg[5]),
        .I3(sub_i_reg_649[5]),
        .I4(j_reg_194_reg[4]),
        .I5(sub_i_reg_649[4]),
        .O(\icmp_ln951_reg_681[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln951_reg_681[0]_i_5 
       (.I0(sub_i_reg_649[6]),
        .I1(j_reg_194_reg[6]),
        .I2(j_reg_194_reg[8]),
        .I3(sub_i_reg_649[8]),
        .I4(j_reg_194_reg[7]),
        .I5(sub_i_reg_649[7]),
        .O(\icmp_ln951_reg_681[0]_i_5_n_3 ));
  FDRE \icmp_ln951_reg_681_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(icmp_ln951_reg_681),
        .Q(icmp_ln951_reg_681_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln951_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(icmp_ln951_reg_681),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_isr[0]_i_4 
       (.I0(\int_isr[0]_i_5_n_3 ),
        .I1(\int_isr[0]_i_6_n_3 ),
        .I2(\int_isr[0]_i_7_n_3 ),
        .I3(\int_isr[0]_i_8_n_3 ),
        .O(\int_isr[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \int_isr[0]_i_5 
       (.I0(rows_reg_639[6]),
        .I1(\i_reg_183_reg_n_3_[6] ),
        .I2(\i_reg_183_reg_n_3_[7] ),
        .I3(rows_reg_639[7]),
        .I4(\i_reg_183_reg_n_3_[8] ),
        .I5(rows_reg_639[8]),
        .O(\int_isr[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(\i_reg_183_reg_n_3_[10] ),
        .I1(rows_reg_639[10]),
        .I2(\i_reg_183_reg_n_3_[11] ),
        .I3(rows_reg_639[11]),
        .I4(rows_reg_639[9]),
        .I5(\i_reg_183_reg_n_3_[9] ),
        .O(\int_isr[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \int_isr[0]_i_7 
       (.I0(rows_reg_639[0]),
        .I1(\i_reg_183_reg_n_3_[0] ),
        .I2(\i_reg_183_reg_n_3_[2] ),
        .I3(rows_reg_639[2]),
        .I4(\i_reg_183_reg_n_3_[1] ),
        .I5(rows_reg_639[1]),
        .O(\int_isr[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \int_isr[0]_i_8 
       (.I0(rows_reg_639[3]),
        .I1(\i_reg_183_reg_n_3_[3] ),
        .I2(\i_reg_183_reg_n_3_[4] ),
        .I3(rows_reg_639[4]),
        .I4(\i_reg_183_reg_n_3_[5] ),
        .I5(rows_reg_639[5]),
        .O(\int_isr[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_194[0]_i_1 
       (.I0(j_reg_194_reg[0]),
        .O(j_1_fu_345_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_194[10]_i_3 
       (.I0(j_reg_194_reg[10]),
        .I1(j_reg_194_reg[9]),
        .I2(j_reg_194_reg[8]),
        .I3(j_reg_194_reg[6]),
        .I4(\j_reg_194[10]_i_5_n_3 ),
        .I5(j_reg_194_reg[7]),
        .O(j_1_fu_345_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_194[10]_i_5 
       (.I0(j_reg_194_reg[5]),
        .I1(j_reg_194_reg[4]),
        .I2(j_reg_194_reg[2]),
        .I3(j_reg_194_reg[0]),
        .I4(j_reg_194_reg[1]),
        .I5(j_reg_194_reg[3]),
        .O(\j_reg_194[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_194[1]_i_1 
       (.I0(j_reg_194_reg[0]),
        .I1(j_reg_194_reg[1]),
        .O(j_1_fu_345_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_194[2]_i_1 
       (.I0(j_reg_194_reg[2]),
        .I1(j_reg_194_reg[0]),
        .I2(j_reg_194_reg[1]),
        .O(j_1_fu_345_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_194[3]_i_1 
       (.I0(j_reg_194_reg[3]),
        .I1(j_reg_194_reg[1]),
        .I2(j_reg_194_reg[0]),
        .I3(j_reg_194_reg[2]),
        .O(j_1_fu_345_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_194[4]_i_1 
       (.I0(j_reg_194_reg[4]),
        .I1(j_reg_194_reg[2]),
        .I2(j_reg_194_reg[0]),
        .I3(j_reg_194_reg[1]),
        .I4(j_reg_194_reg[3]),
        .O(j_1_fu_345_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_194[5]_i_1 
       (.I0(j_reg_194_reg[3]),
        .I1(j_reg_194_reg[1]),
        .I2(j_reg_194_reg[0]),
        .I3(j_reg_194_reg[2]),
        .I4(j_reg_194_reg[4]),
        .I5(j_reg_194_reg[5]),
        .O(j_1_fu_345_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_194[6]_i_1 
       (.I0(j_reg_194_reg[6]),
        .I1(\j_reg_194[10]_i_5_n_3 ),
        .O(j_1_fu_345_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_194[7]_i_1 
       (.I0(j_reg_194_reg[7]),
        .I1(\j_reg_194[10]_i_5_n_3 ),
        .I2(j_reg_194_reg[6]),
        .O(j_1_fu_345_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_194[8]_i_1 
       (.I0(j_reg_194_reg[8]),
        .I1(j_reg_194_reg[6]),
        .I2(\j_reg_194[10]_i_5_n_3 ),
        .I3(j_reg_194_reg[7]),
        .O(j_1_fu_345_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_194[9]_i_1 
       (.I0(j_reg_194_reg[9]),
        .I1(j_reg_194_reg[7]),
        .I2(\j_reg_194[10]_i_5_n_3 ),
        .I3(j_reg_194_reg[6]),
        .I4(j_reg_194_reg[8]),
        .O(j_1_fu_345_p2[9]));
  FDRE \j_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[0]),
        .Q(j_reg_194_reg[0]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[10]),
        .Q(j_reg_194_reg[10]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[1]),
        .Q(j_reg_194_reg[1]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[2]),
        .Q(j_reg_194_reg[2]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[3]),
        .Q(j_reg_194_reg[3]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[4]),
        .Q(j_reg_194_reg[4]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[5]),
        .Q(j_reg_194_reg[5]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[6]),
        .Q(j_reg_194_reg[6]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[7]),
        .Q(j_reg_194_reg[7]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[8]),
        .Q(j_reg_194_reg[8]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1940),
        .D(j_1_fu_345_p2[9]),
        .Q(j_reg_194_reg[9]),
        .R(ap_NS_fsm117_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (trunc_ln145_reg_686),
        .\B_V_data_1_payload_B_reg[31]_0 (trunc_ln145_4_reg_711),
        .\B_V_data_1_payload_B_reg[47]_0 (trunc_ln145_2_reg_697),
        .\B_V_data_1_payload_B_reg[47]_1 (p_Result_12_1_1_i_fu_575_p5),
        .\B_V_data_1_payload_B_reg[47]_2 (trunc_ln145_3_reg_704),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\ColorMode_read_reg_635_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .ColorMode_vcr_c19_empty_n(ColorMode_vcr_c19_empty_n),
        .D({ap_NS_fsm[4:2],ap_NS_fsm[0]}),
        .E(j_reg_1940),
        .HwReg_HeightOut_c21_empty_n(HwReg_HeightOut_c21_empty_n),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .OutYUV_empty_n(OutYUV_empty_n),
        .OutYUV_full_n(OutYUV_full_n),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .SR(ap_NS_fsm117_out),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (i_1_reg_6580),
        .\ap_CS_fsm_reg[3] (ap_condition_257),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .\ap_CS_fsm_reg[4] (\cmp31208_i_reg_654_reg_n_3_[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_3),
        .\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 (ColorMode_read_reg_635),
        .ap_rst_n(ap_rst_n),
        .data1(data1),
        .icmp_ln938_fu_355_p2(icmp_ln938_fu_355_p2),
        .\icmp_ln938_reg_677_pp0_iter1_reg_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .\icmp_ln938_reg_677_pp0_iter2_reg_reg[0] (\icmp_ln938_reg_677_pp0_iter1_reg_reg_n_3_[0] ),
        .\icmp_ln938_reg_677_reg[0] (trunc_ln145_1_reg_6910),
        .\icmp_ln938_reg_677_reg[0]_0 (E),
        .icmp_ln951_reg_681(icmp_ln951_reg_681),
        .\icmp_ln951_reg_681_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .\icmp_ln951_reg_681_reg[0]_0 (\icmp_ln951_reg_681[0]_i_2_n_3 ),
        .\icmp_ln951_reg_681_reg[0]_1 (\icmp_ln951_reg_681[0]_i_3_n_3 ),
        .\icmp_ln951_reg_681_reg[0]_2 (\icmp_ln951_reg_681[0]_i_4_n_3 ),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .\mOutPtr_reg[1] (\int_isr[0]_i_4_n_3 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .p_11_in(p_11_in),
        .sof_3_reg_205(sof_3_reg_205),
        .\sof_3_reg_205_reg[0] (\icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0] ),
        .sof_fu_126(sof_fu_126),
        .\sof_fu_126_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .\trunc_ln145_5_reg_718_reg[0] (\icmp_ln938_reg_677_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .icmp_ln951_reg_681_pp0_iter1_reg(icmp_ln951_reg_681_pp0_iter1_reg),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1_98 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp0_iter3_reg_n_3),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .sof_3_reg_205(sof_3_reg_205));
  FDRE \rows_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_639[0]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_639[10]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[11]),
        .Q(rows_reg_639[11]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_639[1]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_639[2]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_639[3]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_639[4]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_639[5]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_639[6]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_639[7]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_639[8]),
        .R(1'b0));
  FDRE \rows_reg_639_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_639[9]),
        .R(1'b0));
  FDRE \sof_3_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(sof_3_reg_205),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \sof_fu_126[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\cmp31208_i_reg_654_reg_n_3_[0] ),
        .I2(sof_fu_126),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(\sof_fu_126[0]_i_1_n_3 ));
  FDRE \sof_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_126[0]_i_1_n_3 ),
        .Q(sof_fu_126),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[0]),
        .Q(sub_i_reg_649[0]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[10]),
        .Q(sub_i_reg_649[10]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[11]),
        .Q(sub_i_reg_649[11]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_13),
        .Q(sub_i_reg_649[1]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[2]),
        .Q(sub_i_reg_649[2]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[3]),
        .Q(sub_i_reg_649[3]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[4]),
        .Q(sub_i_reg_649[4]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_9),
        .Q(sub_i_reg_649[5]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_294_n_8),
        .Q(sub_i_reg_649[6]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[7]),
        .Q(sub_i_reg_649[7]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[8]),
        .Q(sub_i_reg_649[8]),
        .R(1'b0));
  FDRE \sub_i_reg_649_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_319_p2[9]),
        .Q(sub_i_reg_649[9]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[8]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[9]),
        .Q(data1[9]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[10]),
        .Q(data1[10]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[11]),
        .Q(data1[11]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[12]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[13]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[14]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_691_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[15]),
        .Q(data1[15]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[16]),
        .Q(trunc_ln145_2_reg_697[0]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[17]),
        .Q(trunc_ln145_2_reg_697[1]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[18]),
        .Q(trunc_ln145_2_reg_697[2]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[19]),
        .Q(trunc_ln145_2_reg_697[3]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[20]),
        .Q(trunc_ln145_2_reg_697[4]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[21]),
        .Q(trunc_ln145_2_reg_697[5]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[22]),
        .Q(trunc_ln145_2_reg_697[6]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_697_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[23]),
        .Q(trunc_ln145_2_reg_697[7]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[24]),
        .Q(trunc_ln145_3_reg_704[0]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[25]),
        .Q(trunc_ln145_3_reg_704[1]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[26]),
        .Q(trunc_ln145_3_reg_704[2]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[27]),
        .Q(trunc_ln145_3_reg_704[3]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[28]),
        .Q(trunc_ln145_3_reg_704[4]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[29]),
        .Q(trunc_ln145_3_reg_704[5]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[30]),
        .Q(trunc_ln145_3_reg_704[6]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_704_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[31]),
        .Q(trunc_ln145_3_reg_704[7]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[32]),
        .Q(trunc_ln145_4_reg_711[0]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[33]),
        .Q(trunc_ln145_4_reg_711[1]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[34]),
        .Q(trunc_ln145_4_reg_711[2]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[35]),
        .Q(trunc_ln145_4_reg_711[3]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[36]),
        .Q(trunc_ln145_4_reg_711[4]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[37]),
        .Q(trunc_ln145_4_reg_711[5]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[38]),
        .Q(trunc_ln145_4_reg_711[6]),
        .R(1'b0));
  FDRE \trunc_ln145_4_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[39]),
        .Q(trunc_ln145_4_reg_711[7]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[40]),
        .Q(p_Result_12_1_1_i_fu_575_p5[32]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[41]),
        .Q(p_Result_12_1_1_i_fu_575_p5[33]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[42]),
        .Q(p_Result_12_1_1_i_fu_575_p5[34]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[43]),
        .Q(p_Result_12_1_1_i_fu_575_p5[35]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[44]),
        .Q(p_Result_12_1_1_i_fu_575_p5[36]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[45]),
        .Q(p_Result_12_1_1_i_fu_575_p5[37]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[46]),
        .Q(p_Result_12_1_1_i_fu_575_p5[38]),
        .R(1'b0));
  FDRE \trunc_ln145_5_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[47]),
        .Q(p_Result_12_1_1_i_fu_575_p5[39]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[0]),
        .Q(trunc_ln145_reg_686[0]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[1]),
        .Q(trunc_ln145_reg_686[1]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[2]),
        .Q(trunc_ln145_reg_686[2]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[3]),
        .Q(trunc_ln145_reg_686[3]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[4]),
        .Q(trunc_ln145_reg_686[4]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[5]),
        .Q(trunc_ln145_reg_686[5]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[6]),
        .Q(trunc_ln145_reg_686[6]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_686_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln145_1_reg_6910),
        .D(out[7]),
        .Q(trunc_ln145_reg_686[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S
   (HwReg_HeightIn_c14_full_n,
    HwReg_HeightIn_c14_empty_n,
    D,
    ap_clk,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    v_vcresampler_core_U0_outColorMode_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][11] );
  output HwReg_HeightIn_c14_full_n;
  output HwReg_HeightIn_c14_empty_n;
  output [11:0]D;
  input ap_clk;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input v_vcresampler_core_U0_outColorMode_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [11:0]\SRL_SIG_reg[0][11] ;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [11:0]D;
  wire HwReg_HeightIn_c14_empty_n;
  wire HwReg_HeightIn_c14_full_n;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_i_2__12_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_2__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightIn_c14_full_n),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightIn_c14_empty_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(HwReg_HeightIn_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__12_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightIn_c14_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__12
       (.I0(HwReg_HeightIn_c14_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_HeightIn_c14_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(internal_full_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(HwReg_HeightIn_c14_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_HeightIn_c14_full_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_HeightIn_c14_empty_n),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__2 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_HeightIn_c14_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_HeightIn_c14_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_3 ),
        .D(\mOutPtr[1]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_2
   (HwReg_HeightIn_c17_full_n,
    HwReg_HeightIn_c17_empty_n,
    D,
    ap_clk,
    v_vcresampler_core_U0_outColorMode_read,
    ap_NS_fsm,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][11] );
  output HwReg_HeightIn_c17_full_n;
  output HwReg_HeightIn_c17_empty_n;
  output [11:0]D;
  input ap_clk;
  input v_vcresampler_core_U0_outColorMode_read;
  input [0:0]ap_NS_fsm;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [11:0]\SRL_SIG_reg[0][11] ;

  wire [11:0]D;
  wire HwReg_HeightIn_c17_empty_n;
  wire HwReg_HeightIn_c17_full_n;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_i_2__14_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_2__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightIn_c17_full_n),
        .ap_clk(ap_clk),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightIn_c17_empty_n),
        .I3(ap_NS_fsm),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(HwReg_HeightIn_c17_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n_i_2__14_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightIn_c17_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__14
       (.I0(HwReg_HeightIn_c17_empty_n),
        .I1(ap_NS_fsm),
        .I2(HwReg_HeightIn_c17_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .O(internal_full_n_i_2__14_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(HwReg_HeightIn_c17_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_HeightIn_c17_full_n),
        .I2(ap_NS_fsm),
        .I3(HwReg_HeightIn_c17_empty_n),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__5 
       (.I0(ap_NS_fsm),
        .I1(HwReg_HeightIn_c17_empty_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_HeightIn_c17_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_3 ),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_3 ),
        .D(\mOutPtr[1]_i_2__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_3
   (HwReg_HeightIn_c_full_n,
    HwReg_HeightIn_c_empty_n,
    \SRL_SIG_reg[1][11] ,
    ap_clk,
    Block_split4_proc_U0_ap_ready,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    D);
  output HwReg_HeightIn_c_full_n;
  output HwReg_HeightIn_c_empty_n;
  output [11:0]\SRL_SIG_reg[1][11] ;
  input ap_clk;
  input Block_split4_proc_U0_ap_ready;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [11:0]D;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire Block_split4_proc_U0_ap_ready;
  wire [11:0]D;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__8_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightIn_c_full_n),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightIn_c_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(HwReg_HeightIn_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__8_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightIn_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__8
       (.I0(HwReg_HeightIn_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_HeightIn_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(HwReg_HeightIn_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_HeightIn_c_full_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_HeightIn_c_empty_n),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__0 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_HeightIn_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_HeightIn_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_4
   (HwReg_HeightOut_c21_full_n,
    HwReg_HeightOut_c21_empty_n,
    D,
    ap_clk,
    ap_NS_fsm,
    ap_NS_fsm_0,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    out);
  output HwReg_HeightOut_c21_full_n;
  output HwReg_HeightOut_c21_empty_n;
  output [11:0]D;
  input ap_clk;
  input [0:0]ap_NS_fsm;
  input [0:0]ap_NS_fsm_0;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [11:0]out;

  wire [11:0]D;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_HeightOut_c21_full_n;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire [0:0]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_3;
  wire internal_full_n_i_2__18_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_2__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [11:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightOut_c21_full_n),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightOut_c21_empty_n),
        .I3(ap_NS_fsm_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(HwReg_HeightOut_c21_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__18_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightOut_c21_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__18
       (.I0(HwReg_HeightOut_c21_empty_n),
        .I1(ap_NS_fsm_0),
        .I2(HwReg_HeightOut_c21_full_n),
        .I3(ap_NS_fsm),
        .O(internal_full_n_i_2__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(HwReg_HeightOut_c21_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(ap_NS_fsm),
        .I1(HwReg_HeightOut_c21_full_n),
        .I2(ap_NS_fsm_0),
        .I3(HwReg_HeightOut_c21_empty_n),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__8 
       (.I0(ap_NS_fsm_0),
        .I1(HwReg_HeightOut_c21_empty_n),
        .I2(ap_NS_fsm),
        .I3(HwReg_HeightOut_c21_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_3 ),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_3 ),
        .D(\mOutPtr[1]_i_2__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_5
   (AXIvideo2MultiPixStream_U0_WidthIn_read,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    HwReg_Width_c15_empty_n,
    D,
    HwReg_Width_c_empty_n,
    Q,
    HwReg_HeightIn_c_empty_n,
    \ap_CS_fsm_reg[1] ,
    HwReg_HeightIn_c14_full_n,
    HwReg_ColorMode_c16_full_n,
    v_vcresampler_core_U0_outColorMode_read,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output AXIvideo2MultiPixStream_U0_WidthIn_read;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output HwReg_Width_c15_empty_n;
  output [11:0]D;
  input HwReg_Width_c_empty_n;
  input [0:0]Q;
  input HwReg_HeightIn_c_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input HwReg_HeightIn_c14_full_n;
  input HwReg_ColorMode_c16_full_n;
  input v_vcresampler_core_U0_outColorMode_read;
  input [0:0]SS;
  input ap_clk;
  input [11:0]if_din;
  input ap_rst_n;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [11:0]D;
  wire HwReg_ColorMode_c16_full_n;
  wire HwReg_HeightIn_c14_full_n;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_Width_c15_empty_n;
  wire HwReg_Width_c15_full_n;
  wire HwReg_Width_c_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:0]if_din;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_empty_n_i_2__4_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_i_2__11_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_2__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.D(D),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_Width_c15_full_n(HwReg_Width_c15_full_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 ({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(AXIvideo2MultiPixStream_U0_WidthIn_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__4_n_3),
        .I2(HwReg_Width_c15_empty_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_HeightIn_c14_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__4
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_Width_c15_full_n),
        .O(internal_empty_n_i_2__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_ColorMode_c16_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(HwReg_Width_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__11_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c15_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__11
       (.I0(HwReg_Width_c15_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_Width_c15_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(internal_full_n_i_2__11_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(HwReg_Width_c15_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_Width_c15_full_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_Width_c15_empty_n),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__3 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_Width_c15_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_Width_c15_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_2__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_6
   (HwReg_Width_c18_full_n,
    HwReg_Width_c18_empty_n,
    Q,
    D,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[0][8] ,
    shiftReg_addr,
    ap_clk,
    v_vcresampler_core_U0_outColorMode_read,
    ap_NS_fsm,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][11] );
  output HwReg_Width_c18_full_n;
  output HwReg_Width_c18_empty_n;
  output [1:0]Q;
  output [10:0]D;
  output [8:0]\SRL_SIG_reg[1][8] ;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output shiftReg_addr;
  input ap_clk;
  input v_vcresampler_core_U0_outColorMode_read;
  input [0:0]ap_NS_fsm;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [11:0]\SRL_SIG_reg[0][11] ;

  wire [10:0]D;
  wire HwReg_Width_c18_empty_n;
  wire HwReg_Width_c18_full_n;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_i_2__13_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_2__6_n_3 ;
  wire shiftReg_addr;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_Width_c18_full_n),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \XLoopSize_reg_3004[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_Width_c18_empty_n),
        .I3(ap_NS_fsm),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(internal_empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(HwReg_Width_c18_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_i_2__13_n_3),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(HwReg_Width_c18_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__13
       (.I0(HwReg_Width_c18_empty_n),
        .I1(ap_NS_fsm),
        .I2(HwReg_Width_c18_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .O(internal_full_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(HwReg_Width_c18_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__6 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_Width_c18_full_n),
        .I2(ap_NS_fsm),
        .I3(HwReg_Width_c18_empty_n),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__6 
       (.I0(Q[0]),
        .I1(mOutPtr110_out),
        .I2(Q[1]),
        .O(\mOutPtr[1]_i_2__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__6 
       (.I0(ap_NS_fsm),
        .I1(HwReg_Width_c18_empty_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_Width_c18_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_3 ),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_3 ),
        .D(\mOutPtr[1]_i_2__6_n_3 ),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_7
   (HwReg_Width_c20_full_n,
    HwReg_Width_c20_empty_n,
    D,
    ap_clk,
    ap_NS_fsm,
    ap_NS_fsm_0,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][11] );
  output HwReg_Width_c20_full_n;
  output HwReg_Width_c20_empty_n;
  output [10:0]D;
  input ap_clk;
  input [0:0]ap_NS_fsm;
  input [0:0]ap_NS_fsm_0;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][11] ;

  wire [10:0]D;
  wire HwReg_Width_c20_empty_n;
  wire HwReg_Width_c20_full_n;
  wire [10:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire [0:0]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_i_2__17_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_2__7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99 U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][1]_0 (HwReg_Width_c20_full_n),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_Width_c20_empty_n),
        .I3(ap_NS_fsm_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(HwReg_Width_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__17_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__17
       (.I0(HwReg_Width_c20_empty_n),
        .I1(ap_NS_fsm_0),
        .I2(HwReg_Width_c20_full_n),
        .I3(ap_NS_fsm),
        .O(internal_full_n_i_2__17_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(HwReg_Width_c20_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(ap_NS_fsm),
        .I1(HwReg_Width_c20_full_n),
        .I2(ap_NS_fsm_0),
        .I3(HwReg_Width_c20_empty_n),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__7 
       (.I0(ap_NS_fsm_0),
        .I1(HwReg_Width_c20_empty_n),
        .I2(ap_NS_fsm),
        .I3(HwReg_Width_c20_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_3 ),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_3 ),
        .D(\mOutPtr[1]_i_2__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_8
   (HwReg_Width_c_full_n,
    HwReg_Width_c_empty_n,
    if_din,
    ap_clk,
    Block_split4_proc_U0_ap_ready,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    D);
  output HwReg_Width_c_full_n;
  output HwReg_Width_c_empty_n;
  output [11:0]if_din;
  input ap_clk;
  input Block_split4_proc_U0_ap_ready;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [11:0]D;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire Block_split4_proc_U0_ap_ready;
  wire [11:0]D;
  wire HwReg_Width_c_empty_n;
  wire HwReg_Width_c_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:0]if_din;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2__7_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_2__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[1][0]_0 (HwReg_Width_c_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_Width_c_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(HwReg_Width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__7_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__7
       (.I0(HwReg_Width_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_Width_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(HwReg_Width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_Width_c_full_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_Width_c_empty_n),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__1 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_Width_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_Width_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg
   (if_din,
    \SRL_SIG_reg[1][0]_0 ,
    Block_split4_proc_U0_ap_ready,
    Q,
    D,
    ap_clk);
  output [11:0]if_din;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_split4_proc_U0_ap_ready;
  input [1:0]Q;
  input [11:0]D;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [11:0]D;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100
   (D,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    v_vcresampler_core_U0_outColorMode_read,
    Q,
    \SRL_SIG_reg[0][11]_0 ,
    ap_clk);
  output [10:0]D;
  output [8:0]\SRL_SIG_reg[1][8]_0 ;
  output [8:0]\SRL_SIG_reg[0][8]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_vcresampler_core_U0_outColorMode_read;
  input [1:0]Q;
  input [11:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire [11:9]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [8:0]\SRL_SIG_reg[1][8]_0 ;
  wire [11:9]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_outColorMode_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [1]),
        .I1(\SRL_SIG_reg[0][8]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [2]),
        .I1(\SRL_SIG_reg[0][8]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [3]),
        .I1(\SRL_SIG_reg[0][8]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [4]),
        .I1(\SRL_SIG_reg[0][8]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [5]),
        .I1(\SRL_SIG_reg[0][8]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [6]),
        .I1(\SRL_SIG_reg[0][8]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1][8]_0 [7]),
        .I1(\SRL_SIG_reg[0][8]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 [8]),
        .I1(\SRL_SIG_reg[0][8]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(\SRL_SIG_reg[0][8]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(\SRL_SIG_reg[0][8]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(\SRL_SIG_reg[0][8]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(\SRL_SIG_reg[0][8]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(\SRL_SIG_reg[0][8]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(\SRL_SIG_reg[0][8]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [6]),
        .Q(\SRL_SIG_reg[0][8]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [7]),
        .Q(\SRL_SIG_reg[0][8]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [8]),
        .Q(\SRL_SIG_reg[0][8]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [0]),
        .Q(\SRL_SIG_reg[1][8]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [1]),
        .Q(\SRL_SIG_reg[1][8]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [2]),
        .Q(\SRL_SIG_reg[1][8]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [3]),
        .Q(\SRL_SIG_reg[1][8]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [4]),
        .Q(\SRL_SIG_reg[1][8]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [5]),
        .Q(\SRL_SIG_reg[1][8]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [6]),
        .Q(\SRL_SIG_reg[1][8]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [7]),
        .Q(\SRL_SIG_reg[1][8]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_0 [8]),
        .Q(\SRL_SIG_reg[1][8]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101
   (internal_full_n_reg,
    D,
    HwReg_Width_c15_full_n,
    HwReg_Width_c_empty_n,
    Q,
    HwReg_HeightIn_c_empty_n,
    \ap_CS_fsm_reg[1] ,
    \SRL_SIG_reg[0][0]_0 ,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [11:0]D;
  input HwReg_Width_c15_full_n;
  input HwReg_Width_c_empty_n;
  input [0:0]Q;
  input HwReg_HeightIn_c_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [1:0]\SRL_SIG_reg[0][0]_0 ;
  input [11:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_Width_c15_full_n;
  wire HwReg_Width_c_empty_n;
  wire [0:0]Q;
  wire [1:0]\SRL_SIG_reg[0][0]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [11:0]if_din;
  wire internal_full_n_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(HwReg_Width_c15_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(HwReg_Width_c15_full_n),
        .I1(HwReg_Width_c_empty_n),
        .I2(Q),
        .I3(HwReg_HeightIn_c_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_1188[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 [0]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .O(D[10]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    ap_NS_fsm,
    Q,
    out,
    ap_clk);
  output [11:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]ap_NS_fsm;
  input [1:0]Q;
  input [11:0]out;
  input ap_clk;

  wire [11:0]D;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire [11:0]out;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(ap_NS_fsm),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103
   (\SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Block_split4_proc_U0_ap_ready,
    Q,
    D,
    ap_clk);
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_split4_proc_U0_ap_ready;
  input [1:0]Q;
  input [11:0]D;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [11:0]D;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_vcresampler_core_U0_outColorMode_read,
    Q,
    \SRL_SIG_reg[0][11]_0 ,
    ap_clk);
  output [11:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_vcresampler_core_U0_outColorMode_read;
  input [1:0]Q;
  input [11:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_clk;

  wire [11:0]D;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_outColorMode_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InLines_reg_2992[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    Q,
    \SRL_SIG_reg[0][11]_0 ,
    ap_clk);
  output [11:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input [1:0]Q;
  input [11:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [11:0]D;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_1183[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99
   (D,
    \SRL_SIG_reg[1][1]_0 ,
    ap_NS_fsm,
    Q,
    \SRL_SIG_reg[0][11]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][1]_0 ;
  input [0:0]ap_NS_fsm;
  input [1:0]Q;
  input [10:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(ap_NS_fsm),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][11]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d4_S
   (HwReg_HeightOut_c_full_n,
    HwReg_HeightOut_c_empty_n,
    out,
    ap_clk,
    Block_split4_proc_U0_ap_ready,
    ap_NS_fsm,
    ap_rst_n,
    internal_empty_n_reg_0,
    in,
    SS);
  output HwReg_HeightOut_c_full_n;
  output HwReg_HeightOut_c_empty_n;
  output [11:0]out;
  input ap_clk;
  input Block_split4_proc_U0_ap_ready;
  input [0:0]ap_NS_fsm;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [11:0]in;
  input [0:0]SS;

  wire Block_split4_proc_U0_ap_ready;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:0]in;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_3;
  wire internal_full_n_i_2__5_n_3;
  wire internal_full_n_i_3__3_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_2__1_n_3 ;
  wire [11:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .\OutLines_reg_2985_reg[0] (HwReg_HeightOut_c_full_n),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightOut_c_empty_n),
        .I3(ap_NS_fsm),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__3_n_3),
        .O(internal_empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(HwReg_HeightOut_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__5_n_3),
        .I1(internal_full_n_i_3__3_n_3),
        .I2(mOutPtr[1]),
        .I3(HwReg_HeightOut_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__5
       (.I0(HwReg_HeightOut_c_empty_n),
        .I1(ap_NS_fsm),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(HwReg_HeightOut_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__4 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_HeightOut_c_full_n),
        .I2(ap_NS_fsm),
        .I3(HwReg_HeightOut_c_empty_n),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_3__1 
       (.I0(ap_NS_fsm),
        .I1(HwReg_HeightOut_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_HeightOut_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_3 ),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_3 ),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_3 ),
        .D(\mOutPtr[2]_i_2__1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg
   (out,
    \OutLines_reg_2985_reg[0] ,
    Block_split4_proc_U0_ap_ready,
    Q,
    in,
    ap_clk);
  output [11:0]out;
  input \OutLines_reg_2985_reg[0] ;
  input Block_split4_proc_U0_ap_ready;
  input [2:0]Q;
  input [11:0]in;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire \OutLines_reg_2985_reg[0] ;
  wire [2:0]Q;
  wire ap_clk;
  wire [11:0]in;
  wire [11:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\OutLines_reg_2985_reg[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w32_d4_S
   (HwReg_LineRate_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    HwReg_Width_c20_full_n,
    HwReg_HeightOut_c21_full_n,
    HwReg_HeightOut_c_empty_n,
    Block_split4_proc_U0_ap_ready,
    ap_NS_fsm,
    ap_rst_n,
    internal_empty_n_reg_1,
    in,
    SS);
  output HwReg_LineRate_c_full_n;
  output internal_empty_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input HwReg_Width_c20_full_n;
  input HwReg_HeightOut_c21_full_n;
  input HwReg_HeightOut_c_empty_n;
  input Block_split4_proc_U0_ap_ready;
  input [0:0]ap_NS_fsm;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input [31:0]in;
  input [0:0]SS;

  wire Block_split4_proc_U0_ap_ready;
  wire HwReg_HeightOut_c21_full_n;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_LineRate_c_empty_n;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c20_full_n;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_i_2__6_n_3;
  wire internal_full_n_i_3__4_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire \mOutPtr[2]_i_2__2_n_3 ;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .Q(mOutPtr),
        .\Rate_reg_2999_reg[0] (HwReg_LineRate_c_full_n),
        .ap_clk(ap_clk),
        .in(in),
        .out(out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(HwReg_LineRate_c_empty_n),
        .I1(HwReg_Width_c20_full_n),
        .I2(HwReg_HeightOut_c21_full_n),
        .I3(HwReg_HeightOut_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_LineRate_c_empty_n),
        .I3(ap_NS_fsm),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__4_n_3),
        .O(internal_empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(HwReg_LineRate_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__6_n_3),
        .I1(internal_full_n_i_3__4_n_3),
        .I2(mOutPtr[1]),
        .I3(HwReg_LineRate_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__6
       (.I0(HwReg_LineRate_c_empty_n),
        .I1(ap_NS_fsm),
        .I2(HwReg_LineRate_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(HwReg_LineRate_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__5 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_LineRate_c_full_n),
        .I2(ap_NS_fsm),
        .I3(HwReg_LineRate_c_empty_n),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_3__2 
       (.I0(ap_NS_fsm),
        .I1(HwReg_LineRate_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_LineRate_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_3 ),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_3 ),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_3 ),
        .D(\mOutPtr[2]_i_2__2_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg
   (out,
    \Rate_reg_2999_reg[0] ,
    Block_split4_proc_U0_ap_ready,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \Rate_reg_2999_reg[0] ;
  input Block_split4_proc_U0_ap_ready;
  input [2:0]Q;
  input [31:0]in;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [2:0]Q;
  wire \Rate_reg_2999_reg[0] ;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\Rate_reg_2999_reg[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S
   (OutYUV_full_n,
    OutYUV_empty_n,
    internal_full_n,
    out,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    ap_condition_257,
    internal_empty_n_reg_1,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output OutYUV_full_n;
  output OutYUV_empty_n;
  output internal_full_n;
  output [47:0]out;
  input internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ap_condition_257;
  input internal_empty_n_reg_1;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_condition_257;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__18_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_2__1_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96 U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(OutYUV_empty_n),
        .I3(ap_condition_257),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(OutYUV_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_3__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(OutYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__18_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_10
   (SrcYUV_full_n,
    SrcYUV_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    v_vcresampler_core_U0_srcImg_read,
    AXIvideo2MultiPixStream_U0_SrcYUV_write,
    internal_empty_n_reg_0,
    p_29_in,
    internal_empty_n_reg_1,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output SrcYUV_full_n;
  output SrcYUV_empty_n;
  output [47:0]out;
  input ap_clk;
  input ap_rst_n;
  input v_vcresampler_core_U0_srcImg_read;
  input AXIvideo2MultiPixStream_U0_SrcYUV_write;
  input internal_empty_n_reg_0;
  input p_29_in;
  input internal_empty_n_reg_1;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire [0:0]E;
  wire [0:0]SS;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire p_29_in;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_srcImg_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(SrcYUV_empty_n),
        .I3(p_29_in),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(SrcYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_vcresampler_core_U0_srcImg_read),
        .I3(SrcYUV_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .I5(SrcYUV_full_n),
        .O(internal_full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(SrcYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_9
   (SrcYUV422_full_n,
    SrcYUV422_empty_n,
    internal_full_n,
    out,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    p_40_in,
    internal_empty_n_reg_1,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output SrcYUV422_full_n;
  output SrcYUV422_empty_n;
  output internal_full_n;
  output [47:0]out;
  input internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input p_40_in;
  input internal_empty_n_reg_1;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire SrcYUV422_empty_n;
  wire SrcYUV422_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire p_40_in;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95 U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(SrcYUV422_empty_n),
        .I3(p_40_in),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(SrcYUV422_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_3__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(SrcYUV422_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6_n_3 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S
   (HwReg_ColorMode_c16_full_n,
    HwReg_ColorMode_c16_empty_n,
    \icmp_ln1048_reg_1200_reg[0] ,
    \cmp205_i_reg_1206_reg[0] ,
    icmp_ln1044_fu_394_p2,
    ap_clk,
    \icmp_ln1048_reg_1200_reg[0]_0 ,
    Q,
    \cmp205_i_reg_1206_reg[0]_0 ,
    out,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    v_vcresampler_core_U0_outColorMode_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    D);
  output HwReg_ColorMode_c16_full_n;
  output HwReg_ColorMode_c16_empty_n;
  output \icmp_ln1048_reg_1200_reg[0] ;
  output \cmp205_i_reg_1206_reg[0] ;
  output icmp_ln1044_fu_394_p2;
  input ap_clk;
  input \icmp_ln1048_reg_1200_reg[0]_0 ;
  input [0:0]Q;
  input \cmp205_i_reg_1206_reg[0]_0 ;
  input [7:0]out;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input v_vcresampler_core_U0_outColorMode_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [7:0]D;
  wire HwReg_ColorMode_c16_empty_n;
  wire HwReg_ColorMode_c16_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \cmp205_i_reg_1206_reg[0] ;
  wire \cmp205_i_reg_1206_reg[0]_0 ;
  wire icmp_ln1044_fu_394_p2;
  wire \icmp_ln1048_reg_1200_reg[0] ;
  wire \icmp_ln1048_reg_1200_reg[0]_0 ;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_i_2__10_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_2__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]out;
  wire shiftReg_addr;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106 U_bd_c2dc_vsc_0_fifo_w8_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (HwReg_ColorMode_c16_full_n),
        .ap_clk(ap_clk),
        .\cmp205_i_reg_1206_reg[0] (\cmp205_i_reg_1206_reg[0] ),
        .\cmp205_i_reg_1206_reg[0]_0 (\cmp205_i_reg_1206_reg[0]_0 ),
        .\cmp205_i_reg_1206_reg[0]_1 ({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .icmp_ln1044_fu_394_p2(icmp_ln1044_fu_394_p2),
        .\icmp_ln1048_reg_1200_reg[0] (\icmp_ln1048_reg_1200_reg[0] ),
        .\icmp_ln1048_reg_1200_reg[0]_0 (\icmp_ln1048_reg_1200_reg[0]_0 ),
        .out(out),
        .shiftReg_addr(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1048_reg_1200[0]_i_6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_ColorMode_c16_empty_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(HwReg_ColorMode_c16_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_i_2__10_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_ColorMode_c16_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__10
       (.I0(HwReg_ColorMode_c16_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_ColorMode_c16_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(internal_full_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(HwReg_ColorMode_c16_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_ColorMode_c16_full_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_ColorMode_c16_empty_n),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3__4 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_ColorMode_c16_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_ColorMode_c16_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_3 ),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_3 ),
        .D(\mOutPtr[1]_i_2__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S_1
   (HwReg_ColorMode_c_full_n,
    HwReg_ColorMode_c_empty_n,
    ap_NS_fsm30_out,
    D,
    ap_clk,
    ColorMode_vcr_c_full_n,
    HwReg_LineRate_c_full_n,
    HwReg_Width_c_full_n,
    HwReg_HeightIn_c_full_n,
    HwReg_HeightOut_c_full_n,
    Block_split4_proc_U0_ap_ready,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][7] );
  output HwReg_ColorMode_c_full_n;
  output HwReg_ColorMode_c_empty_n;
  output ap_NS_fsm30_out;
  output [7:0]D;
  input ap_clk;
  input ColorMode_vcr_c_full_n;
  input HwReg_LineRate_c_full_n;
  input HwReg_Width_c_full_n;
  input HwReg_HeightIn_c_full_n;
  input HwReg_HeightOut_c_full_n;
  input Block_split4_proc_U0_ap_ready;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire Block_split4_proc_U0_ap_ready;
  wire ColorMode_vcr_c_full_n;
  wire [7:0]D;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_ColorMode_c_full_n;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c_full_n;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_NS_fsm30_out;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__9_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg U_bd_c2dc_vsc_0_fifo_w8_d2_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .ColorMode_vcr_c_full_n(ColorMode_vcr_c_full_n),
        .D(D),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_LineRate_c_full_n(HwReg_LineRate_c_full_n),
        .HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_ColorMode_c_full_n),
        .ap_NS_fsm30_out(ap_NS_fsm30_out),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_ColorMode_c_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(HwReg_ColorMode_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__9_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_ColorMode_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__9
       (.I0(HwReg_ColorMode_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_ColorMode_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(HwReg_ColorMode_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_ColorMode_c_full_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_ColorMode_c_empty_n),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[1]_i_3 
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_ColorMode_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_ColorMode_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg
   (ap_NS_fsm30_out,
    D,
    \SRL_SIG_reg[1][0]_0 ,
    ColorMode_vcr_c_full_n,
    HwReg_LineRate_c_full_n,
    HwReg_Width_c_full_n,
    HwReg_HeightIn_c_full_n,
    HwReg_HeightOut_c_full_n,
    Block_split4_proc_U0_ap_ready,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output ap_NS_fsm30_out;
  output [7:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input ColorMode_vcr_c_full_n;
  input HwReg_LineRate_c_full_n;
  input HwReg_Width_c_full_n;
  input HwReg_HeightIn_c_full_n;
  input HwReg_HeightOut_c_full_n;
  input Block_split4_proc_U0_ap_ready;
  input [1:0]Q;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire ColorMode_vcr_c_full_n;
  wire [7:0]D;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c_full_n;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_NS_fsm30_out;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_656[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    int_ap_ready_i_16
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(ColorMode_vcr_c_full_n),
        .I2(HwReg_LineRate_c_full_n),
        .I3(HwReg_Width_c_full_n),
        .I4(HwReg_HeightIn_c_full_n),
        .I5(HwReg_HeightOut_c_full_n),
        .O(ap_NS_fsm30_out));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106
   (\icmp_ln1048_reg_1200_reg[0] ,
    \cmp205_i_reg_1206_reg[0] ,
    icmp_ln1044_fu_394_p2,
    \icmp_ln1048_reg_1200_reg[0]_0 ,
    Q,
    \cmp205_i_reg_1206_reg[0]_0 ,
    \cmp205_i_reg_1206_reg[0]_1 ,
    shiftReg_addr,
    out,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    D,
    ap_clk);
  output \icmp_ln1048_reg_1200_reg[0] ;
  output \cmp205_i_reg_1206_reg[0] ;
  output icmp_ln1044_fu_394_p2;
  input \icmp_ln1048_reg_1200_reg[0]_0 ;
  input [0:0]Q;
  input \cmp205_i_reg_1206_reg[0]_0 ;
  input [1:0]\cmp205_i_reg_1206_reg[0]_1 ;
  input shiftReg_addr;
  input [7:0]out;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input [7:0]D;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [7:0]D;
  wire [7:0]HwReg_ColorMode_c16_dout;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \cmp205_i_reg_1206_reg[0] ;
  wire \cmp205_i_reg_1206_reg[0]_0 ;
  wire [1:0]\cmp205_i_reg_1206_reg[0]_1 ;
  wire icmp_ln1044_fu_394_p2;
  wire \icmp_ln1044_reg_1194[0]_i_4_n_3 ;
  wire \icmp_ln1044_reg_1194[0]_i_5_n_3 ;
  wire \icmp_ln1048_reg_1200[0]_i_2_n_3 ;
  wire \icmp_ln1048_reg_1200[0]_i_5_n_3 ;
  wire \icmp_ln1048_reg_1200[0]_i_7_n_3 ;
  wire \icmp_ln1048_reg_1200_reg[0] ;
  wire \icmp_ln1048_reg_1200_reg[0]_0 ;
  wire [7:0]out;
  wire shiftReg_addr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \cmp205_i_reg_1206[0]_i_1 
       (.I0(\cmp205_i_reg_1206_reg[0]_0 ),
        .I1(\icmp_ln1048_reg_1200[0]_i_2_n_3 ),
        .I2(HwReg_ColorMode_c16_dout[0]),
        .I3(HwReg_ColorMode_c16_dout[1]),
        .I4(\icmp_ln1048_reg_1200[0]_i_5_n_3 ),
        .I5(Q),
        .O(\cmp205_i_reg_1206_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln1044_reg_1194[0]_i_1 
       (.I0(out[7]),
        .I1(HwReg_ColorMode_c16_dout[7]),
        .I2(out[6]),
        .I3(HwReg_ColorMode_c16_dout[6]),
        .I4(\icmp_ln1044_reg_1194[0]_i_4_n_3 ),
        .I5(\icmp_ln1044_reg_1194[0]_i_5_n_3 ),
        .O(icmp_ln1044_fu_394_p2));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_1194[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_1194[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1044_reg_1194[0]_i_4 
       (.I0(HwReg_ColorMode_c16_dout[3]),
        .I1(out[3]),
        .I2(out[5]),
        .I3(HwReg_ColorMode_c16_dout[5]),
        .I4(out[4]),
        .I5(HwReg_ColorMode_c16_dout[4]),
        .O(\icmp_ln1044_reg_1194[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1044_reg_1194[0]_i_5 
       (.I0(HwReg_ColorMode_c16_dout[0]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(HwReg_ColorMode_c16_dout[2]),
        .I4(out[1]),
        .I5(HwReg_ColorMode_c16_dout[1]),
        .O(\icmp_ln1044_reg_1194[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_1194[0]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_1194[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_1194[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_1194[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[2]));
  LUT6 #(
    .INIT(64'h222222222E222222)) 
    \icmp_ln1048_reg_1200[0]_i_1 
       (.I0(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I1(Q),
        .I2(\icmp_ln1048_reg_1200[0]_i_2_n_3 ),
        .I3(HwReg_ColorMode_c16_dout[1]),
        .I4(HwReg_ColorMode_c16_dout[0]),
        .I5(\icmp_ln1048_reg_1200[0]_i_5_n_3 ),
        .O(\icmp_ln1048_reg_1200_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \icmp_ln1048_reg_1200[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\icmp_ln1048_reg_1200[0]_i_7_n_3 ),
        .O(\icmp_ln1048_reg_1200[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1048_reg_1200[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1048_reg_1200[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .O(HwReg_ColorMode_c16_dout[0]));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln1048_reg_1200[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\icmp_ln1048_reg_1200[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln1048_reg_1200[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\cmp205_i_reg_1206_reg[0]_1 [1]),
        .I3(\cmp205_i_reg_1206_reg[0]_1 [0]),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\icmp_ln1048_reg_1200[0]_i_7_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S
   (ColorMode_vcr_c19_full_n,
    ColorMode_vcr_c19_empty_n,
    ap_NS_fsm,
    out,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_HeightOut_c21_empty_n,
    Q,
    HwReg_Width_c20_empty_n,
    v_vcresampler_core_U0_outColorMode_read,
    ap_rst_n,
    \ColorMode_read_reg_635_reg[7] ,
    SS);
  output ColorMode_vcr_c19_full_n;
  output ColorMode_vcr_c19_empty_n;
  output [0:0]ap_NS_fsm;
  output [7:0]out;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_HeightOut_c21_empty_n;
  input [0:0]Q;
  input HwReg_Width_c20_empty_n;
  input v_vcresampler_core_U0_outColorMode_read;
  input ap_rst_n;
  input [7:0]\ColorMode_read_reg_635_reg[7] ;
  input [0:0]SS;

  wire [7:0]\ColorMode_read_reg_635_reg[7] ;
  wire ColorMode_vcr_c19_empty_n;
  wire ColorMode_vcr_c19_full_n;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_Width_c20_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__17_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_2__3_n_3 ;
  wire [7:0]out;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107 U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram
       (.\ColorMode_read_reg_635_reg[0] (ColorMode_vcr_c19_full_n),
        .\ColorMode_read_reg_635_reg[7] (\ColorMode_read_reg_635_reg[7] ),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ColorMode_vcr_c19_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(HwReg_HeightOut_c21_empty_n),
        .I3(Q),
        .I4(HwReg_Width_c20_empty_n),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(ColorMode_vcr_c19_full_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(ColorMode_vcr_c19_empty_n),
        .I4(ap_NS_fsm),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(ColorMode_vcr_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(ap_NS_fsm),
        .I3(ColorMode_vcr_c19_empty_n),
        .I4(v_vcresampler_core_U0_outColorMode_read),
        .I5(ColorMode_vcr_c19_full_n),
        .O(internal_full_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(ColorMode_vcr_c19_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__6 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(ColorMode_vcr_c19_full_n),
        .I2(ap_NS_fsm),
        .I3(ColorMode_vcr_c19_empty_n),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2__3_n_3 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_3__3 
       (.I0(ap_NS_fsm),
        .I1(ColorMode_vcr_c19_empty_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(ColorMode_vcr_c19_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_3 ),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_3 ),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_3 ),
        .D(\mOutPtr[2]_i_2__3_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S_0
   (ColorMode_vcr_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    HwReg_ColorMode_c16_empty_n,
    HwReg_Width_c18_full_n,
    HwReg_HeightIn_c17_full_n,
    Block_split4_proc_U0_ap_ready,
    v_vcresampler_core_U0_outColorMode_read,
    ap_rst_n,
    in,
    SS);
  output ColorMode_vcr_c_full_n;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input HwReg_ColorMode_c16_empty_n;
  input HwReg_Width_c18_full_n;
  input HwReg_HeightIn_c17_full_n;
  input Block_split4_proc_U0_ap_ready;
  input v_vcresampler_core_U0_outColorMode_read;
  input ap_rst_n;
  input [7:0]in;
  input [0:0]SS;

  wire Block_split4_proc_U0_ap_ready;
  wire ColorMode_vcr_c_empty_n;
  wire ColorMode_vcr_c_full_n;
  wire HwReg_ColorMode_c16_empty_n;
  wire HwReg_HeightIn_c17_full_n;
  wire HwReg_Width_c18_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__14_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__14_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire [7:0]out;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .Q(mOutPtr),
        .\SRL_SIG_reg[2][7]_srl3_0 (ColorMode_vcr_c_full_n),
        .ap_clk(ap_clk),
        .in(in),
        .out(out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ColorMode_vcr_c_empty_n),
        .I1(HwReg_ColorMode_c16_empty_n),
        .I2(HwReg_Width_c18_full_n),
        .I3(HwReg_HeightIn_c17_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(ColorMode_vcr_c_full_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(ColorMode_vcr_c_empty_n),
        .I4(v_vcresampler_core_U0_outColorMode_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(ColorMode_vcr_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(ColorMode_vcr_c_empty_n),
        .I4(Block_split4_proc_U0_ap_ready),
        .I5(ColorMode_vcr_c_full_n),
        .O(internal_full_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(ColorMode_vcr_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__3 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(ColorMode_vcr_c_full_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(ColorMode_vcr_c_empty_n),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_3__0 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(ColorMode_vcr_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(ColorMode_vcr_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__14_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_2__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg
   (out,
    \SRL_SIG_reg[2][7]_srl3_0 ,
    Block_split4_proc_U0_ap_ready,
    Q,
    in,
    ap_clk);
  output [7:0]out;
  input \SRL_SIG_reg[2][7]_srl3_0 ;
  input Block_split4_proc_U0_ap_ready;
  input [2:0]Q;
  input [7:0]in;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [2:0]Q;
  wire \SRL_SIG_reg[2][7]_srl3_0 ;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\SRL_SIG_reg[2][7]_srl3_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107
   (out,
    \ColorMode_read_reg_635_reg[0] ,
    v_vcresampler_core_U0_outColorMode_read,
    Q,
    \ColorMode_read_reg_635_reg[7] ,
    ap_clk);
  output [7:0]out;
  input \ColorMode_read_reg_635_reg[0] ;
  input v_vcresampler_core_U0_outColorMode_read;
  input [2:0]Q;
  input [7:0]\ColorMode_read_reg_635_reg[7] ;
  input ap_clk;

  wire \ColorMode_read_reg_635_reg[0] ;
  wire [7:0]\ColorMode_read_reg_635_reg[7] ;
  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_outColorMode_read;

  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\ColorMode_read_reg_635_reg[0] ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_635_reg[7] [7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    A);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]A;

  wire [7:0]A;
  wire CEB1;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80 bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.A(A),
        .CEB1(CEB1),
        .P(P),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79 bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78 bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77 bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76 bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25
   (P,
    CEB1,
    p_27_in,
    ap_clk,
    q00,
    DSP_ALU_INST,
    ap_enable_reg_pp0_iter2,
    E);
  output [23:0]P;
  output CEB1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;
  input ap_enable_reg_pp0_iter2;
  input [0:0]E;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
   (P,
    CEB1,
    p_27_in,
    ap_clk,
    q00,
    DSP_ALU_INST,
    ap_enable_reg_pp0_iter2,
    E);
  output [23:0]P;
  output CEB1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;
  input ap_enable_reg_pp0_iter2;
  input [0:0]E;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(E),
        .O(CEB1));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]DSP_ALU_INST;

  wire CEB1;
  wire [7:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80
   (P,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    A);
  output [23:0]P;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]A;

  wire [7:0]A;
  wire CEB1;
  wire [23:0]P;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75 bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74 bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73 bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72 bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71 bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30
   (P,
    CEB1,
    DSP_ALU_INST,
    p_27_in,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    ap_enable_reg_pp1_iter2,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp0_iter2,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST_0,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990);
  output [24:0]P;
  output CEB1;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input ap_enable_reg_pp1_iter2;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp0_iter2;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST_0;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter2;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
   (P,
    CEB1,
    DSP_ALU_INST,
    p_27_in,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    ap_enable_reg_pp1_iter2,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp0_iter2,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST_0,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990);
  output [24:0]P;
  output CEB1;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input ap_enable_reg_pp1_iter2;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp0_iter2;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST_0;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter2;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire p_reg_reg_i_1__14_n_3;
  wire p_reg_reg_i_2__12_n_3;
  wire p_reg_reg_i_3__10_n_3;
  wire p_reg_reg_i_4__10_n_3;
  wire p_reg_reg_i_5__10_n_3;
  wire p_reg_reg_i_6__10_n_3;
  wire p_reg_reg_i_7__10_n_3;
  wire p_reg_reg_i_8__10_n_3;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__14_n_3,p_reg_reg_i_2__12_n_3,p_reg_reg_i_3__10_n_3,p_reg_reg_i_4__10_n_3,p_reg_reg_i_5__10_n_3,p_reg_reg_i_6__10_n_3,p_reg_reg_i_7__10_n_3,p_reg_reg_i_8__10_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__14
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[7]),
        .O(p_reg_reg_i_1__14_n_3));
  LUT3 #(
    .INIT(8'hF2)) 
    p_reg_reg_i_1__4
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(DSP_A_B_DATA_INST),
        .I2(ap_enable_reg_pp0_iter2),
        .O(CEB1));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__12
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[6]),
        .O(p_reg_reg_i_2__12_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[5]),
        .O(p_reg_reg_i_3__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[4]),
        .O(p_reg_reg_i_4__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[3]),
        .O(p_reg_reg_i_5__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[2]),
        .O(p_reg_reg_i_6__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[1]),
        .O(p_reg_reg_i_7__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[0]),
        .O(p_reg_reg_i_8__10_n_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire p_reg_reg_i_1__12_n_3;
  wire p_reg_reg_i_2__10_n_3;
  wire p_reg_reg_i_3__8_n_3;
  wire p_reg_reg_i_4__8_n_3;
  wire p_reg_reg_i_5__8_n_3;
  wire p_reg_reg_i_6__8_n_3;
  wire p_reg_reg_i_7__8_n_3;
  wire p_reg_reg_i_8__8_n_3;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__12_n_3,p_reg_reg_i_2__10_n_3,p_reg_reg_i_3__8_n_3,p_reg_reg_i_4__8_n_3,p_reg_reg_i_5__8_n_3,p_reg_reg_i_6__8_n_3,p_reg_reg_i_7__8_n_3,p_reg_reg_i_8__8_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__12
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[7]),
        .O(p_reg_reg_i_1__12_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[6]),
        .O(p_reg_reg_i_2__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[5]),
        .O(p_reg_reg_i_3__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[4]),
        .O(p_reg_reg_i_4__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[3]),
        .O(p_reg_reg_i_5__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[2]),
        .O(p_reg_reg_i_6__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[1]),
        .O(p_reg_reg_i_7__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[0]),
        .O(p_reg_reg_i_8__8_n_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire p_reg_reg_i_1__10_n_3;
  wire p_reg_reg_i_2__8_n_3;
  wire p_reg_reg_i_3__6_n_3;
  wire p_reg_reg_i_4__6_n_3;
  wire p_reg_reg_i_5__6_n_3;
  wire p_reg_reg_i_6__6_n_3;
  wire p_reg_reg_i_7__6_n_3;
  wire p_reg_reg_i_8__6_n_3;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__10_n_3,p_reg_reg_i_2__8_n_3,p_reg_reg_i_3__6_n_3,p_reg_reg_i_4__6_n_3,p_reg_reg_i_5__6_n_3,p_reg_reg_i_6__6_n_3,p_reg_reg_i_7__6_n_3,p_reg_reg_i_8__6_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__10
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[7]),
        .O(p_reg_reg_i_1__10_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[6]),
        .O(p_reg_reg_i_2__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[5]),
        .O(p_reg_reg_i_3__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[4]),
        .O(p_reg_reg_i_4__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[3]),
        .O(p_reg_reg_i_5__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[2]),
        .O(p_reg_reg_i_6__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[1]),
        .O(p_reg_reg_i_7__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[0]),
        .O(p_reg_reg_i_8__6_n_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire p_reg_reg_i_1__8_n_3;
  wire p_reg_reg_i_2__6_n_3;
  wire p_reg_reg_i_3__4_n_3;
  wire p_reg_reg_i_4__4_n_3;
  wire p_reg_reg_i_5__4_n_3;
  wire p_reg_reg_i_6__4_n_3;
  wire p_reg_reg_i_7__4_n_3;
  wire p_reg_reg_i_8__4_n_3;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__8_n_3,p_reg_reg_i_2__6_n_3,p_reg_reg_i_3__4_n_3,p_reg_reg_i_4__4_n_3,p_reg_reg_i_5__4_n_3,p_reg_reg_i_6__4_n_3,p_reg_reg_i_7__4_n_3,p_reg_reg_i_8__4_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__8
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[7]),
        .O(p_reg_reg_i_1__8_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[6]),
        .O(p_reg_reg_i_2__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[5]),
        .O(p_reg_reg_i_3__4_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[4]),
        .O(p_reg_reg_i_4__4_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[3]),
        .O(p_reg_reg_i_5__4_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[2]),
        .O(p_reg_reg_i_6__4_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[1]),
        .O(p_reg_reg_i_7__4_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[0]),
        .O(p_reg_reg_i_8__4_n_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    brmerge_i_reg_3176,
    DSP_A_B_DATA_INST,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input brmerge_i_reg_3176;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;
  wire brmerge_i_reg_3176;
  wire p_27_in;
  wire p_reg_reg_i_1__6_n_3;
  wire p_reg_reg_i_2__4_n_3;
  wire p_reg_reg_i_3__2_n_3;
  wire p_reg_reg_i_4__2_n_3;
  wire p_reg_reg_i_5__2_n_3;
  wire p_reg_reg_i_6__2_n_3;
  wire p_reg_reg_i_7__2_n_3;
  wire p_reg_reg_i_8__2_n_3;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__6_n_3,p_reg_reg_i_2__4_n_3,p_reg_reg_i_3__2_n_3,p_reg_reg_i_4__2_n_3,p_reg_reg_i_5__2_n_3,p_reg_reg_i_6__2_n_3,p_reg_reg_i_7__2_n_3,p_reg_reg_i_8__2_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__6
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[7]),
        .O(p_reg_reg_i_1__6_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__4
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[6]),
        .O(p_reg_reg_i_2__4_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__2
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[5]),
        .O(p_reg_reg_i_3__2_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__2
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[4]),
        .O(p_reg_reg_i_4__2_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__2
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[3]),
        .O(p_reg_reg_i_5__2_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__2
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[2]),
        .O(p_reg_reg_i_6__2_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__2
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[1]),
        .O(p_reg_reg_i_7__2_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__2
       (.I0(brmerge_i_reg_3176),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[0]),
        .O(p_reg_reg_i_8__2_n_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75
   (P,
    DSP_ALU_INST,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    DSP_ALU_INST_0,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    Q,
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035);
  output [24:0]P;
  input [0:0]DSP_ALU_INST;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [23:0]DSP_ALU_INST_0;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [7:0]Q;
  input [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;

  wire CEB1;
  wire [0:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;
  wire p_27_in;
  wire p_reg_reg_i_2__2_n_3;
  wire p_reg_reg_i_3__0_n_3;
  wire p_reg_reg_i_4__0_n_3;
  wire p_reg_reg_i_5__0_n_3;
  wire p_reg_reg_i_6__0_n_3;
  wire p_reg_reg_i_7__0_n_3;
  wire p_reg_reg_i_8__0_n_3;
  wire p_reg_reg_i_9__0_n_3;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_2__2_n_3,p_reg_reg_i_3__0_n_3,p_reg_reg_i_4__0_n_3,p_reg_reg_i_5__0_n_3,p_reg_reg_i_6__0_n_3,p_reg_reg_i_7__0_n_3,p_reg_reg_i_8__0_n_3,p_reg_reg_i_9__0_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__2
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[7]),
        .O(p_reg_reg_i_2__2_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[6]),
        .O(p_reg_reg_i_3__0_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[5]),
        .O(p_reg_reg_i_4__0_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[4]),
        .O(p_reg_reg_i_5__0_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[3]),
        .O(p_reg_reg_i_6__0_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[2]),
        .O(p_reg_reg_i_7__0_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[1]),
        .O(p_reg_reg_i_8__0_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_9__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[0]),
        .O(p_reg_reg_i_9__0_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70 bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69 bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68 bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67 bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66 bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35
   (PCOUT,
    CEA1,
    CEB1,
    p_27_in,
    ap_clk,
    q00,
    Q,
    P,
    ap_enable_reg_pp1_iter3,
    \PixArray_val_V_5_5_1_i_reg_744_reg[0] ,
    ap_enable_reg_pp0_iter2);
  output [47:0]PCOUT;
  output CEA1;
  output CEB1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;
  input ap_enable_reg_pp1_iter3;
  input \PixArray_val_V_5_5_1_i_reg_744_reg[0] ;
  input ap_enable_reg_pp0_iter2;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire \PixArray_val_V_5_5_1_i_reg_744_reg[0] ;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .\PixArray_val_V_5_5_1_i_reg_744_reg[0] (\PixArray_val_V_5_5_1_i_reg_744_reg[0] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
   (PCOUT,
    CEA1,
    CEB1,
    p_27_in,
    ap_clk,
    q00,
    Q,
    P,
    ap_enable_reg_pp1_iter3,
    \PixArray_val_V_5_5_1_i_reg_744_reg[0] ,
    ap_enable_reg_pp0_iter2);
  output [47:0]PCOUT;
  output CEA1;
  output CEB1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;
  input ap_enable_reg_pp1_iter3;
  input \PixArray_val_V_5_5_1_i_reg_744_reg[0] ;
  input ap_enable_reg_pp0_iter2;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire \PixArray_val_V_5_5_1_i_reg_744_reg[0] ;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__3
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(\PixArray_val_V_5_5_1_i_reg_744_reg[0] ),
        .O(CEA1));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    p_reg_reg_i_2__1
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(\PixArray_val_V_5_5_1_i_reg_744_reg[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(CEB1));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire CEA1;
  wire CEB1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40
   (P,
    CEB1,
    CEA1,
    p_27_in,
    ap_clk,
    q00,
    Q,
    PCOUT,
    ap_enable_reg_pp0_iter2,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp1_iter4);
  output [25:0]P;
  output CEB1;
  input CEA1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter2;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp1_iter4;

  wire CEA1;
  wire CEB1;
  wire DSP_A_B_DATA_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
   (P,
    CEB1,
    CEA1,
    p_27_in,
    ap_clk,
    q00,
    Q,
    PCOUT,
    ap_enable_reg_pp0_iter2,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp1_iter4);
  output [25:0]P;
  output CEB1;
  input CEA1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter2;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp1_iter4;

  wire CEA1;
  wire CEB1;
  wire DSP_A_B_DATA_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hBA)) 
    p_reg_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(DSP_A_B_DATA_INST),
        .I2(ap_enable_reg_pp1_iter4),
        .O(CEB1));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65
   (P,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45
   (PCOUT,
    CEB1,
    CEA1,
    p_27_in,
    ap_clk,
    q00,
    Q,
    P,
    ap_enable_reg_pp0_iter2,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp1_iter5);
  output [47:0]PCOUT;
  output CEB1;
  input CEA1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;
  input ap_enable_reg_pp0_iter2;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp1_iter5;

  wire CEA1;
  wire CEB1;
  wire DSP_A_B_DATA_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter5;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
   (PCOUT,
    CEB1,
    CEA1,
    p_27_in,
    ap_clk,
    q00,
    Q,
    P,
    ap_enable_reg_pp0_iter2,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp1_iter5);
  output [47:0]PCOUT;
  output CEB1;
  input CEA1;
  input p_27_in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;
  input ap_enable_reg_pp0_iter2;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp1_iter5;

  wire CEA1;
  wire CEB1;
  wire DSP_A_B_DATA_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter5;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hBA)) 
    p_reg_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(DSP_A_B_DATA_INST),
        .I2(ap_enable_reg_pp1_iter5),
        .O(CEB1));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60
   (PCOUT,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55 bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54 bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53 bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52 bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51 bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50
   (CEA1,
    p_27_in,
    CEB1,
    D,
    ap_clk,
    q00,
    Q,
    PCOUT,
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ,
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ,
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ,
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ,
    OutputWriteEn_reg_3163,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp1_iter6);
  output CEA1;
  output p_27_in;
  output CEB1;
  output [7:0]D;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [0:0]\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ;
  input \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ;
  input \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ;
  input \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ;
  input OutputWriteEn_reg_3163;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp1_iter6;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [0:0]\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ;
  wire \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_3163;
  wire [47:0]PCOUT;
  wire \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ;
  wire \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ;
  wire \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ;
  wire [7:0]Q;
  wire SrcYUV422_empty_n;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire p_27_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .CEP(p_27_in),
        .D(D),
        .\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] (\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ),
        .\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 (\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_3163(OutputWriteEn_reg_3163),
        .PCOUT(PCOUT),
        .\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] (\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ),
        .\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 (\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ),
        .\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 (\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ),
        .Q(Q),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
   (CEA1,
    CEP,
    CEB1,
    D,
    ap_clk,
    q00,
    Q,
    PCOUT,
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ,
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ,
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ,
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ,
    OutputWriteEn_reg_3163,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp1_iter6);
  output CEA1;
  output CEP;
  output CEB1;
  output [7:0]D;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [0:0]\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ;
  input \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ;
  input \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ;
  input \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ;
  input OutputWriteEn_reg_3163;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp1_iter6;

  wire CEA1;
  wire CEB1;
  wire CEP;
  wire [7:0]D;
  wire [0:0]\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ;
  wire \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_3163;
  wire [47:0]PCOUT;
  wire \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ;
  wire \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ;
  wire \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ;
  wire [7:0]Q;
  wire SrcYUV422_empty_n;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire [26:26]grp_fu_2974_p3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \select_ln301_5_reg_3951[7]_i_2_n_3 ;
  wire [5:0]tmp_15_fu_2598_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2974_p3,tmp_15_fu_2598_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1
       (.I0(\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] ),
        .I1(\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ),
        .O(CEP));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    p_reg_reg_i_1__0
       (.I0(\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] ),
        .I1(\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 ),
        .I2(SrcYUV422_empty_n),
        .I3(OutYUV_full_n),
        .I4(\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 ),
        .I5(OutputWriteEn_reg_3163),
        .O(CEA1));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    p_reg_reg_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter6),
        .O(CEB1));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[0]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[1]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[2]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[3]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[4]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[5]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[6]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_5_reg_3951[7]_i_1 
       (.I0(grp_fu_2974_p3),
        .I1(\select_ln301_5_reg_3951[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln301_5_reg_3951[7]_i_2 
       (.I0(tmp_15_fu_2598_p4[0]),
        .I1(tmp_15_fu_2598_p4[1]),
        .I2(tmp_15_fu_2598_p4[2]),
        .I3(tmp_15_fu_2598_p4[3]),
        .I4(tmp_15_fu_2598_p4[4]),
        .I5(tmp_15_fu_2598_p4[5]),
        .O(\select_ln301_5_reg_3951[7]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [26:26]grp_fu_2963_p3;
  wire p_27_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \select_ln301_4_reg_3946[7]_i_2_n_3 ;
  wire [5:0]tmp_13_fu_2539_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2963_p3,tmp_13_fu_2539_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[0]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[1]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[2]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[3]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[4]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[5]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[6]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_4_reg_3946[7]_i_1 
       (.I0(grp_fu_2963_p3),
        .I1(\select_ln301_4_reg_3946[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln301_4_reg_3946[7]_i_2 
       (.I0(tmp_13_fu_2539_p4[0]),
        .I1(tmp_13_fu_2539_p4[1]),
        .I2(tmp_13_fu_2539_p4[2]),
        .I3(tmp_13_fu_2539_p4[3]),
        .I4(tmp_13_fu_2539_p4[4]),
        .I5(tmp_13_fu_2539_p4[5]),
        .O(\select_ln301_4_reg_3946[7]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [26:26]grp_fu_2952_p3;
  wire p_27_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \select_ln301_3_reg_3941[7]_i_2_n_3 ;
  wire [5:0]tmp_11_fu_2480_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2952_p3,tmp_11_fu_2480_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[0]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[1]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[2]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[3]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[4]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[5]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[6]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_3_reg_3941[7]_i_1 
       (.I0(grp_fu_2952_p3),
        .I1(\select_ln301_3_reg_3941[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln301_3_reg_3941[7]_i_2 
       (.I0(tmp_11_fu_2480_p4[0]),
        .I1(tmp_11_fu_2480_p4[1]),
        .I2(tmp_11_fu_2480_p4[2]),
        .I3(tmp_11_fu_2480_p4[3]),
        .I4(tmp_11_fu_2480_p4[4]),
        .I5(tmp_11_fu_2480_p4[5]),
        .O(\select_ln301_3_reg_3941[7]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [26:26]grp_fu_2941_p3;
  wire p_27_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \select_ln301_2_reg_3936[7]_i_2_n_3 ;
  wire [5:0]tmp_9_fu_2421_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2941_p3,tmp_9_fu_2421_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[0]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[1]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[2]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[3]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[4]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[5]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[6]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_2_reg_3936[7]_i_1 
       (.I0(grp_fu_2941_p3),
        .I1(\select_ln301_2_reg_3936[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln301_2_reg_3936[7]_i_2 
       (.I0(tmp_9_fu_2421_p4[0]),
        .I1(tmp_9_fu_2421_p4[1]),
        .I2(tmp_9_fu_2421_p4[2]),
        .I3(tmp_9_fu_2421_p4[3]),
        .I4(tmp_9_fu_2421_p4[4]),
        .I5(tmp_9_fu_2421_p4[5]),
        .O(\select_ln301_2_reg_3936[7]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [26:26]grp_fu_2930_p3;
  wire p_27_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \select_ln301_1_reg_3931[7]_i_2_n_3 ;
  wire [5:0]tmp_7_fu_2362_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2930_p3,tmp_7_fu_2362_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[0]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[1]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[2]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[3]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[4]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[5]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[6]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_1_reg_3931[7]_i_1 
       (.I0(grp_fu_2930_p3),
        .I1(\select_ln301_1_reg_3931[7]_i_2_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln301_1_reg_3931[7]_i_2 
       (.I0(tmp_7_fu_2362_p4[0]),
        .I1(tmp_7_fu_2362_p4[1]),
        .I2(tmp_7_fu_2362_p4[2]),
        .I3(tmp_7_fu_2362_p4[3]),
        .I4(tmp_7_fu_2362_p4[4]),
        .I5(tmp_7_fu_2362_p4[5]),
        .O(\select_ln301_1_reg_3931[7]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55
   (D,
    CEA1,
    p_27_in,
    CEB1,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input p_27_in;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [26:26]grp_fu_2919_p3;
  wire p_27_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \select_ln301_reg_3926[7]_i_3_n_3 ;
  wire [5:0]tmp_5_fu_2303_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(p_27_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(p_27_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(p_27_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2919_p3,tmp_5_fu_2303_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[0]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[1]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[2]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[3]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[4]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[5]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[6]_i_1 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln301_reg_3926[7]_i_2 
       (.I0(grp_fu_2919_p3),
        .I1(\select_ln301_reg_3926[7]_i_3_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln301_reg_3926[7]_i_3 
       (.I0(tmp_5_fu_2303_p4[0]),
        .I1(tmp_5_fu_2303_p4[1]),
        .I2(tmp_5_fu_2303_p4[2]),
        .I3(tmp_5_fu_2303_p4[3]),
        .I4(tmp_5_fu_2303_p4[4]),
        .I5(tmp_5_fu_2303_p4[5]),
        .O(\select_ln301_reg_3926[7]_i_3_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s
   (Q,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output [11:0]Q;
  input [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [11:0]Q;
  wire ap_clk;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s_108
   (Q,
    D,
    ap_clk);
  output [11:0]Q;
  input [11:0]D;
  input ap_clk;

  wire [11:0]D;
  wire [11:0]Q;
  wire ap_clk;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s_109
   (Q,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[11]_0 ;

  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_reg_unsigned_short_s_97
   (D,
    Q,
    \cmp31208_i_reg_654_reg[0] ,
    \cmp31208_i_reg_654_reg[0]_0 ,
    \cmp31208_i_reg_654_reg[0]_1 ,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output [11:0]D;
  output [10:0]Q;
  output \cmp31208_i_reg_654_reg[0] ;
  input \cmp31208_i_reg_654_reg[0]_0 ;
  input [0:0]\cmp31208_i_reg_654_reg[0]_1 ;
  input [10:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [11:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire \cmp31208_i_reg_654_reg[0] ;
  wire \cmp31208_i_reg_654_reg[0]_0 ;
  wire [0:0]\cmp31208_i_reg_654_reg[0]_1 ;
  wire [10:0]\d_read_reg_22_reg[11]_0 ;
  wire \sub_i_reg_649[11]_i_2_n_3 ;

  LUT3 #(
    .INIT(8'hCA)) 
    \cmp31208_i_reg_654[0]_i_1 
       (.I0(\cmp31208_i_reg_654_reg[0]_0 ),
        .I1(D[11]),
        .I2(\cmp31208_i_reg_654_reg[0]_1 ),
        .O(\cmp31208_i_reg_654_reg[0] ));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_649[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_i_reg_649[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(\sub_i_reg_649[11]_i_2_n_3 ),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_reg_649[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(\sub_i_reg_649[11]_i_2_n_3 ),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_i_reg_649[11]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\sub_i_reg_649[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_reg_649[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_i_reg_649[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_reg_649[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_i_reg_649[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC9)) 
    \sub_i_reg_649[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_reg_649[6]_i_1 
       (.I0(Q[6]),
        .I1(\sub_i_reg_649[11]_i_2_n_3 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_reg_649[7]_i_1 
       (.I0(Q[7]),
        .I1(\sub_i_reg_649[11]_i_2_n_3 ),
        .I2(Q[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_reg_649[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sub_i_reg_649[11]_i_2_n_3 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_reg_649[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(\sub_i_reg_649[11]_i_2_n_3 ),
        .I4(Q[6]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \sof_fu_126_reg[0] ,
    B_V_data_1_sel_wr01_out,
    p_11_in,
    E,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln938_reg_677_reg[0] ,
    \ap_CS_fsm_reg[3]_0 ,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    \ap_CS_fsm_reg[2] ,
    SR,
    \ColorMode_read_reg_635_reg[3] ,
    \icmp_ln951_reg_681_reg[0] ,
    \icmp_ln938_reg_677_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln938_reg_677_reg[0]_0 ,
    internal_full_n_reg,
    mOutPtr110_out,
    mOutPtr110_out_0,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter3_reg,
    sof_fu_126,
    sof_3_reg_205,
    \sof_3_reg_205_reg[0] ,
    m_axis_video_TREADY,
    \icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter0,
    icmp_ln938_fu_355_p2,
    \trunc_ln145_5_reg_718_reg[0] ,
    OutYUV_empty_n,
    \ap_CS_fsm_reg[4] ,
    ColorMode_vcr_c19_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_HeightOut_c21_empty_n,
    HwReg_Width_c20_empty_n,
    \mOutPtr_reg[1] ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    \B_V_data_1_payload_B_reg[47]_1 ,
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 ,
    \B_V_data_1_payload_B_reg[47]_2 ,
    \icmp_ln951_reg_681_reg[0]_0 ,
    \icmp_ln951_reg_681_reg[0]_1 ,
    \icmp_ln951_reg_681_reg[0]_2 ,
    icmp_ln951_reg_681,
    \mOutPtr_reg[4] ,
    internal_full_n,
    OutYUV_full_n,
    start_once_reg,
    \mOutPtr_reg[1]_0 ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    data1);
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \sof_fu_126_reg[0] ;
  output B_V_data_1_sel_wr01_out;
  output p_11_in;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\icmp_ln938_reg_677_reg[0] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [3:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]SR;
  output \ColorMode_read_reg_635_reg[3] ;
  output \icmp_ln951_reg_681_reg[0] ;
  output \icmp_ln938_reg_677_pp0_iter1_reg_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]\icmp_ln938_reg_677_reg[0]_0 ;
  output internal_full_n_reg;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output [47:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter3_reg;
  input sof_fu_126;
  input sof_3_reg_205;
  input \sof_3_reg_205_reg[0] ;
  input m_axis_video_TREADY;
  input \icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0;
  input icmp_ln938_fu_355_p2;
  input \trunc_ln145_5_reg_718_reg[0] ;
  input OutYUV_empty_n;
  input \ap_CS_fsm_reg[4] ;
  input ColorMode_vcr_c19_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_HeightOut_c21_empty_n;
  input HwReg_Width_c20_empty_n;
  input \mOutPtr_reg[1] ;
  input [7:0]\B_V_data_1_payload_B_reg[47]_0 ;
  input [7:0]\B_V_data_1_payload_B_reg[47]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 ;
  input [7:0]\B_V_data_1_payload_B_reg[47]_2 ;
  input \icmp_ln951_reg_681_reg[0]_0 ;
  input \icmp_ln951_reg_681_reg[0]_1 ;
  input \icmp_ln951_reg_681_reg[0]_2 ;
  input icmp_ln951_reg_681;
  input \mOutPtr_reg[4] ;
  input internal_full_n;
  input OutYUV_full_n;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [7:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input [7:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input [15:0]data1;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[16]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[17]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[18]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[19]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[21]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[22]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[23]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[33] ;
  wire \B_V_data_1_payload_A_reg_n_3_[34] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[36] ;
  wire \B_V_data_1_payload_A_reg_n_3_[37] ;
  wire \B_V_data_1_payload_A_reg_n_3_[38] ;
  wire \B_V_data_1_payload_A_reg_n_3_[39] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[40] ;
  wire \B_V_data_1_payload_A_reg_n_3_[41] ;
  wire \B_V_data_1_payload_A_reg_n_3_[42] ;
  wire \B_V_data_1_payload_A_reg_n_3_[43] ;
  wire \B_V_data_1_payload_A_reg_n_3_[44] ;
  wire \B_V_data_1_payload_A_reg_n_3_[45] ;
  wire \B_V_data_1_payload_A_reg_n_3_[46] ;
  wire \B_V_data_1_payload_A_reg_n_3_[47] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [7:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire [7:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [7:0]\B_V_data_1_payload_B_reg[47]_0 ;
  wire [7:0]\B_V_data_1_payload_B_reg[47]_1 ;
  wire [7:0]\B_V_data_1_payload_B_reg[47]_2 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[33] ;
  wire \B_V_data_1_payload_B_reg_n_3_[34] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[36] ;
  wire \B_V_data_1_payload_B_reg_n_3_[37] ;
  wire \B_V_data_1_payload_B_reg_n_3_[38] ;
  wire \B_V_data_1_payload_B_reg_n_3_[39] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[40] ;
  wire \B_V_data_1_payload_B_reg_n_3_[41] ;
  wire \B_V_data_1_payload_B_reg_n_3_[42] ;
  wire \B_V_data_1_payload_B_reg_n_3_[43] ;
  wire \B_V_data_1_payload_B_reg_n_3_[44] ;
  wire \B_V_data_1_payload_B_reg_n_3_[45] ;
  wire \B_V_data_1_payload_B_reg_n_3_[46] ;
  wire \B_V_data_1_payload_B_reg_n_3_[47] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire \ColorMode_read_reg_635_reg[3] ;
  wire ColorMode_vcr_c19_empty_n;
  wire [3:0]D;
  wire [0:0]E;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_Width_c20_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm[4]_i_2__0_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [15:8]ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5_n_3 ;
  wire ap_rst_n;
  wire [15:0]data1;
  wire icmp_ln938_fu_355_p2;
  wire \icmp_ln938_reg_677_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ;
  wire [0:0]\icmp_ln938_reg_677_reg[0] ;
  wire [0:0]\icmp_ln938_reg_677_reg[0]_0 ;
  wire icmp_ln951_reg_681;
  wire \icmp_ln951_reg_681_reg[0] ;
  wire \icmp_ln951_reg_681_reg[0]_0 ;
  wire \icmp_ln951_reg_681_reg[0]_1 ;
  wire \icmp_ln951_reg_681_reg[0]_2 ;
  wire internal_full_n;
  wire internal_full_n_i_2__16_n_3;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[1]_i_4_n_3 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[4] ;
  wire [47:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire p_10_in;
  wire p_11_in;
  wire [47:24]p_2_out;
  wire sof_3_reg_205;
  wire \sof_3_reg_205_reg[0] ;
  wire sof_fu_126;
  wire \sof_fu_126_reg[0] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire \trunc_ln145_2_reg_697[7]_i_2_n_3 ;
  wire \trunc_ln145_2_reg_697[7]_i_3_n_3 ;
  wire \trunc_ln145_2_reg_697[7]_i_4_n_3 ;
  wire \trunc_ln145_5_reg_718_reg[0] ;

  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .I3(data1[10]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[10]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .I3(data1[11]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[11]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .I3(data1[12]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[12]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .I3(data1[13]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[13]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .I3(data1[14]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[14]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .I3(data1[15]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[15]));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [0]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .O(\B_V_data_1_payload_A[16]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [1]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .O(\B_V_data_1_payload_A[17]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [2]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .O(\B_V_data_1_payload_A[18]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [3]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .O(\B_V_data_1_payload_A[19]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [4]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .O(\B_V_data_1_payload_A[20]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [5]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .O(\B_V_data_1_payload_A[21]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [6]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .O(\B_V_data_1_payload_A[22]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_2 [7]),
        .I3(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .O(\B_V_data_1_payload_A[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [0]),
        .O(p_2_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [1]),
        .O(p_2_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [2]),
        .O(p_2_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [3]),
        .O(p_2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [4]),
        .O(p_2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [5]),
        .O(p_2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [6]),
        .O(p_2_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .I3(\B_V_data_1_payload_B_reg[47]_2 [7]),
        .O(p_2_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [0]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .O(p_2_out[32]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [1]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .O(p_2_out[33]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [2]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .O(p_2_out[34]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [3]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .O(p_2_out[35]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .O(p_2_out[36]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [5]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .O(p_2_out[37]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [6]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .O(p_2_out[38]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(\ColorMode_read_reg_635_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [7]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .O(p_2_out[39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [0]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [0]),
        .O(p_2_out[40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [1]),
        .O(p_2_out[41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [2]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [2]),
        .O(p_2_out[42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [3]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [3]),
        .O(p_2_out[43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [4]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [4]),
        .O(p_2_out[44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [5]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [5]),
        .O(p_2_out[45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [6]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [6]),
        .O(p_2_out[46]));
  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[47]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[47]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_1 [7]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[47]_2 [7]),
        .O(p_2_out[47]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .I3(data1[8]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[8]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [0]),
        .I1(\ColorMode_read_reg_635_reg[3] ),
        .I2(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .I3(data1[9]),
        .O(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[16]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[17]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[18]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[19]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[20]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[21]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[22]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[32]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[33]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[34]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[35]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[36]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[37]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[38]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[39]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[40]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[41]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[42]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[43]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[44]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[45]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[46]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(p_2_out[47]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(data1[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[47]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[16]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[17]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[18]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[19]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[20]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[21]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[22]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[32]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[33]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[34]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[35]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[36]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[37]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[38]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[39]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[40]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[41]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[42]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[43]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[44]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[45]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[46]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_2_out[47]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(data1[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAAA2A00)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel_wr01_out),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(\icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ),
        .I2(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .O(B_V_data_1_sel_wr01_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hBFFFAAAAFFFFAAAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(ColorMode_vcr_c19_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_HeightOut_c21_empty_n),
        .I4(Q[0]),
        .I5(HwReg_Width_c20_empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hDDDDD5DD)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEEEFFFF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(Q[2]),
        .I5(\mOutPtr_reg[1] ),
        .O(\ap_CS_fsm[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBFFFBBBB)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\mOutPtr_reg[1] ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hDF00DFDF00000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(icmp_ln938_fu_355_p2),
        .I1(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hC0A000A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_rst_n),
        .I3(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I4(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hF000880000008800)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(ap_rst_n),
        .I4(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I5(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'h0000A080)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_1 
       (.I0(Q[3]),
        .I1(\trunc_ln145_5_reg_718_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(OutYUV_empty_n),
        .I4(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3_n_3 ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h000044F4)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3 
       (.I0(\icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(\sof_3_reg_205_reg[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [3]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [2]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [1]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5_n_3 ),
        .O(\ColorMode_read_reg_635_reg[3] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [4]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [5]),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [6]),
        .I3(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0 [7]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \i_1_reg_658[11]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln938_reg_677_pp0_iter2_reg[0]_i_1 
       (.I0(\icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ),
        .I1(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I2(\sof_3_reg_205_reg[0] ),
        .O(\icmp_ln938_reg_677_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \icmp_ln951_reg_681[0]_i_1 
       (.I0(\icmp_ln951_reg_681_reg[0]_0 ),
        .I1(\icmp_ln951_reg_681_reg[0]_1 ),
        .I2(\icmp_ln951_reg_681_reg[0]_2 ),
        .I3(p_10_in),
        .I4(icmp_ln951_reg_681),
        .O(\icmp_ln951_reg_681_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln951_reg_681_pp0_iter1_reg[0]_i_1 
       (.I0(Q[3]),
        .I1(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .O(p_11_in));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    \int_isr[0]_i_3 
       (.I0(\mOutPtr_reg[1] ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__16_n_3),
        .I1(internal_full_n),
        .I2(OutYUV_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'h00F7)) 
    internal_full_n_i_2__16
       (.I0(OutYUV_empty_n),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\trunc_ln145_5_reg_718_reg[0] ),
        .I3(\mOutPtr_reg[4] ),
        .O(internal_full_n_i_2__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_194[10]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_194[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_10_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_reg_194[10]_i_4 
       (.I0(Q[3]),
        .I1(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I2(icmp_ln938_fu_355_p2),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \mOutPtr[1]_i_3__10 
       (.I0(\mOutPtr[1]_i_4_n_3 ),
        .I1(\mOutPtr_reg[1] ),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    \mOutPtr[1]_i_4 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q[2]),
        .O(\mOutPtr[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6555)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\trunc_ln145_5_reg_718_reg[0] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(OutYUV_empty_n),
        .O(\icmp_ln938_reg_677_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[4]_i_4__1 
       (.I0(\trunc_ln145_5_reg_718_reg[0] ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(OutYUV_empty_n),
        .I3(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[37]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[38]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[39]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[40]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[41]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[42]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[43]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[44]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[45]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[46]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[47]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
  LUT6 #(
    .INIT(64'hCCC0CCCCAAAAAAAA)) 
    \sof_3_reg_205[0]_i_1 
       (.I0(sof_fu_126),
        .I1(sof_3_reg_205),
        .I2(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .I3(\sof_3_reg_205_reg[0] ),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(\sof_fu_126_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln145_2_reg_697[7]_i_1 
       (.I0(\trunc_ln145_5_reg_718_reg[0] ),
        .I1(Q[3]),
        .I2(\trunc_ln145_2_reg_697[7]_i_2_n_3 ),
        .O(\icmp_ln938_reg_677_reg[0] ));
  LUT6 #(
    .INIT(64'h04FF040404FF04FF)) 
    \trunc_ln145_2_reg_697[7]_i_2 
       (.I0(\trunc_ln145_5_reg_718_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(OutYUV_empty_n),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\trunc_ln145_2_reg_697[7]_i_3_n_3 ),
        .I5(\trunc_ln145_2_reg_697[7]_i_4_n_3 ),
        .O(\trunc_ln145_2_reg_697[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln145_2_reg_697[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\sof_3_reg_205_reg[0] ),
        .O(\trunc_ln145_2_reg_697[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln145_2_reg_697[7]_i_4 
       (.I0(\icmp_ln938_reg_677_pp0_iter2_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .O(\trunc_ln145_2_reg_697[7]_i_4_n_3 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both_110
   (\B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp1_iter1_reg,
    \sof_6_reg_298_reg[0] ,
    B_V_data_1_sel0,
    E,
    D,
    \icmp_ln844_1_reg_710_reg[0] ,
    s_axis_video_TDATA_int_regslice,
    \axi_data_V_7_reg_329_reg[47] ,
    \icmp_ln844_1_reg_710_reg[0]_0 ,
    \icmp_ln844_1_reg_710_reg[0]_1 ,
    \icmp_ln844_reg_703_reg[0] ,
    \icmp_ln844_reg_703_reg[0]_0 ,
    \ap_CS_fsm_reg[5] ,
    AXIvideo2MultiPixStream_U0_SrcYUV_write,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter0_reg_0,
    ap_enable_reg_pp1_iter0_reg_1,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \j_reg_275_reg[6] ,
    \j_reg_275_reg[4] ,
    \j_reg_275_reg[0] ,
    \j_reg_275_reg[9] ,
    \axi_data_V_3_reg_318_reg[47] ,
    \icmp_ln820_reg_739_reg[0] ,
    \eol_reg_286_reg[0] ,
    shiftReg_ce,
    mOutPtr110_out,
    \ap_CS_fsm_reg[5]_2 ,
    \sof_reg_231_reg[0] ,
    \ap_CS_fsm_reg[5]_3 ,
    SS,
    ap_clk,
    ap_NS_fsm117_out,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter0,
    ap_rst_n,
    sof_6_reg_298,
    sof_5_fu_136,
    \sof_6_reg_298_reg[0]_0 ,
    s_axis_video_TVALID,
    Q,
    sof_reg_231,
    \axi_data_V_5_reg_391_reg[0] ,
    \pix_val_V_1_2_reg_752_reg[0] ,
    \axi_data_V_7_reg_329_reg[47]_0 ,
    \axi_data_V_7_reg_329_reg[47]_1 ,
    \axi_data_V_7_reg_329_reg[0] ,
    \pix_val_V_3_4_reg_762_reg[0] ,
    \icmp_ln820_reg_739_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    \mOutPtr_reg[4] ,
    SrcYUV_full_n,
    eol_reg_286,
    \eol_reg_286_reg[0]_0 ,
    \ap_CS_fsm[6]_i_4 ,
    \ap_CS_fsm[6]_i_4_0 ,
    \axi_data_V_5_reg_391_reg[47] ,
    \axi_data_V_5_reg_391_reg[47]_0 ,
    v_vcresampler_core_U0_srcImg_read,
    SrcYUV_empty_n,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_enable_reg_pp1_iter1_reg;
  output \sof_6_reg_298_reg[0] ;
  output B_V_data_1_sel0;
  output [0:0]E;
  output [7:0]D;
  output [7:0]\icmp_ln844_1_reg_710_reg[0] ;
  output [47:0]s_axis_video_TDATA_int_regslice;
  output [47:0]\axi_data_V_7_reg_329_reg[47] ;
  output [7:0]\icmp_ln844_1_reg_710_reg[0]_0 ;
  output [7:0]\icmp_ln844_1_reg_710_reg[0]_1 ;
  output [7:0]\icmp_ln844_reg_703_reg[0] ;
  output [7:0]\icmp_ln844_reg_703_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output AXIvideo2MultiPixStream_U0_SrcYUV_write;
  output [1:0]ap_enable_reg_pp1_iter0_reg;
  output [0:0]ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]ap_enable_reg_pp1_iter0_reg_1;
  output \ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output \j_reg_275_reg[6] ;
  output \j_reg_275_reg[4] ;
  output \j_reg_275_reg[0] ;
  output \j_reg_275_reg[9] ;
  output [47:0]\axi_data_V_3_reg_318_reg[47] ;
  output \icmp_ln820_reg_739_reg[0] ;
  output \eol_reg_286_reg[0] ;
  output shiftReg_ce;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[5]_2 ;
  output [0:0]\sof_reg_231_reg[0] ;
  output \ap_CS_fsm_reg[5]_3 ;
  input [0:0]SS;
  input ap_clk;
  input ap_NS_fsm117_out;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter0;
  input ap_rst_n;
  input sof_6_reg_298;
  input sof_5_fu_136;
  input \sof_6_reg_298_reg[0]_0 ;
  input s_axis_video_TVALID;
  input [3:0]Q;
  input sof_reg_231;
  input \axi_data_V_5_reg_391_reg[0] ;
  input \pix_val_V_1_2_reg_752_reg[0] ;
  input [47:0]\axi_data_V_7_reg_329_reg[47]_0 ;
  input [47:0]\axi_data_V_7_reg_329_reg[47]_1 ;
  input \axi_data_V_7_reg_329_reg[0] ;
  input \pix_val_V_3_4_reg_762_reg[0] ;
  input \icmp_ln820_reg_739_reg[0]_0 ;
  input \ap_CS_fsm_reg[6] ;
  input \mOutPtr_reg[4] ;
  input SrcYUV_full_n;
  input eol_reg_286;
  input \eol_reg_286_reg[0]_0 ;
  input [10:0]\ap_CS_fsm[6]_i_4 ;
  input [10:0]\ap_CS_fsm[6]_i_4_0 ;
  input \axi_data_V_5_reg_391_reg[47] ;
  input [47:0]\axi_data_V_5_reg_391_reg[47]_0 ;
  input v_vcresampler_core_U0_srcImg_read;
  input SrcYUV_empty_n;
  input [47:0]s_axis_video_TDATA;

  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[33] ;
  wire \B_V_data_1_payload_A_reg_n_3_[34] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[36] ;
  wire \B_V_data_1_payload_A_reg_n_3_[37] ;
  wire \B_V_data_1_payload_A_reg_n_3_[38] ;
  wire \B_V_data_1_payload_A_reg_n_3_[39] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[40] ;
  wire \B_V_data_1_payload_A_reg_n_3_[41] ;
  wire \B_V_data_1_payload_A_reg_n_3_[42] ;
  wire \B_V_data_1_payload_A_reg_n_3_[43] ;
  wire \B_V_data_1_payload_A_reg_n_3_[44] ;
  wire \B_V_data_1_payload_A_reg_n_3_[45] ;
  wire \B_V_data_1_payload_A_reg_n_3_[46] ;
  wire \B_V_data_1_payload_A_reg_n_3_[47] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[33] ;
  wire \B_V_data_1_payload_B_reg_n_3_[34] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[36] ;
  wire \B_V_data_1_payload_B_reg_n_3_[37] ;
  wire \B_V_data_1_payload_B_reg_n_3_[38] ;
  wire \B_V_data_1_payload_B_reg_n_3_[39] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[40] ;
  wire \B_V_data_1_payload_B_reg_n_3_[41] ;
  wire \B_V_data_1_payload_B_reg_n_3_[42] ;
  wire \B_V_data_1_payload_B_reg_n_3_[43] ;
  wire \B_V_data_1_payload_B_reg_n_3_[44] ;
  wire \B_V_data_1_payload_B_reg_n_3_[45] ;
  wire \B_V_data_1_payload_B_reg_n_3_[46] ;
  wire \B_V_data_1_payload_B_reg_n_3_[47] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state[1]_i_4_n_3 ;
  wire \B_V_data_1_state[1]_i_5_n_3 ;
  wire \B_V_data_1_state[1]_i_6_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire \ap_CS_fsm[6]_i_3_n_3 ;
  wire [10:0]\ap_CS_fsm[6]_i_4 ;
  wire [10:0]\ap_CS_fsm[6]_i_4_0 ;
  wire \ap_CS_fsm[6]_i_5_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [1:0]ap_enable_reg_pp1_iter0_reg;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_rst_n;
  wire [47:0]\axi_data_V_3_reg_318_reg[47] ;
  wire \axi_data_V_5_reg_391_reg[0] ;
  wire \axi_data_V_5_reg_391_reg[47] ;
  wire [47:0]\axi_data_V_5_reg_391_reg[47]_0 ;
  wire \axi_data_V_7_reg_329_reg[0] ;
  wire [47:0]\axi_data_V_7_reg_329_reg[47] ;
  wire [47:0]\axi_data_V_7_reg_329_reg[47]_0 ;
  wire [47:0]\axi_data_V_7_reg_329_reg[47]_1 ;
  wire eol_reg_286;
  wire \eol_reg_286_reg[0] ;
  wire \eol_reg_286_reg[0]_0 ;
  wire \icmp_ln820_reg_739_reg[0] ;
  wire \icmp_ln820_reg_739_reg[0]_0 ;
  wire [7:0]\icmp_ln844_1_reg_710_reg[0] ;
  wire [7:0]\icmp_ln844_1_reg_710_reg[0]_0 ;
  wire [7:0]\icmp_ln844_1_reg_710_reg[0]_1 ;
  wire [7:0]\icmp_ln844_reg_703_reg[0] ;
  wire [7:0]\icmp_ln844_reg_703_reg[0]_0 ;
  wire internal_empty_n_i_4_n_3;
  wire \j_reg_275_reg[0] ;
  wire \j_reg_275_reg[4] ;
  wire \j_reg_275_reg[6] ;
  wire \j_reg_275_reg[9] ;
  wire mOutPtr110_out;
  wire \mOutPtr[4]_i_5_n_3 ;
  wire \mOutPtr_reg[4] ;
  wire \pix_val_V_0_2_reg_747[0]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[0]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[1]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[1]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[2]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[2]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[3]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[3]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[4]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[4]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[5]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[5]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[6]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_747[6]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[7]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_747[7]_i_4_n_3 ;
  wire \pix_val_V_1_2_reg_752[0]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[1]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[2]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[3]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[4]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[5]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[6]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752[7]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_752_reg[0] ;
  wire \pix_val_V_3_4_reg_762[0]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[0]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[1]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[1]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[2]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[2]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[3]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[3]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[4]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[4]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[5]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[5]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[6]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[6]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762[7]_i_2_n_3 ;
  wire \pix_val_V_3_4_reg_762[7]_i_3_n_3 ;
  wire \pix_val_V_3_4_reg_762_reg[0] ;
  wire \pix_val_V_4_3_reg_767[0]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[1]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[2]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[3]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[4]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[5]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[6]_i_2_n_3 ;
  wire \pix_val_V_4_3_reg_767[7]_i_2_n_3 ;
  wire [47:0]s_axis_video_TDATA;
  wire [47:0]s_axis_video_TDATA_int_regslice;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_5_fu_136;
  wire sof_6_reg_298;
  wire \sof_6_reg_298_reg[0] ;
  wire \sof_6_reg_298_reg[0]_0 ;
  wire sof_reg_231;
  wire [0:0]\sof_reg_231_reg[0] ;
  wire v_vcresampler_core_U0_srcImg_read;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC4CCC000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(B_V_data_1_sel0),
        .I1(ap_rst_n),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state[1]_i_4_n_3 ),
        .I3(\B_V_data_1_state[1]_i_5_n_3 ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\B_V_data_1_state[1]_i_6_n_3 ),
        .O(B_V_data_1_sel0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(\j_reg_275_reg[9] ),
        .I1(\j_reg_275_reg[0] ),
        .I2(\j_reg_275_reg[4] ),
        .I3(\j_reg_275_reg[6] ),
        .I4(\ap_CS_fsm[6]_i_5_n_3 ),
        .O(\B_V_data_1_state[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(SrcYUV_full_n),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(\icmp_ln820_reg_739_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(Q[0]),
        .I1(sof_reg_231),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(Q[3]),
        .I4(\axi_data_V_5_reg_391_reg[0] ),
        .O(\B_V_data_1_state[1]_i_6_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(SrcYUV_full_n),
        .I1(\icmp_ln820_reg_739_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[6]_i_3_n_3 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[6]_i_3_n_3 ),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(Q[1]),
        .I4(ap_NS_fsm117_out),
        .O(ap_enable_reg_pp1_iter0_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[6]_i_3_n_3 ),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[6]_i_10 
       (.I0(\ap_CS_fsm[6]_i_4 [9]),
        .I1(\ap_CS_fsm[6]_i_4_0 [9]),
        .I2(\ap_CS_fsm[6]_i_4 [10]),
        .I3(\ap_CS_fsm[6]_i_4_0 [10]),
        .O(\j_reg_275_reg[9] ));
  LUT6 #(
    .INIT(64'h004000400040FFFF)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(\mOutPtr_reg[4] ),
        .I5(SrcYUV_full_n),
        .O(\ap_CS_fsm[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEF0EEEEEE)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(sof_6_reg_298),
        .I1(eol_reg_286),
        .I2(\eol_reg_286_reg[0]_0 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .I5(\icmp_ln820_reg_739_reg[0]_0 ),
        .O(\ap_CS_fsm[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(\ap_CS_fsm[6]_i_4 [6]),
        .I1(\ap_CS_fsm[6]_i_4_0 [6]),
        .I2(\ap_CS_fsm[6]_i_4_0 [7]),
        .I3(\ap_CS_fsm[6]_i_4 [7]),
        .I4(\ap_CS_fsm[6]_i_4_0 [8]),
        .I5(\ap_CS_fsm[6]_i_4 [8]),
        .O(\j_reg_275_reg[6] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(\ap_CS_fsm[6]_i_4 [4]),
        .I1(\ap_CS_fsm[6]_i_4_0 [4]),
        .I2(\ap_CS_fsm[6]_i_4_0 [3]),
        .I3(\ap_CS_fsm[6]_i_4 [3]),
        .I4(\ap_CS_fsm[6]_i_4_0 [5]),
        .I5(\ap_CS_fsm[6]_i_4 [5]),
        .O(\j_reg_275_reg[4] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[6]_i_9 
       (.I0(\ap_CS_fsm[6]_i_4 [0]),
        .I1(\ap_CS_fsm[6]_i_4_0 [0]),
        .I2(\ap_CS_fsm[6]_i_4_0 [2]),
        .I3(\ap_CS_fsm[6]_i_4 [2]),
        .I4(\ap_CS_fsm[6]_i_4_0 [1]),
        .I5(\ap_CS_fsm[6]_i_4 [1]),
        .O(\j_reg_275_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(\ap_CS_fsm[6]_i_3_n_3 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(ap_NS_fsm117_out),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_NS_fsm117_out),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(\ap_CS_fsm[6]_i_3_n_3 ),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \axi_data_V_3_reg_318[47]_i_1 
       (.I0(ap_NS_fsm117_out),
        .I1(\ap_CS_fsm[6]_i_3_n_3 ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(\icmp_ln820_reg_739_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[0]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [0]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [0]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[0]),
        .O(\axi_data_V_3_reg_318_reg[47] [0]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[10]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [10]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [10]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[10]),
        .O(\axi_data_V_3_reg_318_reg[47] [10]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[11]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [11]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [11]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[11]),
        .O(\axi_data_V_3_reg_318_reg[47] [11]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[12]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [12]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [12]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[12]),
        .O(\axi_data_V_3_reg_318_reg[47] [12]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[13]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [13]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [13]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[13]),
        .O(\axi_data_V_3_reg_318_reg[47] [13]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[14]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [14]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [14]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[14]),
        .O(\axi_data_V_3_reg_318_reg[47] [14]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[15]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [15]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [15]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[15]),
        .O(\axi_data_V_3_reg_318_reg[47] [15]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[16]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [16]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [16]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[16]),
        .O(\axi_data_V_3_reg_318_reg[47] [16]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[17]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [17]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [17]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[17]),
        .O(\axi_data_V_3_reg_318_reg[47] [17]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[18]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [18]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [18]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[18]),
        .O(\axi_data_V_3_reg_318_reg[47] [18]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[19]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [19]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [19]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[19]),
        .O(\axi_data_V_3_reg_318_reg[47] [19]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[1]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [1]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [1]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[1]),
        .O(\axi_data_V_3_reg_318_reg[47] [1]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[20]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [20]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [20]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[20]),
        .O(\axi_data_V_3_reg_318_reg[47] [20]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[21]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [21]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [21]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[21]),
        .O(\axi_data_V_3_reg_318_reg[47] [21]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[22]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [22]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [22]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[22]),
        .O(\axi_data_V_3_reg_318_reg[47] [22]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[23]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [23]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [23]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[23]),
        .O(\axi_data_V_3_reg_318_reg[47] [23]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[24]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [24]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [24]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[24]),
        .O(\axi_data_V_3_reg_318_reg[47] [24]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[25]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [25]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [25]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[25]),
        .O(\axi_data_V_3_reg_318_reg[47] [25]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[26]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [26]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [26]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[26]),
        .O(\axi_data_V_3_reg_318_reg[47] [26]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[27]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [27]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [27]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[27]),
        .O(\axi_data_V_3_reg_318_reg[47] [27]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[28]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [28]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [28]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[28]),
        .O(\axi_data_V_3_reg_318_reg[47] [28]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[29]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [29]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [29]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[29]),
        .O(\axi_data_V_3_reg_318_reg[47] [29]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[2]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [2]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [2]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[2]),
        .O(\axi_data_V_3_reg_318_reg[47] [2]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[30]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [30]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [30]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[30]),
        .O(\axi_data_V_3_reg_318_reg[47] [30]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[31]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [31]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [31]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[31]),
        .O(\axi_data_V_3_reg_318_reg[47] [31]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[32]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [32]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [32]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[32]),
        .O(\axi_data_V_3_reg_318_reg[47] [32]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[33]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [33]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [33]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[33]),
        .O(\axi_data_V_3_reg_318_reg[47] [33]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[34]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [34]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [34]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[34]),
        .O(\axi_data_V_3_reg_318_reg[47] [34]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[35]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [35]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [35]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[35]),
        .O(\axi_data_V_3_reg_318_reg[47] [35]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[36]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [36]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [36]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[36]),
        .O(\axi_data_V_3_reg_318_reg[47] [36]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[37]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [37]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [37]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[37]),
        .O(\axi_data_V_3_reg_318_reg[47] [37]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[38]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [38]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [38]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[38]),
        .O(\axi_data_V_3_reg_318_reg[47] [38]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[39]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [39]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [39]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[39]),
        .O(\axi_data_V_3_reg_318_reg[47] [39]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[3]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [3]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [3]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[3]),
        .O(\axi_data_V_3_reg_318_reg[47] [3]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[40]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [40]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [40]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[40]),
        .O(\axi_data_V_3_reg_318_reg[47] [40]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[41]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [41]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [41]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[41]),
        .O(\axi_data_V_3_reg_318_reg[47] [41]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[42]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [42]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [42]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[42]),
        .O(\axi_data_V_3_reg_318_reg[47] [42]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[43]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [43]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [43]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[43]),
        .O(\axi_data_V_3_reg_318_reg[47] [43]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[44]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [44]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [44]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[44]),
        .O(\axi_data_V_3_reg_318_reg[47] [44]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[45]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [45]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [45]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[45]),
        .O(\axi_data_V_3_reg_318_reg[47] [45]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[46]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [46]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [46]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[46]),
        .O(\axi_data_V_3_reg_318_reg[47] [46]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[47]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [47]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [47]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[47]),
        .O(\axi_data_V_3_reg_318_reg[47] [47]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[4]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [4]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [4]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[4]),
        .O(\axi_data_V_3_reg_318_reg[47] [4]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[5]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [5]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [5]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[5]),
        .O(\axi_data_V_3_reg_318_reg[47] [5]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[6]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [6]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [6]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[6]),
        .O(\axi_data_V_3_reg_318_reg[47] [6]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[7]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [7]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [7]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[7]),
        .O(\axi_data_V_3_reg_318_reg[47] [7]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[8]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [8]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [8]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[8]),
        .O(\axi_data_V_3_reg_318_reg[47] [8]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_391[9]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_1 [9]),
        .I1(\axi_data_V_5_reg_391_reg[47] ),
        .I2(\axi_data_V_5_reg_391_reg[47]_0 [9]),
        .I3(Q[2]),
        .I4(s_axis_video_TDATA_int_regslice[9]),
        .O(\axi_data_V_3_reg_318_reg[47] [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[0]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [0]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [0]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[0]),
        .O(\axi_data_V_7_reg_329_reg[47] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[10]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [10]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [10]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[10]),
        .O(\axi_data_V_7_reg_329_reg[47] [10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[11]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [11]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [11]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[11]),
        .O(\axi_data_V_7_reg_329_reg[47] [11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[12]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [12]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [12]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[12]),
        .O(\axi_data_V_7_reg_329_reg[47] [12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[13]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [13]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [13]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[13]),
        .O(\axi_data_V_7_reg_329_reg[47] [13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[14]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [14]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [14]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[14]),
        .O(\axi_data_V_7_reg_329_reg[47] [14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[15]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [15]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [15]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[15]),
        .O(\axi_data_V_7_reg_329_reg[47] [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[16]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [16]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [16]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[16]),
        .O(\axi_data_V_7_reg_329_reg[47] [16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[17]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [17]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [17]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[17]),
        .O(\axi_data_V_7_reg_329_reg[47] [17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[18]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [18]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [18]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[18]),
        .O(\axi_data_V_7_reg_329_reg[47] [18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[19]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [19]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [19]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[19]),
        .O(\axi_data_V_7_reg_329_reg[47] [19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[1]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [1]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [1]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[1]),
        .O(\axi_data_V_7_reg_329_reg[47] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[20]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [20]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [20]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[20]),
        .O(\axi_data_V_7_reg_329_reg[47] [20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[21]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [21]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [21]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[21]),
        .O(\axi_data_V_7_reg_329_reg[47] [21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[22]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [22]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [22]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[22]),
        .O(\axi_data_V_7_reg_329_reg[47] [22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[23]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [23]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [23]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[23]),
        .O(\axi_data_V_7_reg_329_reg[47] [23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[24]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [24]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [24]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[24]),
        .O(\axi_data_V_7_reg_329_reg[47] [24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[25]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [25]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [25]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[25]),
        .O(\axi_data_V_7_reg_329_reg[47] [25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[26]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [26]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [26]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[26]),
        .O(\axi_data_V_7_reg_329_reg[47] [26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[27]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [27]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [27]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[27]),
        .O(\axi_data_V_7_reg_329_reg[47] [27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[28]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [28]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [28]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[28]),
        .O(\axi_data_V_7_reg_329_reg[47] [28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[29]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [29]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [29]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[29]),
        .O(\axi_data_V_7_reg_329_reg[47] [29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[2]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [2]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [2]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[2]),
        .O(\axi_data_V_7_reg_329_reg[47] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[30]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [30]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [30]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[30]),
        .O(\axi_data_V_7_reg_329_reg[47] [30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[31]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [31]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [31]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[31]),
        .O(\axi_data_V_7_reg_329_reg[47] [31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[32]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [32]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [32]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[32]),
        .O(\axi_data_V_7_reg_329_reg[47] [32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[33]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [33]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [33]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[33]),
        .O(\axi_data_V_7_reg_329_reg[47] [33]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[34]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [34]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [34]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[34]),
        .O(\axi_data_V_7_reg_329_reg[47] [34]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[35]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [35]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [35]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[35]),
        .O(\axi_data_V_7_reg_329_reg[47] [35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[36]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [36]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [36]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[36]),
        .O(\axi_data_V_7_reg_329_reg[47] [36]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[37]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [37]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [37]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[37]),
        .O(\axi_data_V_7_reg_329_reg[47] [37]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[38]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [38]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [38]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[38]),
        .O(\axi_data_V_7_reg_329_reg[47] [38]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[39]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [39]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [39]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[39]),
        .O(\axi_data_V_7_reg_329_reg[47] [39]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[3]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [3]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [3]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[3]),
        .O(\axi_data_V_7_reg_329_reg[47] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[40]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [40]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [40]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[40]),
        .O(\axi_data_V_7_reg_329_reg[47] [40]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[41]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [41]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [41]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[41]),
        .O(\axi_data_V_7_reg_329_reg[47] [41]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[42]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [42]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [42]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[42]),
        .O(\axi_data_V_7_reg_329_reg[47] [42]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[43]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [43]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [43]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[43]),
        .O(\axi_data_V_7_reg_329_reg[47] [43]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[44]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [44]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [44]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[44]),
        .O(\axi_data_V_7_reg_329_reg[47] [44]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[45]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [45]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [45]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[45]),
        .O(\axi_data_V_7_reg_329_reg[47] [45]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[46]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [46]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [46]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[46]),
        .O(\axi_data_V_7_reg_329_reg[47] [46]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \axi_data_V_7_reg_329[47]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[6]_i_3_n_3 ),
        .I2(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[47]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [47]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [47]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[47]),
        .O(\axi_data_V_7_reg_329_reg[47] [47]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[4]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [4]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [4]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[4]),
        .O(\axi_data_V_7_reg_329_reg[47] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[5]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [5]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [5]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[5]),
        .O(\axi_data_V_7_reg_329_reg[47] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[6]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [6]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [6]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[6]),
        .O(\axi_data_V_7_reg_329_reg[47] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[7]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [7]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [7]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[7]),
        .O(\axi_data_V_7_reg_329_reg[47] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[8]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [8]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [8]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[8]),
        .O(\axi_data_V_7_reg_329_reg[47] [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_7_reg_329[9]_i_1 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [9]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [9]),
        .I3(\axi_data_V_7_reg_329_reg[0] ),
        .I4(s_axis_video_TDATA_int_regslice[9]),
        .O(\axi_data_V_7_reg_329_reg[47] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .O(s_axis_video_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .O(s_axis_video_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .O(s_axis_video_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .O(s_axis_video_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .O(s_axis_video_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .O(s_axis_video_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .O(s_axis_video_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .O(s_axis_video_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .O(s_axis_video_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .O(s_axis_video_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .O(s_axis_video_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .O(s_axis_video_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .O(s_axis_video_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .O(s_axis_video_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .O(s_axis_video_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .O(s_axis_video_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .O(s_axis_video_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .O(s_axis_video_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .O(s_axis_video_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .O(s_axis_video_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .O(s_axis_video_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .O(s_axis_video_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .O(s_axis_video_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .O(s_axis_video_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .O(s_axis_video_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .O(s_axis_video_TDATA_int_regslice[32]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[33]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .O(s_axis_video_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[34]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .O(s_axis_video_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[35]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .O(s_axis_video_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[36]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .O(s_axis_video_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[37]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .O(s_axis_video_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[38]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .O(s_axis_video_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[39]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .O(s_axis_video_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .O(s_axis_video_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .O(s_axis_video_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .O(s_axis_video_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .O(s_axis_video_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .O(s_axis_video_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .O(s_axis_video_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .O(s_axis_video_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .O(s_axis_video_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[47]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .O(s_axis_video_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .O(s_axis_video_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .O(s_axis_video_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .O(s_axis_video_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(s_axis_video_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .O(s_axis_video_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_207[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .O(s_axis_video_TDATA_int_regslice[9]));
  LUT6 #(
    .INIT(64'hFFFF5575FFFFFFFF)) 
    \axi_last_V_8_reg_341[0]_i_2 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(\B_V_data_1_state[1]_i_5_n_3 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_219[0]_i_1 
       (.I0(sof_reg_231),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\sof_reg_231_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \eol_1_reg_415[0]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(Q[3]),
        .I3(\axi_data_V_5_reg_391_reg[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \eol_reg_286[0]_i_1 
       (.I0(eol_reg_286),
        .I1(\ap_CS_fsm[6]_i_3_n_3 ),
        .I2(\sof_6_reg_298_reg[0]_0 ),
        .I3(\eol_reg_286_reg[0]_0 ),
        .I4(ap_NS_fsm117_out),
        .O(\eol_reg_286_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \icmp_ln820_reg_739[0]_i_1 
       (.I0(\icmp_ln820_reg_739_reg[0]_0 ),
        .I1(\ap_CS_fsm[6]_i_3_n_3 ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .O(\icmp_ln820_reg_739_reg[0] ));
  LUT6 #(
    .INIT(64'hFF04FFFFFFFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(internal_empty_n_i_4_n_3),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(\ap_CS_fsm[6]_i_5_n_3 ),
        .I3(\mOutPtr_reg[4] ),
        .I4(Q[1]),
        .I5(SrcYUV_full_n),
        .O(\ap_CS_fsm_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_4
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .O(internal_empty_n_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \j_reg_275[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_1),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[6]_i_3_n_3 ),
        .I3(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg_1));
  LUT6 #(
    .INIT(64'h2222222220222222)) 
    \mOutPtr[4]_i_3 
       (.I0(\sof_6_reg_298_reg[0]_0 ),
        .I1(\B_V_data_1_state[1]_i_5_n_3 ),
        .I2(\ap_CS_fsm[6]_i_5_n_3 ),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(AXIvideo2MultiPixStream_U0_SrcYUV_write));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    \mOutPtr[4]_i_4 
       (.I0(v_vcresampler_core_U0_srcImg_read),
        .I1(SrcYUV_empty_n),
        .I2(\mOutPtr[4]_i_5_n_3 ),
        .I3(\mOutPtr_reg[4] ),
        .I4(Q[1]),
        .I5(SrcYUV_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \mOutPtr[4]_i_5 
       (.I0(\ap_CS_fsm[6]_i_5_n_3 ),
        .I1(\j_reg_275_reg[6] ),
        .I2(\j_reg_275_reg[4] ),
        .I3(\j_reg_275_reg[0] ),
        .I4(\j_reg_275_reg[9] ),
        .I5(internal_empty_n_i_4_n_3),
        .O(\mOutPtr[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[0]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[0]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[0]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [16]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [16]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[16]),
        .O(\pix_val_V_0_2_reg_747[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[0]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [0]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [0]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[0]),
        .O(\pix_val_V_0_2_reg_747[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[1]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[1]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[1]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [17]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [17]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[17]),
        .O(\pix_val_V_0_2_reg_747[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[1]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [1]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [1]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[1]),
        .O(\pix_val_V_0_2_reg_747[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[2]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[2]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[2]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [18]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [18]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[18]),
        .O(\pix_val_V_0_2_reg_747[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[2]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [2]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [2]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[2]),
        .O(\pix_val_V_0_2_reg_747[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[3]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[3]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[3]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [19]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [19]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[19]),
        .O(\pix_val_V_0_2_reg_747[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[3]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [3]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [3]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[3]),
        .O(\pix_val_V_0_2_reg_747[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[4]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[4]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[4]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [20]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [20]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[20]),
        .O(\pix_val_V_0_2_reg_747[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[4]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [4]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [4]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[4]),
        .O(\pix_val_V_0_2_reg_747[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[5]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[5]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[5]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [21]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [21]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[21]),
        .O(\pix_val_V_0_2_reg_747[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[5]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [5]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [5]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[5]),
        .O(\pix_val_V_0_2_reg_747[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[6]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[6]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[6]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [22]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [22]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[22]),
        .O(\pix_val_V_0_2_reg_747[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[6]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [6]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [6]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[6]),
        .O(\pix_val_V_0_2_reg_747[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pix_val_V_0_2_reg_747[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_1),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[6]_i_3_n_3 ),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_747[7]_i_2 
       (.I0(\pix_val_V_0_2_reg_747[7]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[7]_i_4_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[7]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [23]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [23]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[23]),
        .O(\pix_val_V_0_2_reg_747[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_747[7]_i_4 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [7]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [7]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[7]),
        .O(\pix_val_V_0_2_reg_747[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[0]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[0]_i_2_n_3 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[0]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [8]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [8]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[8]),
        .O(\pix_val_V_1_2_reg_752[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[1]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[1]_i_2_n_3 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[1]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [9]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [9]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[9]),
        .O(\pix_val_V_1_2_reg_752[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[2]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[2]_i_2_n_3 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[2]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [10]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [10]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[10]),
        .O(\pix_val_V_1_2_reg_752[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[3]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[3]_i_2_n_3 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[3]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [11]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [11]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[11]),
        .O(\pix_val_V_1_2_reg_752[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[4]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[4]_i_2_n_3 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[4]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [12]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [12]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[12]),
        .O(\pix_val_V_1_2_reg_752[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[5]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[5]_i_2_n_3 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[5]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [13]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [13]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[13]),
        .O(\pix_val_V_1_2_reg_752[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[6]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[6]_i_2_n_3 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[6]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [14]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [14]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[14]),
        .O(\pix_val_V_1_2_reg_752[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_752[7]_i_1 
       (.I0(\pix_val_V_0_2_reg_747[7]_i_4_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752[7]_i_2_n_3 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_752[7]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [15]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [15]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[15]),
        .O(\pix_val_V_1_2_reg_752[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[0]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[0]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[0]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[1]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[1]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[1]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[2]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[2]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[2]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[3]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[3]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[3]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[4]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[4]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[4]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[5]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[5]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[5]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[6]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[6]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[6]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_757[7]_i_1 
       (.I0(\pix_val_V_1_2_reg_752[7]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_0_2_reg_747[7]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[0]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[0]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[0]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[0]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[0]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [40]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [40]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[40]),
        .O(\pix_val_V_3_4_reg_762[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[0]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [24]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [24]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[24]),
        .O(\pix_val_V_3_4_reg_762[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[1]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[1]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[1]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[1]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[1]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [41]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [41]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[41]),
        .O(\pix_val_V_3_4_reg_762[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[1]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [25]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [25]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[25]),
        .O(\pix_val_V_3_4_reg_762[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[2]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[2]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[2]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[2]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[2]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [42]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [42]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[42]),
        .O(\pix_val_V_3_4_reg_762[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[2]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [26]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [26]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[26]),
        .O(\pix_val_V_3_4_reg_762[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[3]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[3]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[3]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[3]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[3]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [43]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [43]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[43]),
        .O(\pix_val_V_3_4_reg_762[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[3]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [27]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [27]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[27]),
        .O(\pix_val_V_3_4_reg_762[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[4]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[4]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[4]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[4]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[4]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [44]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [44]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[44]),
        .O(\pix_val_V_3_4_reg_762[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[4]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [28]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [28]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[28]),
        .O(\pix_val_V_3_4_reg_762[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[5]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[5]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[5]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[5]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[5]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [45]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [45]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[45]),
        .O(\pix_val_V_3_4_reg_762[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[5]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [29]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [29]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[29]),
        .O(\pix_val_V_3_4_reg_762[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[6]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[6]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[6]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[6]_i_2_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[6]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [46]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [46]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[46]),
        .O(\pix_val_V_3_4_reg_762[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[6]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [30]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [30]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[30]),
        .O(\pix_val_V_3_4_reg_762[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_762[7]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[7]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_752_reg[0] ),
        .I2(\pix_val_V_3_4_reg_762[7]_i_3_n_3 ),
        .I3(\pix_val_V_3_4_reg_762_reg[0] ),
        .I4(\pix_val_V_0_2_reg_747[7]_i_3_n_3 ),
        .O(\icmp_ln844_1_reg_710_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[7]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [47]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [47]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[47]),
        .O(\pix_val_V_3_4_reg_762[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_762[7]_i_3 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [31]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [31]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[31]),
        .O(\pix_val_V_3_4_reg_762[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[0]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[0]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[0]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[0]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [32]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [32]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[32]),
        .O(\pix_val_V_4_3_reg_767[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[1]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[1]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[1]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[1]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [33]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [33]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[33]),
        .O(\pix_val_V_4_3_reg_767[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[2]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[2]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[2]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[2]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [34]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [34]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[34]),
        .O(\pix_val_V_4_3_reg_767[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[3]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[3]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[3]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[3]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [35]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [35]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[35]),
        .O(\pix_val_V_4_3_reg_767[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[4]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[4]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[4]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[4]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [36]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [36]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[36]),
        .O(\pix_val_V_4_3_reg_767[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[5]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[5]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[5]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[5]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [37]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [37]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[37]),
        .O(\pix_val_V_4_3_reg_767[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[6]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[6]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[6]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[6]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [38]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [38]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[38]),
        .O(\pix_val_V_4_3_reg_767[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_767[7]_i_1 
       (.I0(\pix_val_V_4_3_reg_767[7]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_3_4_reg_762[7]_i_3_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_767[7]_i_2 
       (.I0(\axi_data_V_7_reg_329_reg[47]_0 [39]),
        .I1(\sof_6_reg_298_reg[0]_0 ),
        .I2(\axi_data_V_7_reg_329_reg[47]_1 [39]),
        .I3(\ap_CS_fsm[6]_i_5_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[39]),
        .O(\pix_val_V_4_3_reg_767[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[0]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[0]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[0]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[1]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[1]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[1]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[2]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[2]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[2]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[3]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[3]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[3]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[4]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[4]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[4]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[5]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[5]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[5]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[6]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[6]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[6]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_772[7]_i_1 
       (.I0(\pix_val_V_3_4_reg_762[7]_i_2_n_3 ),
        .I1(\pix_val_V_3_4_reg_762_reg[0] ),
        .I2(\pix_val_V_1_2_reg_752_reg[0] ),
        .I3(\pix_val_V_4_3_reg_767[7]_i_2_n_3 ),
        .O(\icmp_ln844_reg_703_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \sof_6_reg_298[0]_i_1 
       (.I0(sof_6_reg_298),
        .I1(sof_5_fu_136),
        .I2(ap_NS_fsm117_out),
        .I3(\sof_6_reg_298_reg[0]_0 ),
        .I4(\ap_CS_fsm[6]_i_3_n_3 ),
        .O(\sof_6_reg_298_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    B_V_data_1_sel_wr01_out,
    icmp_ln951_reg_681_pp0_iter1_reg,
    ap_rst_n);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input B_V_data_1_sel_wr01_out;
  input icmp_ln951_reg_681_pp0_iter1_reg;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire icmp_ln951_reg_681_pp0_iter1_reg;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(icmp_ln951_reg_681_pp0_iter1_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(icmp_ln951_reg_681_pp0_iter1_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1_111
   (\eol_reg_286_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    \eol_reg_286_reg[0]_0 ,
    \axi_last_V_3_reg_308_reg[0] ,
    SS,
    ap_clk,
    B_V_data_1_sel0,
    ap_rst_n,
    s_axis_video_TVALID,
    eol_reg_286,
    \axi_last_V_5_reg_403_reg[0] ,
    Q,
    axi_last_V_5_ph_reg_366,
    \eol_1_reg_415_reg[0] ,
    s_axis_video_TLAST,
    axi_last_V_3_reg_308,
    \axi_last_V_8_reg_341_reg[0] ,
    \axi_last_V_8_reg_341_reg[0]_0 ,
    \axi_last_V_8_reg_341_reg[0]_1 ,
    \axi_last_V_8_reg_341_reg[0]_2 );
  output \eol_reg_286_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  output \eol_reg_286_reg[0]_0 ;
  output \axi_last_V_3_reg_308_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel0;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input eol_reg_286;
  input \axi_last_V_5_reg_403_reg[0] ;
  input [0:0]Q;
  input axi_last_V_5_ph_reg_366;
  input \eol_1_reg_415_reg[0] ;
  input [0:0]s_axis_video_TLAST;
  input axi_last_V_3_reg_308;
  input \axi_last_V_8_reg_341_reg[0] ;
  input \axi_last_V_8_reg_341_reg[0]_0 ;
  input \axi_last_V_8_reg_341_reg[0]_1 ;
  input \axi_last_V_8_reg_341_reg[0]_2 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_3_reg_308;
  wire \axi_last_V_3_reg_308_reg[0] ;
  wire axi_last_V_5_ph_reg_366;
  wire \axi_last_V_5_reg_403_reg[0] ;
  wire \axi_last_V_8_reg_341_reg[0] ;
  wire \axi_last_V_8_reg_341_reg[0]_0 ;
  wire \axi_last_V_8_reg_341_reg[0]_1 ;
  wire \axi_last_V_8_reg_341_reg[0]_2 ;
  wire \eol_1_reg_415_reg[0] ;
  wire eol_reg_286;
  wire \eol_reg_286_reg[0] ;
  wire \eol_reg_286_reg[0]_0 ;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC4CCC000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(B_V_data_1_sel0),
        .I1(ap_rst_n),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFCAA0CAA)) 
    \axi_last_V_5_reg_403[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(eol_reg_286),
        .I2(\axi_last_V_5_reg_403_reg[0] ),
        .I3(Q),
        .I4(axi_last_V_5_ph_reg_366),
        .O(\eol_reg_286_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFCAC00000CAC)) 
    \axi_last_V_8_reg_341[0]_i_1 
       (.I0(axi_last_V_3_reg_308),
        .I1(s_axis_video_TLAST_int_regslice),
        .I2(\axi_last_V_8_reg_341_reg[0] ),
        .I3(\axi_last_V_8_reg_341_reg[0]_0 ),
        .I4(\axi_last_V_8_reg_341_reg[0]_1 ),
        .I5(\axi_last_V_8_reg_341_reg[0]_2 ),
        .O(\axi_last_V_3_reg_308_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_219[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
  LUT5 #(
    .INIT(32'hFCAA0CAA)) 
    \eol_1_reg_415[0]_i_2 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(eol_reg_286),
        .I2(\axi_last_V_5_reg_403_reg[0] ),
        .I3(Q),
        .I4(\eol_1_reg_415_reg[0] ),
        .O(\eol_reg_286_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1_112
   (\sof_reg_231_reg[0] ,
    SS,
    ap_clk,
    B_V_data_1_sel0,
    ap_rst_n,
    s_axis_video_TVALID,
    s_axis_video_TUSER,
    sof_reg_231,
    E,
    Q);
  output \sof_reg_231_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel0;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;
  input sof_reg_231;
  input [0:0]E;
  input [0:0]Q;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire sof_reg_231;
  wire \sof_reg_231_reg[0] ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC4CCC000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(B_V_data_1_sel0),
        .I1(ap_rst_n),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \sof_reg_231[0]_i_1 
       (.I0(sof_reg_231),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(Q),
        .O(\sof_reg_231_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_regslice_both__parameterized1_98
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    B_V_data_1_sel_wr01_out,
    sof_3_reg_205,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 ,
    ap_rst_n);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input B_V_data_1_sel_wr01_out;
  input sof_3_reg_205;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire sof_3_reg_205;

  LUT6 #(
    .INIT(64'hFFFFFF8A0000008A)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_3_reg_205),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_3_reg_205),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0
   (start_for_AXIvideo2MultiPixStream_U0_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    HwReg_HeightIn_c14_full_n,
    HwReg_ColorMode_c16_full_n,
    HwReg_ColorMode_c_empty_n,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    AXIvideo2MultiPixStream_U0_ap_ready,
    ap_rst_n,
    internal_full_n_reg_0,
    SS);
  output start_for_AXIvideo2MultiPixStream_U0_full_n;
  output AXIvideo2MultiPixStream_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input HwReg_HeightIn_c14_full_n;
  input HwReg_ColorMode_c16_full_n;
  input HwReg_ColorMode_c_empty_n;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]SS;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire HwReg_ColorMode_c16_full_n;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_HeightIn_c14_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__16_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_2__9_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(HwReg_HeightIn_c14_full_n),
        .I2(HwReg_ColorMode_c16_full_n),
        .I3(HwReg_ColorMode_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(AXIvideo2MultiPixStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n__0),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(ap_rst_n),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_3 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__9 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[1]_i_2__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__9_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_3 ),
        .D(\mOutPtr[0]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_3 ),
        .D(\mOutPtr[1]_i_2__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    v_vcresampler_core_U0_ap_start,
    int_ap_idle_reg,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    ap_start,
    MultiPixStream2AXIvideo_U0_ap_done,
    ap_rst_n,
    internal_full_n_reg_0,
    mOutPtr110_out,
    SS);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input v_vcresampler_core_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_start;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [0:0]SS;

  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]int_ap_idle_reg;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__18_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_3 ;
  wire \mOutPtr[1]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_2__10_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_vcresampler_core_U0_ap_start;

  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_3
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(int_ap_idle_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n__0),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(ap_rst_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_3 ));
  LUT6 #(
    .INIT(64'hEFFF100010001000)) 
    \mOutPtr[1]_i_1__15 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\mOutPtr[1]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__15_n_3 ),
        .D(\mOutPtr[0]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__15_n_3 ),
        .D(\mOutPtr[1]_i_2__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0
   (start_for_v_vcresampler_core_U0_full_n,
    v_vcresampler_core_U0_ap_start,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    v_vcresampler_core_U0_ap_ready,
    ap_rst_n,
    internal_full_n_reg_0,
    SS);
  output start_for_v_vcresampler_core_U0_full_n;
  output v_vcresampler_core_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input v_vcresampler_core_U0_ap_ready;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__13_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_vcresampler_core_U0_ap_ready;
  wire v_vcresampler_core_U0_ap_start;

  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(v_vcresampler_core_U0_ap_ready),
        .I4(internal_empty_n__1),
        .O(internal_empty_n_i_1__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n__1),
        .I1(start_for_v_vcresampler_core_U0_full_n),
        .I2(ap_rst_n),
        .I3(v_vcresampler_core_U0_ap_ready),
        .I4(v_vcresampler_core_U0_ap_start),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(start_for_v_vcresampler_core_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h96666666)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_U0_ap_ready),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(internal_full_n_reg_0),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[2]_i_1__2 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(v_vcresampler_core_U0_ap_ready),
        .I4(v_vcresampler_core_U0_ap_start),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hE178787878787878)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(v_vcresampler_core_U0_ap_ready),
        .I4(v_vcresampler_core_U0_ap_start),
        .I5(internal_full_n_reg_0),
        .O(\mOutPtr[2]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_3 ),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_3 ),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_3 ),
        .D(\mOutPtr[2]_i_2_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core
   (Q,
    p_29_in,
    \icmp_ln1048_reg_1200_reg[0]_0 ,
    \cmp205_i_reg_1206_reg[0]_0 ,
    v_vcresampler_core_U0_ap_ready,
    v_vcresampler_core_U0_srcImg_read,
    \cmp27_i_reg_1348_reg[0]_0 ,
    in,
    v_vcresampler_core_U0_outColorMode_read,
    E,
    shiftReg_ce,
    ap_enable_reg_pp0_iter4_reg_0,
    internal_full_n_reg,
    internal_full_n_reg_0,
    ap_clk,
    icmp_ln1044_fu_394_p2,
    SS,
    \icmp_ln1048_reg_1200_reg[0]_1 ,
    \cmp205_i_reg_1206_reg[0]_1 ,
    ap_rst_n,
    SrcYUV_empty_n,
    ColorMode_vcr_c19_full_n,
    v_vcresampler_core_U0_ap_start,
    HwReg_HeightIn_c14_empty_n,
    HwReg_Width_c15_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    SrcYUV422_full_n,
    AXIvideo2MultiPixStream_U0_SrcYUV_write,
    SrcYUV_full_n,
    HwReg_HeightIn_c17_full_n,
    HwReg_Width_c18_full_n,
    D,
    \loopWidth_reg_1188_reg[10]_0 ,
    out);
  output [0:0]Q;
  output p_29_in;
  output \icmp_ln1048_reg_1200_reg[0]_0 ;
  output \cmp205_i_reg_1206_reg[0]_0 ;
  output v_vcresampler_core_U0_ap_ready;
  output v_vcresampler_core_U0_srcImg_read;
  output \cmp27_i_reg_1348_reg[0]_0 ;
  output [47:0]in;
  output v_vcresampler_core_U0_outColorMode_read;
  output [0:0]E;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter4_reg_0;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  input ap_clk;
  input icmp_ln1044_fu_394_p2;
  input [0:0]SS;
  input \icmp_ln1048_reg_1200_reg[0]_1 ;
  input \cmp205_i_reg_1206_reg[0]_1 ;
  input ap_rst_n;
  input SrcYUV_empty_n;
  input ColorMode_vcr_c19_full_n;
  input v_vcresampler_core_U0_ap_start;
  input HwReg_HeightIn_c14_empty_n;
  input HwReg_Width_c15_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input SrcYUV422_full_n;
  input AXIvideo2MultiPixStream_U0_SrcYUV_write;
  input SrcYUV_full_n;
  input HwReg_HeightIn_c17_full_n;
  input HwReg_Width_c18_full_n;
  input [11:0]D;
  input [10:0]\loopWidth_reg_1188_reg[10]_0 ;
  input [47:0]out;

  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire ColorMode_vcr_c19_full_n;
  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c14_empty_n;
  wire HwReg_HeightIn_c17_full_n;
  wire HwReg_Width_c15_empty_n;
  wire HwReg_Width_c18_full_n;
  wire [7:0]PixBufVal_val_V_0_fu_204;
  wire \PixBufVal_val_V_0_fu_204[0]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[1]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[2]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[3]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[4]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[5]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[6]_i_1_n_3 ;
  wire \PixBufVal_val_V_0_fu_204[7]_i_1_n_3 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire SrcYUV422_full_n;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire [12:0]add_ln1060_fu_464_p2;
  wire [12:0]add_ln1060_reg_1333;
  wire \add_ln1060_reg_1333[12]_i_1_n_3 ;
  wire \add_ln1060_reg_1333_reg[12]_i_2_n_10 ;
  wire \add_ln1060_reg_1333_reg[12]_i_2_n_8 ;
  wire \add_ln1060_reg_1333_reg[12]_i_2_n_9 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_10 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_3 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_4 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_5 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_6 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_7 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_8 ;
  wire \add_ln1060_reg_1333_reg[8]_i_1_n_9 ;
  wire [10:0]add_ln1063_fu_537_p2;
  wire [9:2]add_ln1346_2_fu_978_p2;
  wire [6:1]add_ln1346_4_fu_1000_p2;
  wire [9:2]add_ln1346_7_fu_1093_p2;
  wire [6:1]add_ln1346_9_fu_1115_p2;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_110011;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state4;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter4_reg_n_3;
  wire [7:0]ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366;
  wire ap_rst_n;
  wire \cmp205_i_reg_1206_reg[0]_0 ;
  wire \cmp205_i_reg_1206_reg[0]_1 ;
  wire \cmp21582_i_reg_1324[0]_i_1_n_3 ;
  wire \cmp21582_i_reg_1324[0]_i_2_n_3 ;
  wire \cmp21582_i_reg_1324[0]_i_3_n_3 ;
  wire \cmp21582_i_reg_1324_reg_n_3_[0] ;
  wire cmp27_i_fu_492_p2;
  wire cmp27_i_reg_1348;
  wire \cmp27_i_reg_1348[0]_i_10_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_11_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_12_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_13_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_14_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_15_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_1_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_3_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_4_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_5_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_6_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_7_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_8_n_3 ;
  wire \cmp27_i_reg_1348[0]_i_9_n_3 ;
  wire \cmp27_i_reg_1348_reg[0]_0 ;
  wire \cmp27_i_reg_1348_reg[0]_i_2_n_10 ;
  wire \cmp27_i_reg_1348_reg[0]_i_2_n_5 ;
  wire \cmp27_i_reg_1348_reg[0]_i_2_n_6 ;
  wire \cmp27_i_reg_1348_reg[0]_i_2_n_7 ;
  wire \cmp27_i_reg_1348_reg[0]_i_2_n_8 ;
  wire \cmp27_i_reg_1348_reg[0]_i_2_n_9 ;
  wire cmp76_i_fu_497_p2;
  wire cmp76_i_reg_1352;
  wire \cmp76_i_reg_1352[0]_i_2_n_3 ;
  wire \cmp76_i_reg_1352[0]_i_3_n_3 ;
  wire empty_68_reg_1342;
  wire \empty_68_reg_1342[0]_i_2_n_3 ;
  wire \empty_68_reg_1342[0]_i_3_n_3 ;
  wire \empty_68_reg_1342[0]_i_4_n_3 ;
  wire \empty_68_reg_1342[0]_i_5_n_3 ;
  wire \empty_68_reg_1342[0]_i_6_n_3 ;
  wire \empty_68_reg_1342[0]_i_7_n_3 ;
  wire \empty_68_reg_1342[0]_i_8_n_3 ;
  wire \empty_68_reg_1342[0]_i_9_n_3 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_10 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_18 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_3 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_4 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_5 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_6 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_7 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_8 ;
  wire \empty_68_reg_1342_reg[0]_i_1_n_9 ;
  wire [11:0]height_read_reg_1183;
  wire icmp_ln1044_fu_394_p2;
  wire icmp_ln1044_reg_1194;
  wire \icmp_ln1048_reg_1200_reg[0]_0 ;
  wire \icmp_ln1048_reg_1200_reg[0]_1 ;
  wire icmp_ln1060_1_fu_474_p2;
  wire icmp_ln1060_fu_448_p2;
  wire \icmp_ln1060_reg_1228[0]_i_2_n_3 ;
  wire \icmp_ln1060_reg_1228[0]_i_3_n_3 ;
  wire \icmp_ln1060_reg_1228[0]_i_4_n_3 ;
  wire \icmp_ln1060_reg_1228_reg_n_3_[0] ;
  wire \icmp_ln1063_reg_1407[0]_i_5_n_3 ;
  wire \icmp_ln1063_reg_1407[0]_i_6_n_3 ;
  wire \icmp_ln1063_reg_1407[0]_i_7_n_3 ;
  wire \icmp_ln1063_reg_1407[0]_i_8_n_3 ;
  wire \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln1063_reg_1407_reg_n_3_[0] ;
  wire [47:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire linebuf_c_val_V_0_U_n_19;
  wire linebuf_c_val_V_0_U_n_20;
  wire linebuf_c_val_V_0_U_n_21;
  wire linebuf_c_val_V_0_U_n_22;
  wire linebuf_c_val_V_0_U_n_23;
  wire linebuf_c_val_V_0_U_n_24;
  wire linebuf_c_val_V_0_U_n_25;
  wire linebuf_c_val_V_0_U_n_26;
  wire linebuf_c_val_V_0_U_n_27;
  wire linebuf_c_val_V_0_U_n_28;
  wire linebuf_c_val_V_0_U_n_29;
  wire linebuf_c_val_V_0_U_n_30;
  wire linebuf_c_val_V_0_U_n_31;
  wire linebuf_c_val_V_0_U_n_32;
  wire linebuf_c_val_V_0_U_n_33;
  wire linebuf_c_val_V_0_U_n_34;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire [15:0]linebuf_c_val_V_0_q1;
  wire [15:0]linebuf_c_val_V_1_q1;
  wire linebuf_y_val_V_0_U_n_19;
  wire linebuf_y_val_V_0_U_n_20;
  wire linebuf_y_val_V_0_U_n_21;
  wire linebuf_y_val_V_0_U_n_39;
  wire linebuf_y_val_V_0_U_n_40;
  wire [10:0]linebuf_y_val_V_0_addr_reg_1411;
  wire [10:0]linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg;
  wire [15:0]linebuf_y_val_V_0_d0;
  wire [10:0]linebuf_y_val_V_1_addr_reg_1443;
  wire [15:0]linebuf_y_val_V_1_d0;
  wire [12:1]loopHeight_fu_442_p2;
  wire [12:0]loopHeight_reg_1223;
  wire \loopHeight_reg_1223[0]_i_1_n_3 ;
  wire \loopHeight_reg_1223[12]_i_2_n_3 ;
  wire \loopHeight_reg_1223[8]_i_2_n_3 ;
  wire [10:0]loopWidth_reg_1188;
  wire [10:0]\loopWidth_reg_1188_reg[10]_0 ;
  wire mpix_c_val_V_0_fu_1600;
  wire [47:0]out;
  wire [7:0]outpix_val_V_0_2_fu_1048_p3;
  wire [7:0]outpix_val_V_0_2_reg_1496;
  wire [7:0]outpix_val_V_0_reg_1429;
  wire [7:0]outpix_val_V_0_reg_1429_pp0_iter2_reg;
  wire [6:6]outpix_val_V_1_3_fu_1016_p3;
  wire [7:0]outpix_val_V_1_4_fu_1022_p3;
  wire \outpix_val_V_1_5_reg_1491[4]_i_2_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[4]_i_3_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[4]_i_4_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_10_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_11_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_12_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_13_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_14_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_15_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_16_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_17_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_4_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_5_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_6_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_7_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_8_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[5]_i_9_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[7]_i_3_n_3 ;
  wire \outpix_val_V_1_5_reg_1491[7]_i_5_n_3 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_10 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_3 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_4 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_5 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_6 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_7 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_8 ;
  wire \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_9 ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[0] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[1] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[2] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[3] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[4] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[5] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[6] ;
  wire \outpix_val_V_1_5_reg_1491_reg_n_3_[7] ;
  wire [7:0]outpix_val_V_1_6_fu_708_p3;
  wire [7:0]outpix_val_V_1_6_reg_1477;
  wire [7:0]outpix_val_V_3_2_fu_1163_p3;
  wire [7:0]outpix_val_V_3_2_reg_1506;
  wire [7:0]outpix_val_V_3_reg_1436;
  wire [7:0]outpix_val_V_3_reg_1436_pp0_iter2_reg;
  wire [6:6]outpix_val_V_4_3_fu_1131_p3;
  wire [7:0]outpix_val_V_4_4_fu_1137_p3;
  wire [7:0]outpix_val_V_4_5_reg_1501;
  wire \outpix_val_V_4_5_reg_1501[4]_i_2_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[4]_i_3_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[4]_i_4_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_10_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_11_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_12_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_13_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_14_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_15_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_16_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_17_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_4_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_5_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_6_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_7_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_8_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[5]_i_9_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[7]_i_2_n_3 ;
  wire \outpix_val_V_4_5_reg_1501[7]_i_4_n_3 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_10 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_3 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_4 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_5 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_6 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_7 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_8 ;
  wire \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_9 ;
  wire [7:0]outpix_val_V_4_6_fu_701_p3;
  wire [7:0]outpix_val_V_4_6_reg_1468;
  wire p_29_in;
  wire p_8_in;
  wire [7:0]pix_val_V_2_1_fu_164;
  wire [7:0]pix_val_V_5_1_fu_176;
  wire [7:0]pixbuf_c_val_V_0_0_fu_196;
  wire \pixbuf_c_val_V_0_0_fu_196[0]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[1]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[2]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[3]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[4]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[5]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[6]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_0_fu_196[7]_i_1_n_3 ;
  wire [7:0]pixbuf_c_val_V_0_1_fu_200;
  wire \pixbuf_c_val_V_0_1_fu_200[0]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[1]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[2]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[3]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[4]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[5]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[6]_i_1_n_3 ;
  wire \pixbuf_c_val_V_0_1_fu_200[7]_i_1_n_3 ;
  wire [7:0]pixbuf_c_val_V_1_0_reg_1458;
  wire [7:0]pixbuf_c_val_V_1_1_reg_1463;
  wire [7:0]pixbuf_c_val_V_2_0_5_reg_1448;
  wire [7:0]pixbuf_c_val_V_2_1_1_fu_208;
  wire \pixbuf_c_val_V_2_1_1_fu_208[0]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[1]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[2]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[3]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[4]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[5]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[6]_i_1_n_3 ;
  wire \pixbuf_c_val_V_2_1_1_fu_208[7]_i_1_n_3 ;
  wire [7:0]pixbuf_c_val_V_2_1_7_reg_1453;
  wire sel_tmp1_fu_522_p2;
  wire sel_tmp1_reg_1374;
  wire sel_tmp3_reg_1328;
  wire \sel_tmp3_reg_1328[0]_i_1_n_3 ;
  wire sel_tmp4_fu_527_p2;
  wire sel_tmp4_reg_1382;
  wire sel_tmp6_fu_532_p2;
  wire sel_tmp6_reg_1388;
  wire shiftReg_ce;
  wire spec_select601_i_fu_503_p2;
  wire \spec_select601_i_reg_1360_reg_n_3_[0] ;
  wire tmp_reg_1370;
  wire \tmp_reg_1370[0]_i_10_n_3 ;
  wire \tmp_reg_1370[0]_i_11_n_3 ;
  wire \tmp_reg_1370[0]_i_12_n_3 ;
  wire \tmp_reg_1370[0]_i_1_n_3 ;
  wire \tmp_reg_1370[0]_i_4_n_3 ;
  wire \tmp_reg_1370[0]_i_5_n_3 ;
  wire \tmp_reg_1370[0]_i_6_n_3 ;
  wire \tmp_reg_1370[0]_i_7_n_3 ;
  wire \tmp_reg_1370[0]_i_8_n_3 ;
  wire \tmp_reg_1370[0]_i_9_n_3 ;
  wire \tmp_reg_1370_reg[0]_i_2_n_10 ;
  wire \tmp_reg_1370_reg[0]_i_2_n_13 ;
  wire \tmp_reg_1370_reg[0]_i_2_n_6 ;
  wire \tmp_reg_1370_reg[0]_i_2_n_7 ;
  wire \tmp_reg_1370_reg[0]_i_2_n_8 ;
  wire \tmp_reg_1370_reg[0]_i_2_n_9 ;
  wire v_vcresampler_core_U0_ap_ready;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire v_vcresampler_core_U0_srcImg_read;
  wire x_reg_355;
  wire x_reg_3550;
  wire \x_reg_355[10]_i_4_n_3 ;
  wire [10:0]x_reg_355_reg;
  wire [1:0]yOffset_fu_423_p3;
  wire y_reg_344;
  wire \y_reg_344_reg_n_3_[0] ;
  wire \y_reg_344_reg_n_3_[10] ;
  wire \y_reg_344_reg_n_3_[11] ;
  wire \y_reg_344_reg_n_3_[12] ;
  wire \y_reg_344_reg_n_3_[1] ;
  wire \y_reg_344_reg_n_3_[2] ;
  wire \y_reg_344_reg_n_3_[3] ;
  wire \y_reg_344_reg_n_3_[4] ;
  wire \y_reg_344_reg_n_3_[5] ;
  wire \y_reg_344_reg_n_3_[6] ;
  wire \y_reg_344_reg_n_3_[7] ;
  wire \y_reg_344_reg_n_3_[8] ;
  wire \y_reg_344_reg_n_3_[9] ;
  wire [1:0]zext_ln1019_reg_1213_reg;
  wire [11:0]zext_ln1058_reg_1218;
  wire [10:0]zext_ln1063_reg_1401_reg;
  wire zext_ln1063_reg_1401_reg_rep_i_2_n_3;
  wire zext_ln1063_reg_1401_reg_rep_n_50;
  wire [8:1]zext_ln1346_2_fu_1069_p1;
  wire [8:1]zext_ln1346_fu_954_p1;
  wire [7:3]\NLW_add_ln1060_reg_1333_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln1060_reg_1333_reg[12]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_cmp27_i_reg_1348_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp27_i_reg_1348_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_empty_68_reg_1342_reg[0]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_outpix_val_V_1_5_reg_1491_reg[5]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_CO_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_O_UNCONNECTED ;
  wire [1:0]\NLW_outpix_val_V_4_5_reg_1501_reg[5]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_CO_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_reg_1370_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_reg_1370_reg[0]_i_2_O_UNCONNECTED ;
  wire [15:0]NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPB_UNCONNECTED;
  wire [15:1]NLW_zext_ln1063_reg_1401_reg_rep_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_zext_ln1063_reg_1401_reg_rep_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_zext_ln1063_reg_1401_reg_rep_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_zext_ln1063_reg_1401_reg_rep_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[0]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[0]),
        .I1(linebuf_c_val_V_0_d0[0]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[0]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[1]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[1]),
        .I1(linebuf_c_val_V_0_d0[1]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[1]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[2]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[2]),
        .I1(linebuf_c_val_V_0_d0[2]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[2]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[3]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[3]),
        .I1(linebuf_c_val_V_0_d0[3]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[3]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[4]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[4]),
        .I1(linebuf_c_val_V_0_d0[4]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[4]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[5]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[5]),
        .I1(linebuf_c_val_V_0_d0[5]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[5]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[6]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[6]),
        .I1(linebuf_c_val_V_0_d0[6]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[6]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \PixBufVal_val_V_0_fu_204[7]_i_1 
       (.I0(pixbuf_c_val_V_2_0_5_reg_1448[7]),
        .I1(linebuf_c_val_V_0_d0[7]),
        .I2(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[7]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\PixBufVal_val_V_0_fu_204[7]_i_1_n_3 ));
  FDRE \PixBufVal_val_V_0_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[0]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[0]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[1]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[1]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[2]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[2]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[3]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[3]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[4]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[4]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[5]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[5]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[6]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[6]),
        .R(1'b0));
  FDRE \PixBufVal_val_V_0_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\PixBufVal_val_V_0_fu_204[7]_i_1_n_3 ),
        .Q(PixBufVal_val_V_0_fu_204[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000A80008)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(SrcYUV422_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_block_pp0_stage0_01001),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(outpix_val_V_0_2_reg_1496[0]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[2] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[3] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[3]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[4] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[4]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[5] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[6] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[6]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[7] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[2]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[3]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[1]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[4]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[5]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[6]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(pix_val_V_2_1_fu_164[7]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[0]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[8]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[1]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[9]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[2]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[10]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[3]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[11]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[4]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[12]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[5]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[13]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[2]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[6]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[14]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(outpix_val_V_3_2_reg_1506[7]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[15]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[0]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[8]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[1]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[9]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[2]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[10]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[3]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[11]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][36]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[4]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[12]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][37]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[5]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[13]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][38]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[6]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[14]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][39]_srl16_i_1 
       (.I0(outpix_val_V_4_5_reg_1501[7]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[15]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[3]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][40]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][41]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][42]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[2]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][43]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[3]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][44]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[4]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][45]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[5]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][46]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[6]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][47]_srl16_i_1 
       (.I0(pix_val_V_5_1_fu_176[7]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_1194),
        .I3(tmp_reg_1370),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[4]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[5]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[6]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(outpix_val_V_0_2_reg_1496[7]),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_y_val_V_0_d0[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[0] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[0]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491_reg_n_3_[1] ),
        .I1(tmp_reg_1370),
        .I2(icmp_ln1044_reg_1194),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(linebuf_c_val_V_0_d0[1]),
        .O(in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1060_reg_1333[0]_i_1 
       (.I0(\y_reg_344_reg_n_3_[0] ),
        .O(add_ln1060_fu_464_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln1060_reg_1333[12]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln1060_reg_1228_reg_n_3_[0] ),
        .O(\add_ln1060_reg_1333[12]_i_1_n_3 ));
  FDRE \add_ln1060_reg_1333_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[0]),
        .Q(add_ln1060_reg_1333[0]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[10]),
        .Q(add_ln1060_reg_1333[10]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[11]),
        .Q(add_ln1060_reg_1333[11]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[12]),
        .Q(add_ln1060_reg_1333[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln1060_reg_1333_reg[12]_i_2 
       (.CI(\add_ln1060_reg_1333_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1060_reg_1333_reg[12]_i_2_CO_UNCONNECTED [7:3],\add_ln1060_reg_1333_reg[12]_i_2_n_8 ,\add_ln1060_reg_1333_reg[12]_i_2_n_9 ,\add_ln1060_reg_1333_reg[12]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1060_reg_1333_reg[12]_i_2_O_UNCONNECTED [7:4],add_ln1060_fu_464_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,\y_reg_344_reg_n_3_[12] ,\y_reg_344_reg_n_3_[11] ,\y_reg_344_reg_n_3_[10] ,\y_reg_344_reg_n_3_[9] }));
  FDRE \add_ln1060_reg_1333_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[1]),
        .Q(add_ln1060_reg_1333[1]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[2]),
        .Q(add_ln1060_reg_1333[2]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[3]),
        .Q(add_ln1060_reg_1333[3]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[4]),
        .Q(add_ln1060_reg_1333[4]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[5]),
        .Q(add_ln1060_reg_1333[5]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[6]),
        .Q(add_ln1060_reg_1333[6]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[7]),
        .Q(add_ln1060_reg_1333[7]),
        .R(1'b0));
  FDRE \add_ln1060_reg_1333_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[8]),
        .Q(add_ln1060_reg_1333[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln1060_reg_1333_reg[8]_i_1 
       (.CI(\y_reg_344_reg_n_3_[0] ),
        .CI_TOP(1'b0),
        .CO({\add_ln1060_reg_1333_reg[8]_i_1_n_3 ,\add_ln1060_reg_1333_reg[8]_i_1_n_4 ,\add_ln1060_reg_1333_reg[8]_i_1_n_5 ,\add_ln1060_reg_1333_reg[8]_i_1_n_6 ,\add_ln1060_reg_1333_reg[8]_i_1_n_7 ,\add_ln1060_reg_1333_reg[8]_i_1_n_8 ,\add_ln1060_reg_1333_reg[8]_i_1_n_9 ,\add_ln1060_reg_1333_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1060_fu_464_p2[8:1]),
        .S({\y_reg_344_reg_n_3_[8] ,\y_reg_344_reg_n_3_[7] ,\y_reg_344_reg_n_3_[6] ,\y_reg_344_reg_n_3_[5] ,\y_reg_344_reg_n_3_[4] ,\y_reg_344_reg_n_3_[3] ,\y_reg_344_reg_n_3_[2] ,\y_reg_344_reg_n_3_[1] }));
  FDRE \add_ln1060_reg_1333_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln1060_reg_1333[12]_i_1_n_3 ),
        .D(add_ln1060_fu_464_p2[9]),
        .Q(add_ln1060_reg_1333[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(Q),
        .I2(v_vcresampler_core_U0_ap_ready),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(Q),
        .I1(ColorMode_vcr_c19_full_n),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(HwReg_HeightIn_c14_empty_n),
        .I4(HwReg_Width_c15_empty_n),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(v_vcresampler_core_U0_outColorMode_read));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\tmp_reg_1370[0]_i_1_n_3 ),
        .I1(v_vcresampler_core_U0_ap_ready),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFF101010)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\tmp_reg_1370[0]_i_1_n_3 ),
        .I1(v_vcresampler_core_U0_ap_ready),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln1060_reg_1228_reg_n_3_[0] ),
        .I2(icmp_ln1060_1_fu_474_p2),
        .O(v_vcresampler_core_U0_ap_ready));
  LUT6 #(
    .INIT(64'h040F040404040404)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state4),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\tmp_reg_1370[0]_i_1_n_3 ),
        .I2(ap_rst_n),
        .I3(linebuf_y_val_V_0_U_n_39),
        .I4(ap_condition_pp0_exit_iter0_state4),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state4),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000E02)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(ap_enable_reg_pp0_iter4_reg_n_3),
        .I1(icmp_ln1044_reg_1194),
        .I2(tmp_reg_1370),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(SrcYUV422_full_n),
        .I5(ap_block_pp0_stage0_110011),
        .O(ap_block_pp0_stage0_01001));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_01001),
        .I4(\tmp_reg_1370[0]_i_1_n_3 ),
        .O(ap_enable_reg_pp0_iter4_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter4_reg_n_3),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_34),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_33),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_32),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_31),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_30),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_29),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_28),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_27),
        .Q(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_26),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_25),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_24),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_23),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_22),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_21),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_20),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(linebuf_c_val_V_0_U_n_19),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[7]),
        .R(1'b0));
  FDRE \cmp205_i_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp205_i_reg_1206_reg[0]_1 ),
        .Q(\cmp205_i_reg_1206_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAACA)) 
    \cmp21582_i_reg_1324[0]_i_1 
       (.I0(\cmp21582_i_reg_1324_reg_n_3_[0] ),
        .I1(\cmp21582_i_reg_1324[0]_i_2_n_3 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln1060_fu_448_p2),
        .O(\cmp21582_i_reg_1324[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cmp21582_i_reg_1324[0]_i_2 
       (.I0(loopWidth_reg_1188[9]),
        .I1(loopWidth_reg_1188[6]),
        .I2(\cmp21582_i_reg_1324[0]_i_3_n_3 ),
        .I3(loopWidth_reg_1188[8]),
        .I4(loopWidth_reg_1188[7]),
        .I5(loopWidth_reg_1188[10]),
        .O(\cmp21582_i_reg_1324[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp21582_i_reg_1324[0]_i_3 
       (.I0(loopWidth_reg_1188[3]),
        .I1(loopWidth_reg_1188[0]),
        .I2(loopWidth_reg_1188[1]),
        .I3(loopWidth_reg_1188[2]),
        .I4(loopWidth_reg_1188[5]),
        .I5(loopWidth_reg_1188[4]),
        .O(\cmp21582_i_reg_1324[0]_i_3_n_3 ));
  FDRE \cmp21582_i_reg_1324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp21582_i_reg_1324[0]_i_1_n_3 ),
        .Q(\cmp21582_i_reg_1324_reg_n_3_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \cmp27_i_reg_1348[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln1060_1_fu_474_p2),
        .I2(\icmp_ln1060_reg_1228_reg_n_3_[0] ),
        .O(\cmp27_i_reg_1348[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_1348[0]_i_10 
       (.I0(zext_ln1058_reg_1218[10]),
        .I1(\y_reg_344_reg_n_3_[10] ),
        .I2(zext_ln1058_reg_1218[11]),
        .I3(\y_reg_344_reg_n_3_[11] ),
        .O(\cmp27_i_reg_1348[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_1348[0]_i_11 
       (.I0(zext_ln1058_reg_1218[8]),
        .I1(\y_reg_344_reg_n_3_[8] ),
        .I2(zext_ln1058_reg_1218[9]),
        .I3(\y_reg_344_reg_n_3_[9] ),
        .O(\cmp27_i_reg_1348[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_1348[0]_i_12 
       (.I0(zext_ln1058_reg_1218[6]),
        .I1(\y_reg_344_reg_n_3_[6] ),
        .I2(zext_ln1058_reg_1218[7]),
        .I3(\y_reg_344_reg_n_3_[7] ),
        .O(\cmp27_i_reg_1348[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_1348[0]_i_13 
       (.I0(zext_ln1058_reg_1218[4]),
        .I1(\y_reg_344_reg_n_3_[4] ),
        .I2(zext_ln1058_reg_1218[5]),
        .I3(\y_reg_344_reg_n_3_[5] ),
        .O(\cmp27_i_reg_1348[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_1348[0]_i_14 
       (.I0(zext_ln1058_reg_1218[2]),
        .I1(\y_reg_344_reg_n_3_[2] ),
        .I2(zext_ln1058_reg_1218[3]),
        .I3(\y_reg_344_reg_n_3_[3] ),
        .O(\cmp27_i_reg_1348[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_1348[0]_i_15 
       (.I0(zext_ln1058_reg_1218[0]),
        .I1(\y_reg_344_reg_n_3_[0] ),
        .I2(zext_ln1058_reg_1218[1]),
        .I3(\y_reg_344_reg_n_3_[1] ),
        .O(\cmp27_i_reg_1348[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp27_i_reg_1348[0]_i_3 
       (.I0(zext_ln1058_reg_1218[10]),
        .I1(\y_reg_344_reg_n_3_[10] ),
        .I2(\y_reg_344_reg_n_3_[11] ),
        .I3(zext_ln1058_reg_1218[11]),
        .O(\cmp27_i_reg_1348[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp27_i_reg_1348[0]_i_4 
       (.I0(zext_ln1058_reg_1218[8]),
        .I1(\y_reg_344_reg_n_3_[8] ),
        .I2(\y_reg_344_reg_n_3_[9] ),
        .I3(zext_ln1058_reg_1218[9]),
        .O(\cmp27_i_reg_1348[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp27_i_reg_1348[0]_i_5 
       (.I0(zext_ln1058_reg_1218[6]),
        .I1(\y_reg_344_reg_n_3_[6] ),
        .I2(\y_reg_344_reg_n_3_[7] ),
        .I3(zext_ln1058_reg_1218[7]),
        .O(\cmp27_i_reg_1348[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp27_i_reg_1348[0]_i_6 
       (.I0(zext_ln1058_reg_1218[4]),
        .I1(\y_reg_344_reg_n_3_[4] ),
        .I2(\y_reg_344_reg_n_3_[5] ),
        .I3(zext_ln1058_reg_1218[5]),
        .O(\cmp27_i_reg_1348[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp27_i_reg_1348[0]_i_7 
       (.I0(zext_ln1058_reg_1218[2]),
        .I1(\y_reg_344_reg_n_3_[2] ),
        .I2(\y_reg_344_reg_n_3_[3] ),
        .I3(zext_ln1058_reg_1218[3]),
        .O(\cmp27_i_reg_1348[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp27_i_reg_1348[0]_i_8 
       (.I0(zext_ln1058_reg_1218[0]),
        .I1(\y_reg_344_reg_n_3_[0] ),
        .I2(\y_reg_344_reg_n_3_[1] ),
        .I3(zext_ln1058_reg_1218[1]),
        .O(\cmp27_i_reg_1348[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp27_i_reg_1348[0]_i_9 
       (.I0(\y_reg_344_reg_n_3_[12] ),
        .O(\cmp27_i_reg_1348[0]_i_9_n_3 ));
  FDRE \cmp27_i_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(\cmp27_i_reg_1348[0]_i_1_n_3 ),
        .D(cmp27_i_fu_492_p2),
        .Q(cmp27_i_reg_1348),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp27_i_reg_1348_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp27_i_reg_1348_reg[0]_i_2_CO_UNCONNECTED [7],cmp27_i_fu_492_p2,\cmp27_i_reg_1348_reg[0]_i_2_n_5 ,\cmp27_i_reg_1348_reg[0]_i_2_n_6 ,\cmp27_i_reg_1348_reg[0]_i_2_n_7 ,\cmp27_i_reg_1348_reg[0]_i_2_n_8 ,\cmp27_i_reg_1348_reg[0]_i_2_n_9 ,\cmp27_i_reg_1348_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,\cmp27_i_reg_1348[0]_i_3_n_3 ,\cmp27_i_reg_1348[0]_i_4_n_3 ,\cmp27_i_reg_1348[0]_i_5_n_3 ,\cmp27_i_reg_1348[0]_i_6_n_3 ,\cmp27_i_reg_1348[0]_i_7_n_3 ,\cmp27_i_reg_1348[0]_i_8_n_3 }),
        .O(\NLW_cmp27_i_reg_1348_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,\cmp27_i_reg_1348[0]_i_9_n_3 ,\cmp27_i_reg_1348[0]_i_10_n_3 ,\cmp27_i_reg_1348[0]_i_11_n_3 ,\cmp27_i_reg_1348[0]_i_12_n_3 ,\cmp27_i_reg_1348[0]_i_13_n_3 ,\cmp27_i_reg_1348[0]_i_14_n_3 ,\cmp27_i_reg_1348[0]_i_15_n_3 }));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmp76_i_reg_1352[0]_i_1 
       (.I0(\cmp76_i_reg_1352[0]_i_2_n_3 ),
        .I1(\y_reg_344_reg_n_3_[5] ),
        .I2(\y_reg_344_reg_n_3_[4] ),
        .I3(\y_reg_344_reg_n_3_[6] ),
        .I4(\cmp76_i_reg_1352[0]_i_3_n_3 ),
        .O(cmp76_i_fu_497_p2));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp76_i_reg_1352[0]_i_2 
       (.I0(\y_reg_344_reg_n_3_[1] ),
        .I1(\y_reg_344_reg_n_3_[0] ),
        .I2(\y_reg_344_reg_n_3_[3] ),
        .I3(\y_reg_344_reg_n_3_[2] ),
        .O(\cmp76_i_reg_1352[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp76_i_reg_1352[0]_i_3 
       (.I0(\y_reg_344_reg_n_3_[11] ),
        .I1(\y_reg_344_reg_n_3_[10] ),
        .I2(\y_reg_344_reg_n_3_[12] ),
        .I3(\y_reg_344_reg_n_3_[7] ),
        .I4(\y_reg_344_reg_n_3_[8] ),
        .I5(\y_reg_344_reg_n_3_[9] ),
        .O(\cmp76_i_reg_1352[0]_i_3_n_3 ));
  FDRE \cmp76_i_reg_1352_reg[0] 
       (.C(ap_clk),
        .CE(\cmp27_i_reg_1348[0]_i_1_n_3 ),
        .D(cmp76_i_fu_497_p2),
        .Q(cmp76_i_reg_1352),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_68_reg_1342[0]_i_2 
       (.I0(\y_reg_344_reg_n_3_[7] ),
        .O(\empty_68_reg_1342[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_68_reg_1342[0]_i_3 
       (.I0(\y_reg_344_reg_n_3_[6] ),
        .O(\empty_68_reg_1342[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_68_reg_1342[0]_i_4 
       (.I0(\y_reg_344_reg_n_3_[5] ),
        .O(\empty_68_reg_1342[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_68_reg_1342[0]_i_5 
       (.I0(\y_reg_344_reg_n_3_[4] ),
        .O(\empty_68_reg_1342[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_68_reg_1342[0]_i_6 
       (.I0(\y_reg_344_reg_n_3_[3] ),
        .O(\empty_68_reg_1342[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_68_reg_1342[0]_i_7 
       (.I0(\y_reg_344_reg_n_3_[2] ),
        .O(\empty_68_reg_1342[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_68_reg_1342[0]_i_8 
       (.I0(\y_reg_344_reg_n_3_[1] ),
        .I1(zext_ln1019_reg_1213_reg[1]),
        .O(\empty_68_reg_1342[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_68_reg_1342[0]_i_9 
       (.I0(\y_reg_344_reg_n_3_[0] ),
        .I1(zext_ln1019_reg_1213_reg[0]),
        .O(\empty_68_reg_1342[0]_i_9_n_3 ));
  FDRE \empty_68_reg_1342_reg[0] 
       (.C(ap_clk),
        .CE(\cmp27_i_reg_1348[0]_i_1_n_3 ),
        .D(\empty_68_reg_1342_reg[0]_i_1_n_18 ),
        .Q(empty_68_reg_1342),
        .R(1'b0));
  CARRY8 \empty_68_reg_1342_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_68_reg_1342_reg[0]_i_1_n_3 ,\empty_68_reg_1342_reg[0]_i_1_n_4 ,\empty_68_reg_1342_reg[0]_i_1_n_5 ,\empty_68_reg_1342_reg[0]_i_1_n_6 ,\empty_68_reg_1342_reg[0]_i_1_n_7 ,\empty_68_reg_1342_reg[0]_i_1_n_8 ,\empty_68_reg_1342_reg[0]_i_1_n_9 ,\empty_68_reg_1342_reg[0]_i_1_n_10 }),
        .DI({\y_reg_344_reg_n_3_[7] ,\y_reg_344_reg_n_3_[6] ,\y_reg_344_reg_n_3_[5] ,\y_reg_344_reg_n_3_[4] ,\y_reg_344_reg_n_3_[3] ,\y_reg_344_reg_n_3_[2] ,\y_reg_344_reg_n_3_[1] ,\y_reg_344_reg_n_3_[0] }),
        .O({\NLW_empty_68_reg_1342_reg[0]_i_1_O_UNCONNECTED [7:1],\empty_68_reg_1342_reg[0]_i_1_n_18 }),
        .S({\empty_68_reg_1342[0]_i_2_n_3 ,\empty_68_reg_1342[0]_i_3_n_3 ,\empty_68_reg_1342[0]_i_4_n_3 ,\empty_68_reg_1342[0]_i_5_n_3 ,\empty_68_reg_1342[0]_i_6_n_3 ,\empty_68_reg_1342[0]_i_7_n_3 ,\empty_68_reg_1342[0]_i_8_n_3 ,\empty_68_reg_1342[0]_i_9_n_3 }));
  FDRE \height_read_reg_1183_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(height_read_reg_1183[0]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(height_read_reg_1183[10]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(height_read_reg_1183[11]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(height_read_reg_1183[1]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(height_read_reg_1183[2]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(height_read_reg_1183[3]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(height_read_reg_1183[4]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(height_read_reg_1183[5]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(height_read_reg_1183[6]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(height_read_reg_1183[7]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(height_read_reg_1183[8]),
        .R(1'b0));
  FDRE \height_read_reg_1183_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(height_read_reg_1183[9]),
        .R(1'b0));
  FDRE \icmp_ln1044_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln1044_fu_394_p2),
        .Q(icmp_ln1044_reg_1194),
        .R(1'b0));
  FDRE \icmp_ln1048_reg_1200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1048_reg_1200_reg[0]_1 ),
        .Q(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln1060_reg_1228[0]_i_1 
       (.I0(height_read_reg_1183[9]),
        .I1(\loopHeight_reg_1223[12]_i_2_n_3 ),
        .I2(\icmp_ln1060_reg_1228[0]_i_2_n_3 ),
        .I3(height_read_reg_1183[11]),
        .I4(height_read_reg_1183[10]),
        .I5(\icmp_ln1060_reg_1228[0]_i_3_n_3 ),
        .O(icmp_ln1060_fu_448_p2));
  LUT6 #(
    .INIT(64'h8111111111111111)) 
    \icmp_ln1060_reg_1228[0]_i_2 
       (.I0(height_read_reg_1183[8]),
        .I1(height_read_reg_1183[7]),
        .I2(height_read_reg_1183[5]),
        .I3(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I4(height_read_reg_1183[4]),
        .I5(height_read_reg_1183[6]),
        .O(\icmp_ln1060_reg_1228[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFD)) 
    \icmp_ln1060_reg_1228[0]_i_3 
       (.I0(\icmp_ln1060_reg_1228[0]_i_4_n_3 ),
        .I1(height_read_reg_1183[4]),
        .I2(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I3(height_read_reg_1183[5]),
        .I4(height_read_reg_1183[6]),
        .O(\icmp_ln1060_reg_1228[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000088001010000)) 
    \icmp_ln1060_reg_1228[0]_i_4 
       (.I0(height_read_reg_1183[2]),
        .I1(height_read_reg_1183[3]),
        .I2(height_read_reg_1183[0]),
        .I3(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I4(icmp_ln1044_reg_1194),
        .I5(height_read_reg_1183[1]),
        .O(\icmp_ln1060_reg_1228[0]_i_4_n_3 ));
  FDRE \icmp_ln1060_reg_1228_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(icmp_ln1060_fu_448_p2),
        .Q(\icmp_ln1060_reg_1228_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \icmp_ln1063_reg_1407[0]_i_2 
       (.I0(\icmp_ln1063_reg_1407[0]_i_5_n_3 ),
        .I1(\icmp_ln1063_reg_1407[0]_i_6_n_3 ),
        .I2(\icmp_ln1063_reg_1407[0]_i_7_n_3 ),
        .I3(\icmp_ln1063_reg_1407[0]_i_8_n_3 ),
        .O(ap_condition_pp0_exit_iter0_state4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1063_reg_1407[0]_i_5 
       (.I0(x_reg_355_reg[6]),
        .I1(loopWidth_reg_1188[6]),
        .I2(loopWidth_reg_1188[8]),
        .I3(x_reg_355_reg[8]),
        .I4(loopWidth_reg_1188[7]),
        .I5(x_reg_355_reg[7]),
        .O(\icmp_ln1063_reg_1407[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1063_reg_1407[0]_i_6 
       (.I0(x_reg_355_reg[0]),
        .I1(loopWidth_reg_1188[0]),
        .I2(loopWidth_reg_1188[2]),
        .I3(x_reg_355_reg[2]),
        .I4(loopWidth_reg_1188[1]),
        .I5(x_reg_355_reg[1]),
        .O(\icmp_ln1063_reg_1407[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1063_reg_1407[0]_i_7 
       (.I0(x_reg_355_reg[3]),
        .I1(loopWidth_reg_1188[3]),
        .I2(loopWidth_reg_1188[5]),
        .I3(x_reg_355_reg[5]),
        .I4(loopWidth_reg_1188[4]),
        .I5(x_reg_355_reg[4]),
        .O(\icmp_ln1063_reg_1407[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln1063_reg_1407[0]_i_8 
       (.I0(x_reg_355_reg[9]),
        .I1(loopWidth_reg_1188[9]),
        .I2(x_reg_355_reg[10]),
        .I3(loopWidth_reg_1188[10]),
        .O(\icmp_ln1063_reg_1407[0]_i_8_n_3 ));
  FDRE \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .Q(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1063_reg_1407_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(ap_condition_pp0_exit_iter0_state4),
        .Q(\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__7
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_HeightIn_c17_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__8
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_Width_c18_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    internal_full_n_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(SrcYUV_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(linebuf_y_val_V_0_U_n_40),
        .I4(zext_ln1063_reg_1401_reg_rep_i_2_n_3),
        .I5(\cmp27_i_reg_1348_reg[0]_0 ),
        .O(v_vcresampler_core_U0_srcImg_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 linebuf_c_val_V_0_U
       (.D({linebuf_c_val_V_0_U_n_19,linebuf_c_val_V_0_U_n_20,linebuf_c_val_V_0_U_n_21,linebuf_c_val_V_0_U_n_22,linebuf_c_val_V_0_U_n_23,linebuf_c_val_V_0_U_n_24,linebuf_c_val_V_0_U_n_25,linebuf_c_val_V_0_U_n_26}),
        .DOUTBDOUT(linebuf_c_val_V_0_q1),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] (\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 (\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .cmp27_i_reg_1348(cmp27_i_reg_1348),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .ram_reg_bram_0({linebuf_c_val_V_0_U_n_27,linebuf_c_val_V_0_U_n_28,linebuf_c_val_V_0_U_n_29,linebuf_c_val_V_0_U_n_30,linebuf_c_val_V_0_U_n_31,linebuf_c_val_V_0_U_n_32,linebuf_c_val_V_0_U_n_33,linebuf_c_val_V_0_U_n_34}),
        .ram_reg_bram_0_0(x_reg_355_reg),
        .ram_reg_bram_0_1(linebuf_y_val_V_0_U_n_21),
        .ram_reg_bram_0_2(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \linebuf_c_val_V_0_addr_reg_1417[10]_i_1 
       (.I0(linebuf_y_val_V_0_U_n_39),
        .I1(ap_condition_pp0_exit_iter0_state4),
        .O(p_8_in));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[0]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[10]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[1]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[2]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[3]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[4]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[5]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[6]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[7]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[8]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(linebuf_y_val_V_0_addr_reg_1411[9]),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[0]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[10] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[10]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[10]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[1]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[2]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[3] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[3]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[4] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[4]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[5] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[5]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[6] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[6]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[7] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[7]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[7]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[8] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[8]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[8]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_1417_reg[9] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(x_reg_355_reg[9]),
        .Q(linebuf_y_val_V_0_addr_reg_1411[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91 linebuf_c_val_V_1_U
       (.D(outpix_val_V_1_6_fu_708_p3),
        .DOUTBDOUT(linebuf_c_val_V_1_q1),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .cmp27_i_reg_1348(cmp27_i_reg_1348),
        .cmp76_i_reg_1352(cmp76_i_reg_1352),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .\outpix_val_V_4_6_reg_1468_reg[7] (linebuf_c_val_V_0_q1),
        .\outpix_val_V_4_6_reg_1468_reg[7]_0 (\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .ram_reg_bram_0(outpix_val_V_4_6_fu_701_p3),
        .ram_reg_bram_0_0(x_reg_355_reg),
        .ram_reg_bram_0_1(linebuf_y_val_V_0_U_n_21),
        .ram_reg_bram_0_2(linebuf_y_val_V_0_U_n_39),
        .ram_reg_bram_0_3(outpix_val_V_1_6_reg_1477),
        .ram_reg_bram_0_4(ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375),
        .ram_reg_bram_0_5(outpix_val_V_4_6_reg_1468),
        .ram_reg_bram_0_6(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366),
        .ram_reg_bram_0_7(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92 linebuf_y_val_V_0_U
       (.DINADIN(linebuf_y_val_V_0_d0),
        .DOUTBDOUT({outpix_val_V_3_reg_1436,outpix_val_V_0_reg_1429}),
        .E(linebuf_y_val_V_0_U_n_20),
        .Q(linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .\ap_CS_fsm_reg[3] (linebuf_y_val_V_0_U_n_39),
        .ap_block_pp0_stage0_110011(ap_block_pp0_stage0_110011),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .cmp27_i_reg_1348(cmp27_i_reg_1348),
        .cmp76_i_reg_1352(cmp76_i_reg_1352),
        .icmp_ln1044_reg_1194(icmp_ln1044_reg_1194),
        .\icmp_ln1044_reg_1194_reg[0] (linebuf_y_val_V_0_U_n_40),
        .\icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] (linebuf_y_val_V_0_U_n_19),
        .\icmp_ln1063_reg_1407_reg[0] (ap_CS_fsm_pp0_stage0),
        .internal_full_n_reg(linebuf_y_val_V_0_U_n_21),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .ram_reg_bram_0(linebuf_y_val_V_1_d0),
        .ram_reg_bram_0_0(x_reg_355_reg),
        .ram_reg_bram_0_1(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_bram_0_2(\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .ram_reg_bram_0_3(ap_enable_reg_pp0_iter4_reg_n_3),
        .ram_reg_bram_0_4(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .tmp_reg_1370(tmp_reg_1370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 linebuf_y_val_V_1_U
       (.D(outpix_val_V_0_2_fu_1048_p3),
        .Q(linebuf_y_val_V_1_addr_reg_1443),
        .ap_clk(ap_clk),
        .empty_68_reg_1342(empty_68_reg_1342),
        .\outpix_val_V_0_2_reg_1496_reg[7] (outpix_val_V_0_reg_1429_pp0_iter2_reg),
        .\outpix_val_V_3_2_reg_1506_reg[7] (outpix_val_V_3_reg_1436_pp0_iter2_reg),
        .ram_reg_bram_0(linebuf_y_val_V_0_U_n_19),
        .ram_reg_bram_0_0(linebuf_y_val_V_1_d0),
        .sel_tmp1_reg_1374(sel_tmp1_reg_1374),
        .sel_tmp6_reg_1388(sel_tmp6_reg_1388),
        .\sel_tmp6_reg_1388_reg[0] (outpix_val_V_3_2_fu_1163_p3));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[0]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[0]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[10]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[10]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[1]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[1]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[2]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[2]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[3]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[3]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[4]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[4]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[5]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[5]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[6]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[6]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[7]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[7]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[8]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[8]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_1_addr_reg_1443_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(zext_ln1063_reg_1401_reg[9]),
        .Q(linebuf_y_val_V_1_addr_reg_1443[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \loopHeight_reg_1223[0]_i_1 
       (.I0(height_read_reg_1183[0]),
        .I1(icmp_ln1044_reg_1194),
        .I2(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .O(\loopHeight_reg_1223[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopHeight_reg_1223[10]_i_1 
       (.I0(\loopHeight_reg_1223[12]_i_2_n_3 ),
        .I1(height_read_reg_1183[9]),
        .I2(height_read_reg_1183[10]),
        .O(loopHeight_fu_442_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopHeight_reg_1223[11]_i_1 
       (.I0(height_read_reg_1183[9]),
        .I1(\loopHeight_reg_1223[12]_i_2_n_3 ),
        .I2(height_read_reg_1183[10]),
        .I3(height_read_reg_1183[11]),
        .O(loopHeight_fu_442_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \loopHeight_reg_1223[12]_i_1 
       (.I0(height_read_reg_1183[11]),
        .I1(height_read_reg_1183[9]),
        .I2(\loopHeight_reg_1223[12]_i_2_n_3 ),
        .I3(height_read_reg_1183[10]),
        .O(loopHeight_fu_442_p2[12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopHeight_reg_1223[12]_i_2 
       (.I0(height_read_reg_1183[8]),
        .I1(height_read_reg_1183[6]),
        .I2(height_read_reg_1183[4]),
        .I3(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I4(height_read_reg_1183[5]),
        .I5(height_read_reg_1183[7]),
        .O(\loopHeight_reg_1223[12]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \loopHeight_reg_1223[1]_i_1 
       (.I0(height_read_reg_1183[0]),
        .I1(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I2(icmp_ln1044_reg_1194),
        .I3(height_read_reg_1183[1]),
        .O(loopHeight_fu_442_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFF3700C8)) 
    \loopHeight_reg_1223[2]_i_1 
       (.I0(height_read_reg_1183[0]),
        .I1(height_read_reg_1183[1]),
        .I2(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I3(icmp_ln1044_reg_1194),
        .I4(height_read_reg_1183[2]),
        .O(loopHeight_fu_442_p2[2]));
  LUT6 #(
    .INIT(64'hAFBFFFFF50400000)) 
    \loopHeight_reg_1223[3]_i_1 
       (.I0(icmp_ln1044_reg_1194),
        .I1(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I2(height_read_reg_1183[1]),
        .I3(height_read_reg_1183[0]),
        .I4(height_read_reg_1183[2]),
        .I5(height_read_reg_1183[3]),
        .O(loopHeight_fu_442_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \loopHeight_reg_1223[4]_i_1 
       (.I0(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I1(height_read_reg_1183[4]),
        .O(loopHeight_fu_442_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopHeight_reg_1223[5]_i_1 
       (.I0(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I1(height_read_reg_1183[4]),
        .I2(height_read_reg_1183[5]),
        .O(loopHeight_fu_442_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopHeight_reg_1223[6]_i_1 
       (.I0(height_read_reg_1183[4]),
        .I1(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I2(height_read_reg_1183[5]),
        .I3(height_read_reg_1183[6]),
        .O(loopHeight_fu_442_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopHeight_reg_1223[7]_i_1 
       (.I0(height_read_reg_1183[5]),
        .I1(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I2(height_read_reg_1183[4]),
        .I3(height_read_reg_1183[6]),
        .I4(height_read_reg_1183[7]),
        .O(loopHeight_fu_442_p2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopHeight_reg_1223[8]_i_1 
       (.I0(height_read_reg_1183[6]),
        .I1(height_read_reg_1183[4]),
        .I2(\loopHeight_reg_1223[8]_i_2_n_3 ),
        .I3(height_read_reg_1183[5]),
        .I4(height_read_reg_1183[7]),
        .I5(height_read_reg_1183[8]),
        .O(loopHeight_fu_442_p2[8]));
  LUT6 #(
    .INIT(64'h2200200000000000)) 
    \loopHeight_reg_1223[8]_i_2 
       (.I0(height_read_reg_1183[3]),
        .I1(icmp_ln1044_reg_1194),
        .I2(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I3(height_read_reg_1183[1]),
        .I4(height_read_reg_1183[0]),
        .I5(height_read_reg_1183[2]),
        .O(\loopHeight_reg_1223[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loopHeight_reg_1223[9]_i_1 
       (.I0(\loopHeight_reg_1223[12]_i_2_n_3 ),
        .I1(height_read_reg_1183[9]),
        .O(loopHeight_fu_442_p2[9]));
  FDRE \loopHeight_reg_1223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_1223[0]_i_1_n_3 ),
        .Q(loopHeight_reg_1223[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[10]),
        .Q(loopHeight_reg_1223[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[11]),
        .Q(loopHeight_reg_1223[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[12]),
        .Q(loopHeight_reg_1223[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[1]),
        .Q(loopHeight_reg_1223[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[2]),
        .Q(loopHeight_reg_1223[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[3]),
        .Q(loopHeight_reg_1223[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[4]),
        .Q(loopHeight_reg_1223[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[5]),
        .Q(loopHeight_reg_1223[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[6]),
        .Q(loopHeight_reg_1223[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[7]),
        .Q(loopHeight_reg_1223[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[8]),
        .Q(loopHeight_reg_1223[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_1223_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(loopHeight_fu_442_p2[9]),
        .Q(loopHeight_reg_1223[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [0]),
        .Q(loopWidth_reg_1188[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [10]),
        .Q(loopWidth_reg_1188[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [1]),
        .Q(loopWidth_reg_1188[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [2]),
        .Q(loopWidth_reg_1188[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [3]),
        .Q(loopWidth_reg_1188[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [4]),
        .Q(loopWidth_reg_1188[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [5]),
        .Q(loopWidth_reg_1188[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [6]),
        .Q(loopWidth_reg_1188[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [7]),
        .Q(loopWidth_reg_1188[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [8]),
        .Q(loopWidth_reg_1188[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_1188_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\loopWidth_reg_1188_reg[10]_0 [9]),
        .Q(loopWidth_reg_1188[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8878888888888888)) 
    \mOutPtr[4]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .I1(SrcYUV_full_n),
        .I2(cmp27_i_reg_1348),
        .I3(\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .I4(p_29_in),
        .I5(SrcYUV_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hFFF3FFF5FFFFFFFF)) 
    \mOutPtr[4]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_110011),
        .I3(tmp_reg_1370),
        .I4(icmp_ln1044_reg_1194),
        .I5(SrcYUV422_full_n),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  FDRE \mpix_c_val_V_0_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[8]),
        .Q(linebuf_c_val_V_0_d0[0]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[9]),
        .Q(linebuf_c_val_V_0_d0[1]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[10]),
        .Q(linebuf_c_val_V_0_d0[2]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[11]),
        .Q(linebuf_c_val_V_0_d0[3]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[12]),
        .Q(linebuf_c_val_V_0_d0[4]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[13]),
        .Q(linebuf_c_val_V_0_d0[5]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[14]),
        .Q(linebuf_c_val_V_0_d0[6]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[15]),
        .Q(linebuf_c_val_V_0_d0[7]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[32]),
        .Q(linebuf_c_val_V_0_d0[8]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[33]),
        .Q(linebuf_c_val_V_0_d0[9]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[34]),
        .Q(linebuf_c_val_V_0_d0[10]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[35]),
        .Q(linebuf_c_val_V_0_d0[11]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[36]),
        .Q(linebuf_c_val_V_0_d0[12]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[37]),
        .Q(linebuf_c_val_V_0_d0[13]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[38]),
        .Q(linebuf_c_val_V_0_d0[14]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[39]),
        .Q(linebuf_c_val_V_0_d0[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \mpix_y_val_V_0_1_fu_180[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(cmp27_i_reg_1348),
        .I2(\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .I3(linebuf_y_val_V_0_U_n_39),
        .O(mpix_c_val_V_0_fu_1600));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[0]),
        .Q(linebuf_y_val_V_0_d0[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[1]),
        .Q(linebuf_y_val_V_0_d0[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[2]),
        .Q(linebuf_y_val_V_0_d0[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[3]),
        .Q(linebuf_y_val_V_0_d0[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[4]),
        .Q(linebuf_y_val_V_0_d0[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[5]),
        .Q(linebuf_y_val_V_0_d0[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[6]),
        .Q(linebuf_y_val_V_0_d0[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[7]),
        .Q(linebuf_y_val_V_0_d0[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[24]),
        .Q(linebuf_y_val_V_0_d0[8]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[25]),
        .Q(linebuf_y_val_V_0_d0[9]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[26]),
        .Q(linebuf_y_val_V_0_d0[10]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[27]),
        .Q(linebuf_y_val_V_0_d0[11]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[28]),
        .Q(linebuf_y_val_V_0_d0[12]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[29]),
        .Q(linebuf_y_val_V_0_d0[13]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[30]),
        .Q(linebuf_y_val_V_0_d0[14]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[31]),
        .Q(linebuf_y_val_V_0_d0[15]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[0]),
        .Q(outpix_val_V_0_2_reg_1496[0]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[1]),
        .Q(outpix_val_V_0_2_reg_1496[1]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[2]),
        .Q(outpix_val_V_0_2_reg_1496[2]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[3]),
        .Q(outpix_val_V_0_2_reg_1496[3]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[4]),
        .Q(outpix_val_V_0_2_reg_1496[4]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[5]),
        .Q(outpix_val_V_0_2_reg_1496[5]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[6]),
        .Q(outpix_val_V_0_2_reg_1496[6]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_1496_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_1048_p3[7]),
        .Q(outpix_val_V_0_2_reg_1496[7]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[0]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[1]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[2]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[3]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[4]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[5]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[6]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_reg_1429[7]),
        .Q(outpix_val_V_0_reg_1429_pp0_iter2_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_1_5_reg_1491[0]_i_1 
       (.I0(add_ln1346_4_fu_1000_p2[1]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_2_fu_978_p2[2]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_fu_954_p1[1]),
        .O(outpix_val_V_1_4_fu_1022_p3[0]));
  LUT4 #(
    .INIT(16'hE11E)) 
    \outpix_val_V_1_5_reg_1491[0]_i_2 
       (.I0(PixBufVal_val_V_0_fu_204[0]),
        .I1(zext_ln1346_fu_954_p1[1]),
        .I2(PixBufVal_val_V_0_fu_204[1]),
        .I3(zext_ln1346_fu_954_p1[2]),
        .O(add_ln1346_4_fu_1000_p2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_1_5_reg_1491[1]_i_1 
       (.I0(add_ln1346_4_fu_1000_p2[2]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_2_fu_978_p2[3]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_fu_954_p1[2]),
        .O(outpix_val_V_1_4_fu_1022_p3[1]));
  LUT6 #(
    .INIT(64'hFEE0011F011FFEE0)) 
    \outpix_val_V_1_5_reg_1491[1]_i_2 
       (.I0(zext_ln1346_fu_954_p1[1]),
        .I1(PixBufVal_val_V_0_fu_204[0]),
        .I2(zext_ln1346_fu_954_p1[2]),
        .I3(PixBufVal_val_V_0_fu_204[1]),
        .I4(PixBufVal_val_V_0_fu_204[2]),
        .I5(zext_ln1346_fu_954_p1[3]),
        .O(add_ln1346_4_fu_1000_p2[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_1_5_reg_1491[2]_i_1 
       (.I0(add_ln1346_4_fu_1000_p2[3]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_2_fu_978_p2[4]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_fu_954_p1[3]),
        .O(outpix_val_V_1_4_fu_1022_p3[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \outpix_val_V_1_5_reg_1491[2]_i_2 
       (.I0(\outpix_val_V_1_5_reg_1491[4]_i_4_n_3 ),
        .I1(PixBufVal_val_V_0_fu_204[3]),
        .I2(zext_ln1346_fu_954_p1[4]),
        .O(add_ln1346_4_fu_1000_p2[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_1_5_reg_1491[3]_i_1 
       (.I0(add_ln1346_4_fu_1000_p2[4]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_2_fu_978_p2[5]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_fu_954_p1[4]),
        .O(outpix_val_V_1_4_fu_1022_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \outpix_val_V_1_5_reg_1491[3]_i_2 
       (.I0(\outpix_val_V_1_5_reg_1491[4]_i_4_n_3 ),
        .I1(zext_ln1346_fu_954_p1[4]),
        .I2(PixBufVal_val_V_0_fu_204[3]),
        .I3(PixBufVal_val_V_0_fu_204[4]),
        .I4(zext_ln1346_fu_954_p1[5]),
        .O(add_ln1346_4_fu_1000_p2[4]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \outpix_val_V_1_5_reg_1491[4]_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491[4]_i_2_n_3 ),
        .I1(\outpix_val_V_1_5_reg_1491[4]_i_3_n_3 ),
        .I2(sel_tmp4_reg_1382),
        .I3(add_ln1346_2_fu_978_p2[6]),
        .I4(sel_tmp1_reg_1374),
        .I5(zext_ln1346_fu_954_p1[5]),
        .O(outpix_val_V_1_4_fu_1022_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \outpix_val_V_1_5_reg_1491[4]_i_2 
       (.I0(PixBufVal_val_V_0_fu_204[4]),
        .I1(zext_ln1346_fu_954_p1[5]),
        .I2(\outpix_val_V_1_5_reg_1491[4]_i_4_n_3 ),
        .I3(zext_ln1346_fu_954_p1[4]),
        .I4(PixBufVal_val_V_0_fu_204[3]),
        .O(\outpix_val_V_1_5_reg_1491[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_1_5_reg_1491[4]_i_3 
       (.I0(zext_ln1346_fu_954_p1[6]),
        .I1(PixBufVal_val_V_0_fu_204[5]),
        .O(\outpix_val_V_1_5_reg_1491[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEE8EEE88888)) 
    \outpix_val_V_1_5_reg_1491[4]_i_4 
       (.I0(PixBufVal_val_V_0_fu_204[2]),
        .I1(zext_ln1346_fu_954_p1[3]),
        .I2(zext_ln1346_fu_954_p1[1]),
        .I3(PixBufVal_val_V_0_fu_204[0]),
        .I4(zext_ln1346_fu_954_p1[2]),
        .I5(PixBufVal_val_V_0_fu_204[1]),
        .O(\outpix_val_V_1_5_reg_1491[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_1_5_reg_1491[5]_i_1 
       (.I0(add_ln1346_4_fu_1000_p2[6]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_2_fu_978_p2[7]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_fu_954_p1[6]),
        .O(outpix_val_V_1_4_fu_1022_p3[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_1_5_reg_1491[5]_i_10 
       (.I0(\outpix_val_V_1_5_reg_1491[5]_i_4_n_3 ),
        .I1(zext_ln1346_fu_954_p1[7]),
        .I2(pixbuf_c_val_V_0_0_fu_196[7]),
        .I3(PixBufVal_val_V_0_fu_204[7]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_10_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_1_5_reg_1491[5]_i_11 
       (.I0(pixbuf_c_val_V_0_0_fu_196[6]),
        .I1(zext_ln1346_fu_954_p1[6]),
        .I2(PixBufVal_val_V_0_fu_204[6]),
        .I3(\outpix_val_V_1_5_reg_1491[5]_i_5_n_3 ),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_11_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_1_5_reg_1491[5]_i_12 
       (.I0(pixbuf_c_val_V_0_0_fu_196[5]),
        .I1(zext_ln1346_fu_954_p1[5]),
        .I2(PixBufVal_val_V_0_fu_204[5]),
        .I3(\outpix_val_V_1_5_reg_1491[5]_i_6_n_3 ),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_12_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_1_5_reg_1491[5]_i_13 
       (.I0(pixbuf_c_val_V_0_0_fu_196[4]),
        .I1(zext_ln1346_fu_954_p1[4]),
        .I2(PixBufVal_val_V_0_fu_204[4]),
        .I3(\outpix_val_V_1_5_reg_1491[5]_i_7_n_3 ),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_13_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_1_5_reg_1491[5]_i_14 
       (.I0(pixbuf_c_val_V_0_0_fu_196[3]),
        .I1(zext_ln1346_fu_954_p1[3]),
        .I2(PixBufVal_val_V_0_fu_204[3]),
        .I3(\outpix_val_V_1_5_reg_1491[5]_i_8_n_3 ),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_14_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_1_5_reg_1491[5]_i_15 
       (.I0(pixbuf_c_val_V_0_0_fu_196[2]),
        .I1(zext_ln1346_fu_954_p1[2]),
        .I2(PixBufVal_val_V_0_fu_204[2]),
        .I3(\outpix_val_V_1_5_reg_1491[5]_i_9_n_3 ),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_15_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \outpix_val_V_1_5_reg_1491[5]_i_16 
       (.I0(zext_ln1346_fu_954_p1[1]),
        .I1(pixbuf_c_val_V_0_0_fu_196[1]),
        .I2(PixBufVal_val_V_0_fu_204[1]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_1_5_reg_1491[5]_i_17 
       (.I0(PixBufVal_val_V_0_fu_204[0]),
        .I1(pixbuf_c_val_V_0_0_fu_196[0]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \outpix_val_V_1_5_reg_1491[5]_i_2 
       (.I0(\outpix_val_V_1_5_reg_1491[4]_i_2_n_3 ),
        .I1(zext_ln1346_fu_954_p1[6]),
        .I2(PixBufVal_val_V_0_fu_204[5]),
        .I3(PixBufVal_val_V_0_fu_204[6]),
        .I4(zext_ln1346_fu_954_p1[7]),
        .O(add_ln1346_4_fu_1000_p2[6]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_1_5_reg_1491[5]_i_4 
       (.I0(pixbuf_c_val_V_0_0_fu_196[6]),
        .I1(zext_ln1346_fu_954_p1[6]),
        .I2(PixBufVal_val_V_0_fu_204[6]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_1_5_reg_1491[5]_i_5 
       (.I0(pixbuf_c_val_V_0_0_fu_196[5]),
        .I1(zext_ln1346_fu_954_p1[5]),
        .I2(PixBufVal_val_V_0_fu_204[5]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_1_5_reg_1491[5]_i_6 
       (.I0(pixbuf_c_val_V_0_0_fu_196[4]),
        .I1(zext_ln1346_fu_954_p1[4]),
        .I2(PixBufVal_val_V_0_fu_204[4]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_1_5_reg_1491[5]_i_7 
       (.I0(pixbuf_c_val_V_0_0_fu_196[3]),
        .I1(zext_ln1346_fu_954_p1[3]),
        .I2(PixBufVal_val_V_0_fu_204[3]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_1_5_reg_1491[5]_i_8 
       (.I0(pixbuf_c_val_V_0_0_fu_196[2]),
        .I1(zext_ln1346_fu_954_p1[2]),
        .I2(PixBufVal_val_V_0_fu_204[2]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_8_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outpix_val_V_1_5_reg_1491[5]_i_9 
       (.I0(zext_ln1346_fu_954_p1[1]),
        .I1(pixbuf_c_val_V_0_0_fu_196[1]),
        .O(\outpix_val_V_1_5_reg_1491[5]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \outpix_val_V_1_5_reg_1491[6]_i_1 
       (.I0(\outpix_val_V_1_5_reg_1491[7]_i_3_n_3 ),
        .I1(PixBufVal_val_V_0_fu_204[7]),
        .I2(zext_ln1346_fu_954_p1[8]),
        .I3(sel_tmp4_reg_1382),
        .I4(outpix_val_V_1_3_fu_1016_p3),
        .O(outpix_val_V_1_4_fu_1022_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_5_reg_1491[6]_i_2 
       (.I0(add_ln1346_2_fu_978_p2[8]),
        .I1(sel_tmp1_reg_1374),
        .I2(zext_ln1346_fu_954_p1[7]),
        .O(outpix_val_V_1_3_fu_1016_p3));
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_1_5_reg_1491[7]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(ap_block_pp0_stage0_01001),
        .O(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF8F808080)) 
    \outpix_val_V_1_5_reg_1491[7]_i_2 
       (.I0(PixBufVal_val_V_0_fu_204[7]),
        .I1(\outpix_val_V_1_5_reg_1491[7]_i_3_n_3 ),
        .I2(sel_tmp4_reg_1382),
        .I3(add_ln1346_2_fu_978_p2[9]),
        .I4(sel_tmp1_reg_1374),
        .I5(zext_ln1346_fu_954_p1[8]),
        .O(outpix_val_V_1_4_fu_1022_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \outpix_val_V_1_5_reg_1491[7]_i_3 
       (.I0(PixBufVal_val_V_0_fu_204[6]),
        .I1(zext_ln1346_fu_954_p1[7]),
        .I2(\outpix_val_V_1_5_reg_1491[4]_i_2_n_3 ),
        .I3(zext_ln1346_fu_954_p1[6]),
        .I4(PixBufVal_val_V_0_fu_204[5]),
        .O(\outpix_val_V_1_5_reg_1491[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \outpix_val_V_1_5_reg_1491[7]_i_5 
       (.I0(PixBufVal_val_V_0_fu_204[7]),
        .I1(zext_ln1346_fu_954_p1[7]),
        .I2(pixbuf_c_val_V_0_0_fu_196[7]),
        .I3(zext_ln1346_fu_954_p1[8]),
        .O(\outpix_val_V_1_5_reg_1491[7]_i_5_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[0]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[0] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[1]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[1] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[2]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[2] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[3]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[3] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[4]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[4] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[5]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[5] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  CARRY8 \outpix_val_V_1_5_reg_1491_reg[5]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_3 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_4 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_5 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_6 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_7 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_8 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_9 ,\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_10 }),
        .DI({\outpix_val_V_1_5_reg_1491[5]_i_4_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_5_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_6_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_7_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_8_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_9_n_3 ,PixBufVal_val_V_0_fu_204[1:0]}),
        .O({add_ln1346_2_fu_978_p2[7:2],\NLW_outpix_val_V_1_5_reg_1491_reg[5]_i_3_O_UNCONNECTED [1:0]}),
        .S({\outpix_val_V_1_5_reg_1491[5]_i_10_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_11_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_12_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_13_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_14_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_15_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_16_n_3 ,\outpix_val_V_1_5_reg_1491[5]_i_17_n_3 }));
  FDRE \outpix_val_V_1_5_reg_1491_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[6]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[6] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_1_5_reg_1491_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_4_fu_1022_p3[7]),
        .Q(\outpix_val_V_1_5_reg_1491_reg_n_3_[7] ),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  CARRY8 \outpix_val_V_1_5_reg_1491_reg[7]_i_4 
       (.CI(\outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_CO_UNCONNECTED [7:2],add_ln1346_2_fu_978_p2[9],\NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1346_fu_954_p1[8]}),
        .O({\NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_O_UNCONNECTED [7:1],add_ln1346_2_fu_978_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\outpix_val_V_1_5_reg_1491[7]_i_5_n_3 }));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[0]),
        .Q(zext_ln1346_fu_954_p1[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[1]),
        .Q(zext_ln1346_fu_954_p1[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[2]),
        .Q(zext_ln1346_fu_954_p1[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[3]),
        .Q(zext_ln1346_fu_954_p1[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[4]),
        .Q(zext_ln1346_fu_954_p1[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[5]),
        .Q(zext_ln1346_fu_954_p1[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[6]),
        .Q(zext_ln1346_fu_954_p1[7]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_6_reg_1477[7]),
        .Q(zext_ln1346_fu_954_p1[8]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[0]),
        .Q(outpix_val_V_1_6_reg_1477[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[1]),
        .Q(outpix_val_V_1_6_reg_1477[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[2]),
        .Q(outpix_val_V_1_6_reg_1477[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[3]),
        .Q(outpix_val_V_1_6_reg_1477[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[4]),
        .Q(outpix_val_V_1_6_reg_1477[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[5]),
        .Q(outpix_val_V_1_6_reg_1477[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[6]),
        .Q(outpix_val_V_1_6_reg_1477[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_6_reg_1477_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_1_6_fu_708_p3[7]),
        .Q(outpix_val_V_1_6_reg_1477[7]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[0]),
        .Q(outpix_val_V_3_2_reg_1506[0]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[1]),
        .Q(outpix_val_V_3_2_reg_1506[1]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[2]),
        .Q(outpix_val_V_3_2_reg_1506[2]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[3]),
        .Q(outpix_val_V_3_2_reg_1506[3]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[4]),
        .Q(outpix_val_V_3_2_reg_1506[4]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[5]),
        .Q(outpix_val_V_3_2_reg_1506[5]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[6]),
        .Q(outpix_val_V_3_2_reg_1506[6]),
        .R(1'b0));
  FDRE \outpix_val_V_3_2_reg_1506_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_2_fu_1163_p3[7]),
        .Q(outpix_val_V_3_2_reg_1506[7]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[0]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[1]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[2]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[3]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[4]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[5]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[6]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_3_reg_1436[7]),
        .Q(outpix_val_V_3_reg_1436_pp0_iter2_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_4_5_reg_1501[0]_i_1 
       (.I0(add_ln1346_9_fu_1115_p2[1]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_7_fu_1093_p2[2]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_2_fu_1069_p1[1]),
        .O(outpix_val_V_4_4_fu_1137_p3[0]));
  LUT4 #(
    .INIT(16'hE11E)) 
    \outpix_val_V_4_5_reg_1501[0]_i_2 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[0]),
        .I1(zext_ln1346_2_fu_1069_p1[1]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[1]),
        .I3(zext_ln1346_2_fu_1069_p1[2]),
        .O(add_ln1346_9_fu_1115_p2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_4_5_reg_1501[1]_i_1 
       (.I0(add_ln1346_9_fu_1115_p2[2]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_7_fu_1093_p2[3]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_2_fu_1069_p1[2]),
        .O(outpix_val_V_4_4_fu_1137_p3[1]));
  LUT6 #(
    .INIT(64'hFEE0011F011FFEE0)) 
    \outpix_val_V_4_5_reg_1501[1]_i_2 
       (.I0(zext_ln1346_2_fu_1069_p1[1]),
        .I1(pixbuf_c_val_V_2_1_1_fu_208[0]),
        .I2(zext_ln1346_2_fu_1069_p1[2]),
        .I3(pixbuf_c_val_V_2_1_1_fu_208[1]),
        .I4(pixbuf_c_val_V_2_1_1_fu_208[2]),
        .I5(zext_ln1346_2_fu_1069_p1[3]),
        .O(add_ln1346_9_fu_1115_p2[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_4_5_reg_1501[2]_i_1 
       (.I0(add_ln1346_9_fu_1115_p2[3]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_7_fu_1093_p2[4]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_2_fu_1069_p1[3]),
        .O(outpix_val_V_4_4_fu_1137_p3[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \outpix_val_V_4_5_reg_1501[2]_i_2 
       (.I0(\outpix_val_V_4_5_reg_1501[4]_i_4_n_3 ),
        .I1(pixbuf_c_val_V_2_1_1_fu_208[3]),
        .I2(zext_ln1346_2_fu_1069_p1[4]),
        .O(add_ln1346_9_fu_1115_p2[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_4_5_reg_1501[3]_i_1 
       (.I0(add_ln1346_9_fu_1115_p2[4]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_7_fu_1093_p2[5]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_2_fu_1069_p1[4]),
        .O(outpix_val_V_4_4_fu_1137_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \outpix_val_V_4_5_reg_1501[3]_i_2 
       (.I0(\outpix_val_V_4_5_reg_1501[4]_i_4_n_3 ),
        .I1(zext_ln1346_2_fu_1069_p1[4]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[3]),
        .I3(pixbuf_c_val_V_2_1_1_fu_208[4]),
        .I4(zext_ln1346_2_fu_1069_p1[5]),
        .O(add_ln1346_9_fu_1115_p2[4]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \outpix_val_V_4_5_reg_1501[4]_i_1 
       (.I0(\outpix_val_V_4_5_reg_1501[4]_i_2_n_3 ),
        .I1(\outpix_val_V_4_5_reg_1501[4]_i_3_n_3 ),
        .I2(sel_tmp4_reg_1382),
        .I3(add_ln1346_7_fu_1093_p2[6]),
        .I4(sel_tmp1_reg_1374),
        .I5(zext_ln1346_2_fu_1069_p1[5]),
        .O(outpix_val_V_4_4_fu_1137_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \outpix_val_V_4_5_reg_1501[4]_i_2 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[4]),
        .I1(zext_ln1346_2_fu_1069_p1[5]),
        .I2(\outpix_val_V_4_5_reg_1501[4]_i_4_n_3 ),
        .I3(zext_ln1346_2_fu_1069_p1[4]),
        .I4(pixbuf_c_val_V_2_1_1_fu_208[3]),
        .O(\outpix_val_V_4_5_reg_1501[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_4_5_reg_1501[4]_i_3 
       (.I0(zext_ln1346_2_fu_1069_p1[6]),
        .I1(pixbuf_c_val_V_2_1_1_fu_208[5]),
        .O(\outpix_val_V_4_5_reg_1501[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEE8EEE88888)) 
    \outpix_val_V_4_5_reg_1501[4]_i_4 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[2]),
        .I1(zext_ln1346_2_fu_1069_p1[3]),
        .I2(zext_ln1346_2_fu_1069_p1[1]),
        .I3(pixbuf_c_val_V_2_1_1_fu_208[0]),
        .I4(zext_ln1346_2_fu_1069_p1[2]),
        .I5(pixbuf_c_val_V_2_1_1_fu_208[1]),
        .O(\outpix_val_V_4_5_reg_1501[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \outpix_val_V_4_5_reg_1501[5]_i_1 
       (.I0(add_ln1346_9_fu_1115_p2[6]),
        .I1(sel_tmp4_reg_1382),
        .I2(add_ln1346_7_fu_1093_p2[7]),
        .I3(sel_tmp1_reg_1374),
        .I4(zext_ln1346_2_fu_1069_p1[6]),
        .O(outpix_val_V_4_4_fu_1137_p3[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_4_5_reg_1501[5]_i_10 
       (.I0(\outpix_val_V_4_5_reg_1501[5]_i_4_n_3 ),
        .I1(zext_ln1346_2_fu_1069_p1[7]),
        .I2(pixbuf_c_val_V_0_1_fu_200[7]),
        .I3(pixbuf_c_val_V_2_1_1_fu_208[7]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_10_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_4_5_reg_1501[5]_i_11 
       (.I0(pixbuf_c_val_V_0_1_fu_200[6]),
        .I1(zext_ln1346_2_fu_1069_p1[6]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[6]),
        .I3(\outpix_val_V_4_5_reg_1501[5]_i_5_n_3 ),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_11_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_4_5_reg_1501[5]_i_12 
       (.I0(pixbuf_c_val_V_0_1_fu_200[5]),
        .I1(zext_ln1346_2_fu_1069_p1[5]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[5]),
        .I3(\outpix_val_V_4_5_reg_1501[5]_i_6_n_3 ),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_12_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_4_5_reg_1501[5]_i_13 
       (.I0(pixbuf_c_val_V_0_1_fu_200[4]),
        .I1(zext_ln1346_2_fu_1069_p1[4]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[4]),
        .I3(\outpix_val_V_4_5_reg_1501[5]_i_7_n_3 ),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_13_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_4_5_reg_1501[5]_i_14 
       (.I0(pixbuf_c_val_V_0_1_fu_200[3]),
        .I1(zext_ln1346_2_fu_1069_p1[3]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[3]),
        .I3(\outpix_val_V_4_5_reg_1501[5]_i_8_n_3 ),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_14_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \outpix_val_V_4_5_reg_1501[5]_i_15 
       (.I0(pixbuf_c_val_V_0_1_fu_200[2]),
        .I1(zext_ln1346_2_fu_1069_p1[2]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[2]),
        .I3(\outpix_val_V_4_5_reg_1501[5]_i_9_n_3 ),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_15_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \outpix_val_V_4_5_reg_1501[5]_i_16 
       (.I0(zext_ln1346_2_fu_1069_p1[1]),
        .I1(pixbuf_c_val_V_0_1_fu_200[1]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[1]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_val_V_4_5_reg_1501[5]_i_17 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[0]),
        .I1(pixbuf_c_val_V_0_1_fu_200[0]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \outpix_val_V_4_5_reg_1501[5]_i_2 
       (.I0(\outpix_val_V_4_5_reg_1501[4]_i_2_n_3 ),
        .I1(zext_ln1346_2_fu_1069_p1[6]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[5]),
        .I3(pixbuf_c_val_V_2_1_1_fu_208[6]),
        .I4(zext_ln1346_2_fu_1069_p1[7]),
        .O(add_ln1346_9_fu_1115_p2[6]));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_4_5_reg_1501[5]_i_4 
       (.I0(pixbuf_c_val_V_0_1_fu_200[6]),
        .I1(zext_ln1346_2_fu_1069_p1[6]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[6]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_4_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_4_5_reg_1501[5]_i_5 
       (.I0(pixbuf_c_val_V_0_1_fu_200[5]),
        .I1(zext_ln1346_2_fu_1069_p1[5]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[5]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_5_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_4_5_reg_1501[5]_i_6 
       (.I0(pixbuf_c_val_V_0_1_fu_200[4]),
        .I1(zext_ln1346_2_fu_1069_p1[4]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[4]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_6_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_4_5_reg_1501[5]_i_7 
       (.I0(pixbuf_c_val_V_0_1_fu_200[3]),
        .I1(zext_ln1346_2_fu_1069_p1[3]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[3]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \outpix_val_V_4_5_reg_1501[5]_i_8 
       (.I0(pixbuf_c_val_V_0_1_fu_200[2]),
        .I1(zext_ln1346_2_fu_1069_p1[2]),
        .I2(pixbuf_c_val_V_2_1_1_fu_208[2]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_8_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outpix_val_V_4_5_reg_1501[5]_i_9 
       (.I0(zext_ln1346_2_fu_1069_p1[1]),
        .I1(pixbuf_c_val_V_0_1_fu_200[1]),
        .O(\outpix_val_V_4_5_reg_1501[5]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \outpix_val_V_4_5_reg_1501[6]_i_1 
       (.I0(\outpix_val_V_4_5_reg_1501[7]_i_2_n_3 ),
        .I1(pixbuf_c_val_V_2_1_1_fu_208[7]),
        .I2(zext_ln1346_2_fu_1069_p1[8]),
        .I3(sel_tmp4_reg_1382),
        .I4(outpix_val_V_4_3_fu_1131_p3),
        .O(outpix_val_V_4_4_fu_1137_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_5_reg_1501[6]_i_2 
       (.I0(add_ln1346_7_fu_1093_p2[8]),
        .I1(sel_tmp1_reg_1374),
        .I2(zext_ln1346_2_fu_1069_p1[7]),
        .O(outpix_val_V_4_3_fu_1131_p3));
  LUT6 #(
    .INIT(64'hEFE0EFEF8F808080)) 
    \outpix_val_V_4_5_reg_1501[7]_i_1 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[7]),
        .I1(\outpix_val_V_4_5_reg_1501[7]_i_2_n_3 ),
        .I2(sel_tmp4_reg_1382),
        .I3(add_ln1346_7_fu_1093_p2[9]),
        .I4(sel_tmp1_reg_1374),
        .I5(zext_ln1346_2_fu_1069_p1[8]),
        .O(outpix_val_V_4_4_fu_1137_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \outpix_val_V_4_5_reg_1501[7]_i_2 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[6]),
        .I1(zext_ln1346_2_fu_1069_p1[7]),
        .I2(\outpix_val_V_4_5_reg_1501[4]_i_2_n_3 ),
        .I3(zext_ln1346_2_fu_1069_p1[6]),
        .I4(pixbuf_c_val_V_2_1_1_fu_208[5]),
        .O(\outpix_val_V_4_5_reg_1501[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \outpix_val_V_4_5_reg_1501[7]_i_4 
       (.I0(pixbuf_c_val_V_2_1_1_fu_208[7]),
        .I1(zext_ln1346_2_fu_1069_p1[7]),
        .I2(pixbuf_c_val_V_0_1_fu_200[7]),
        .I3(zext_ln1346_2_fu_1069_p1[8]),
        .O(\outpix_val_V_4_5_reg_1501[7]_i_4_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[0]),
        .Q(outpix_val_V_4_5_reg_1501[0]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[1]),
        .Q(outpix_val_V_4_5_reg_1501[1]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[2]),
        .Q(outpix_val_V_4_5_reg_1501[2]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[3]),
        .Q(outpix_val_V_4_5_reg_1501[3]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[4]),
        .Q(outpix_val_V_4_5_reg_1501[4]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[5]),
        .Q(outpix_val_V_4_5_reg_1501[5]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  CARRY8 \outpix_val_V_4_5_reg_1501_reg[5]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_3 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_4 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_5 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_6 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_7 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_8 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_9 ,\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_10 }),
        .DI({\outpix_val_V_4_5_reg_1501[5]_i_4_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_5_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_6_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_7_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_8_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_9_n_3 ,pixbuf_c_val_V_2_1_1_fu_208[1:0]}),
        .O({add_ln1346_7_fu_1093_p2[7:2],\NLW_outpix_val_V_4_5_reg_1501_reg[5]_i_3_O_UNCONNECTED [1:0]}),
        .S({\outpix_val_V_4_5_reg_1501[5]_i_10_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_11_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_12_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_13_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_14_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_15_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_16_n_3 ,\outpix_val_V_4_5_reg_1501[5]_i_17_n_3 }));
  FDRE \outpix_val_V_4_5_reg_1501_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[6]),
        .Q(outpix_val_V_4_5_reg_1501[6]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  FDRE \outpix_val_V_4_5_reg_1501_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_4_fu_1137_p3[7]),
        .Q(outpix_val_V_4_5_reg_1501[7]),
        .R(\outpix_val_V_1_5_reg_1491[7]_i_1_n_3 ));
  CARRY8 \outpix_val_V_4_5_reg_1501_reg[7]_i_3 
       (.CI(\outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_CO_UNCONNECTED [7:2],add_ln1346_7_fu_1093_p2[9],\NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1346_2_fu_1069_p1[8]}),
        .O({\NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_O_UNCONNECTED [7:1],add_ln1346_7_fu_1093_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\outpix_val_V_4_5_reg_1501[7]_i_4_n_3 }));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[0]),
        .Q(zext_ln1346_2_fu_1069_p1[1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[1]),
        .Q(zext_ln1346_2_fu_1069_p1[2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[2]),
        .Q(zext_ln1346_2_fu_1069_p1[3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[3]),
        .Q(zext_ln1346_2_fu_1069_p1[4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[4]),
        .Q(zext_ln1346_2_fu_1069_p1[5]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[5]),
        .Q(zext_ln1346_2_fu_1069_p1[6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[6]),
        .Q(zext_ln1346_2_fu_1069_p1[7]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_4_6_reg_1468[7]),
        .Q(zext_ln1346_2_fu_1069_p1[8]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[0]),
        .Q(outpix_val_V_4_6_reg_1468[0]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[1]),
        .Q(outpix_val_V_4_6_reg_1468[1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[2]),
        .Q(outpix_val_V_4_6_reg_1468[2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[3]),
        .Q(outpix_val_V_4_6_reg_1468[3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[4]),
        .Q(outpix_val_V_4_6_reg_1468[4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[5]),
        .Q(outpix_val_V_4_6_reg_1468[5]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[6]),
        .Q(outpix_val_V_4_6_reg_1468[6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_6_reg_1468_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(outpix_val_V_4_6_fu_701_p3[7]),
        .Q(outpix_val_V_4_6_reg_1468[7]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[16]),
        .Q(pix_val_V_2_1_fu_164[0]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[17]),
        .Q(pix_val_V_2_1_fu_164[1]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[18]),
        .Q(pix_val_V_2_1_fu_164[2]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[19]),
        .Q(pix_val_V_2_1_fu_164[3]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[20]),
        .Q(pix_val_V_2_1_fu_164[4]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[21]),
        .Q(pix_val_V_2_1_fu_164[5]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[22]),
        .Q(pix_val_V_2_1_fu_164[6]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[23]),
        .Q(pix_val_V_2_1_fu_164[7]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[40]),
        .Q(pix_val_V_5_1_fu_176[0]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[41]),
        .Q(pix_val_V_5_1_fu_176[1]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[42]),
        .Q(pix_val_V_5_1_fu_176[2]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[43]),
        .Q(pix_val_V_5_1_fu_176[3]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[44]),
        .Q(pix_val_V_5_1_fu_176[4]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[45]),
        .Q(pix_val_V_5_1_fu_176[5]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[46]),
        .Q(pix_val_V_5_1_fu_176[6]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(mpix_c_val_V_0_fu_1600),
        .D(out[47]),
        .Q(pix_val_V_5_1_fu_176[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[0]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[0]),
        .O(\pixbuf_c_val_V_0_0_fu_196[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[1]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[1]),
        .O(\pixbuf_c_val_V_0_0_fu_196[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[2]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[2]),
        .O(\pixbuf_c_val_V_0_0_fu_196[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[3]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[3]),
        .O(\pixbuf_c_val_V_0_0_fu_196[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[4]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[4]),
        .O(\pixbuf_c_val_V_0_0_fu_196[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[5]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[5]),
        .O(\pixbuf_c_val_V_0_0_fu_196[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[6]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[6]),
        .O(\pixbuf_c_val_V_0_0_fu_196[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_0_fu_196[7]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_0_reg_1458[7]),
        .O(\pixbuf_c_val_V_0_0_fu_196[7]_i_1_n_3 ));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[0]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[0]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[1]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[1]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[2]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[2]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[3]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[3]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[4]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[4]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[5]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[5]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[6]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[6]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_0_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_0_fu_196[7]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_0_fu_196[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[0]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[0]),
        .O(\pixbuf_c_val_V_0_1_fu_200[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[1]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[1]),
        .O(\pixbuf_c_val_V_0_1_fu_200[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[2]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[2]),
        .O(\pixbuf_c_val_V_0_1_fu_200[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[3]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[3]),
        .O(\pixbuf_c_val_V_0_1_fu_200[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[4]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[4]),
        .O(\pixbuf_c_val_V_0_1_fu_200[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[5]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[5]),
        .O(\pixbuf_c_val_V_0_1_fu_200[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[6]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[6]),
        .O(\pixbuf_c_val_V_0_1_fu_200[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \pixbuf_c_val_V_0_1_fu_200[7]_i_1 
       (.I0(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .I1(zext_ln1063_reg_1401_reg_rep_n_50),
        .I2(pixbuf_c_val_V_1_1_reg_1463[7]),
        .O(\pixbuf_c_val_V_0_1_fu_200[7]_i_1_n_3 ));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[0]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[0]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[1]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[1]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[2]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[2]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[3]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[3]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[4]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[4]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[5]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[5]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[6]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[6]),
        .S(1'b0));
  FDSE \pixbuf_c_val_V_0_1_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_0_1_fu_200[7]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_0_1_fu_200[7]),
        .S(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[0]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[0]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[1]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[2]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[3]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[4]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[5]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[6]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_0_reg_1458_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[7]),
        .Q(pixbuf_c_val_V_1_0_reg_1458[7]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[8]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[0]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[9]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[10]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[11]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[12]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[13]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[14]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_1_1_reg_1463_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_1_q1[15]),
        .Q(pixbuf_c_val_V_1_1_reg_1463[7]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[0]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[0]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[1]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[2]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[3]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[4]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[5]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[6]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_5_reg_1448_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[7]),
        .Q(pixbuf_c_val_V_2_0_5_reg_1448[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[0]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[0]),
        .I1(linebuf_c_val_V_0_d0[8]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[0]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[1]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[1]),
        .I1(linebuf_c_val_V_0_d0[9]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[1]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[2]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[2]),
        .I1(linebuf_c_val_V_0_d0[10]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[2]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[3]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[3]),
        .I1(linebuf_c_val_V_0_d0[11]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[3]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[4]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[4]),
        .I1(linebuf_c_val_V_0_d0[12]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[4]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[5]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[5]),
        .I1(linebuf_c_val_V_0_d0[13]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[5]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[6]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[6]),
        .I1(linebuf_c_val_V_0_d0[14]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[6]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF0F0)) 
    \pixbuf_c_val_V_2_1_1_fu_208[7]_i_1 
       (.I0(pixbuf_c_val_V_2_1_7_reg_1453[7]),
        .I1(linebuf_c_val_V_0_d0[15]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[7]),
        .I3(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(cmp27_i_reg_1348),
        .I5(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .O(\pixbuf_c_val_V_2_1_1_fu_208[7]_i_1_n_3 ));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[0]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[0]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[1]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[2]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[3]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[4]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[5]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[6]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_1_fu_208_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_21),
        .D(\pixbuf_c_val_V_2_1_1_fu_208[7]_i_1_n_3 ),
        .Q(pixbuf_c_val_V_2_1_1_fu_208[7]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[8]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[0]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[9]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[10]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[11]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[12]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[13]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[14]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_7_reg_1453_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_20),
        .D(linebuf_c_val_V_0_q1[15]),
        .Q(pixbuf_c_val_V_2_1_7_reg_1453[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sel_tmp1_reg_1374[0]_i_1 
       (.I0(\cmp205_i_reg_1206_reg[0]_0 ),
        .I1(\empty_68_reg_1342_reg[0]_i_1_n_18 ),
        .O(sel_tmp1_fu_522_p2));
  FDRE \sel_tmp1_reg_1374_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_1370[0]_i_1_n_3 ),
        .D(sel_tmp1_fu_522_p2),
        .Q(sel_tmp1_reg_1374),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sel_tmp3_reg_1328[0]_i_1 
       (.I0(\cmp205_i_reg_1206_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln1060_fu_448_p2),
        .I3(sel_tmp3_reg_1328),
        .O(\sel_tmp3_reg_1328[0]_i_1_n_3 ));
  FDRE \sel_tmp3_reg_1328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel_tmp3_reg_1328[0]_i_1_n_3 ),
        .Q(sel_tmp3_reg_1328),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \sel_tmp4_reg_1382[0]_i_1 
       (.I0(sel_tmp3_reg_1328),
        .I1(\empty_68_reg_1342_reg[0]_i_1_n_18 ),
        .O(sel_tmp4_fu_527_p2));
  FDRE \sel_tmp4_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_1370[0]_i_1_n_3 ),
        .D(sel_tmp4_fu_527_p2),
        .Q(sel_tmp4_reg_1382),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sel_tmp6_reg_1388[0]_i_1 
       (.I0(\cmp205_i_reg_1206_reg[0]_0 ),
        .I1(\empty_68_reg_1342_reg[0]_i_1_n_18 ),
        .O(sel_tmp6_fu_532_p2));
  FDRE \sel_tmp6_reg_1388_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_1370[0]_i_1_n_3 ),
        .D(sel_tmp6_fu_532_p2),
        .Q(sel_tmp6_reg_1388),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select601_i_reg_1360[0]_i_1 
       (.I0(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I1(\y_reg_344_reg_n_3_[0] ),
        .O(spec_select601_i_fu_503_p2));
  FDRE \spec_select601_i_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_1370[0]_i_1_n_3 ),
        .D(spec_select601_i_fu_503_p2),
        .Q(\spec_select601_i_reg_1360_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \tmp_reg_1370[0]_i_1 
       (.I0(\cmp21582_i_reg_1324_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln1060_1_fu_474_p2),
        .I3(\icmp_ln1060_reg_1228_reg_n_3_[0] ),
        .O(\tmp_reg_1370[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_reg_1370[0]_i_10 
       (.I0(\y_reg_344_reg_n_3_[9] ),
        .I1(loopHeight_reg_1223[9]),
        .I2(loopHeight_reg_1223[11]),
        .I3(\y_reg_344_reg_n_3_[11] ),
        .I4(loopHeight_reg_1223[10]),
        .I5(\y_reg_344_reg_n_3_[10] ),
        .O(\tmp_reg_1370[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_reg_1370[0]_i_11 
       (.I0(\y_reg_344_reg_n_3_[0] ),
        .I1(loopHeight_reg_1223[0]),
        .I2(loopHeight_reg_1223[2]),
        .I3(\y_reg_344_reg_n_3_[2] ),
        .I4(loopHeight_reg_1223[1]),
        .I5(\y_reg_344_reg_n_3_[1] ),
        .O(\tmp_reg_1370[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_reg_1370[0]_i_12 
       (.I0(\y_reg_344_reg_n_3_[3] ),
        .I1(loopHeight_reg_1223[3]),
        .I2(loopHeight_reg_1223[5]),
        .I3(\y_reg_344_reg_n_3_[5] ),
        .I4(loopHeight_reg_1223[4]),
        .I5(\y_reg_344_reg_n_3_[4] ),
        .O(\tmp_reg_1370[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9000000000000000)) 
    \tmp_reg_1370[0]_i_3 
       (.I0(\y_reg_344_reg_n_3_[12] ),
        .I1(loopHeight_reg_1223[12]),
        .I2(\tmp_reg_1370[0]_i_9_n_3 ),
        .I3(\tmp_reg_1370[0]_i_10_n_3 ),
        .I4(\tmp_reg_1370[0]_i_11_n_3 ),
        .I5(\tmp_reg_1370[0]_i_12_n_3 ),
        .O(icmp_ln1060_1_fu_474_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_1370[0]_i_4 
       (.I0(\y_reg_344_reg_n_3_[12] ),
        .O(\tmp_reg_1370[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_1370[0]_i_5 
       (.I0(\y_reg_344_reg_n_3_[11] ),
        .O(\tmp_reg_1370[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_1370[0]_i_6 
       (.I0(\y_reg_344_reg_n_3_[10] ),
        .O(\tmp_reg_1370[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_1370[0]_i_7 
       (.I0(\y_reg_344_reg_n_3_[9] ),
        .O(\tmp_reg_1370[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_1370[0]_i_8 
       (.I0(\y_reg_344_reg_n_3_[8] ),
        .O(\tmp_reg_1370[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_reg_1370[0]_i_9 
       (.I0(\y_reg_344_reg_n_3_[6] ),
        .I1(loopHeight_reg_1223[6]),
        .I2(loopHeight_reg_1223[8]),
        .I3(\y_reg_344_reg_n_3_[8] ),
        .I4(loopHeight_reg_1223[7]),
        .I5(\y_reg_344_reg_n_3_[7] ),
        .O(\tmp_reg_1370[0]_i_9_n_3 ));
  FDRE \tmp_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_1370[0]_i_1_n_3 ),
        .D(\tmp_reg_1370_reg[0]_i_2_n_13 ),
        .Q(tmp_reg_1370),
        .R(1'b0));
  CARRY8 \tmp_reg_1370_reg[0]_i_2 
       (.CI(\empty_68_reg_1342_reg[0]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_reg_1370_reg[0]_i_2_CO_UNCONNECTED [7:5],\tmp_reg_1370_reg[0]_i_2_n_6 ,\tmp_reg_1370_reg[0]_i_2_n_7 ,\tmp_reg_1370_reg[0]_i_2_n_8 ,\tmp_reg_1370_reg[0]_i_2_n_9 ,\tmp_reg_1370_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\y_reg_344_reg_n_3_[12] ,\y_reg_344_reg_n_3_[11] ,\y_reg_344_reg_n_3_[10] ,\y_reg_344_reg_n_3_[9] ,\y_reg_344_reg_n_3_[8] }),
        .O({\NLW_tmp_reg_1370_reg[0]_i_2_O_UNCONNECTED [7:6],\tmp_reg_1370_reg[0]_i_2_n_13 ,\NLW_tmp_reg_1370_reg[0]_i_2_O_UNCONNECTED [4:0]}),
        .S({1'b0,1'b0,1'b1,\tmp_reg_1370[0]_i_4_n_3 ,\tmp_reg_1370[0]_i_5_n_3 ,\tmp_reg_1370[0]_i_6_n_3 ,\tmp_reg_1370[0]_i_7_n_3 ,\tmp_reg_1370[0]_i_8_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_355[0]_i_1 
       (.I0(x_reg_355_reg[0]),
        .O(add_ln1063_fu_537_p2[0]));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \x_reg_355[10]_i_1 
       (.I0(linebuf_y_val_V_0_U_n_39),
        .I1(ap_condition_pp0_exit_iter0_state4),
        .I2(\tmp_reg_1370[0]_i_1_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(x_reg_355));
  LUT3 #(
    .INIT(8'h20)) 
    \x_reg_355[10]_i_2 
       (.I0(linebuf_y_val_V_0_U_n_39),
        .I1(ap_condition_pp0_exit_iter0_state4),
        .I2(ap_enable_reg_pp0_iter0),
        .O(x_reg_3550));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_reg_355[10]_i_3 
       (.I0(x_reg_355_reg[8]),
        .I1(x_reg_355_reg[6]),
        .I2(\x_reg_355[10]_i_4_n_3 ),
        .I3(x_reg_355_reg[7]),
        .I4(x_reg_355_reg[9]),
        .I5(x_reg_355_reg[10]),
        .O(add_ln1063_fu_537_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \x_reg_355[10]_i_4 
       (.I0(x_reg_355_reg[5]),
        .I1(x_reg_355_reg[3]),
        .I2(x_reg_355_reg[1]),
        .I3(x_reg_355_reg[0]),
        .I4(x_reg_355_reg[2]),
        .I5(x_reg_355_reg[4]),
        .O(\x_reg_355[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_355[1]_i_1 
       (.I0(x_reg_355_reg[0]),
        .I1(x_reg_355_reg[1]),
        .O(add_ln1063_fu_537_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_reg_355[2]_i_1 
       (.I0(x_reg_355_reg[0]),
        .I1(x_reg_355_reg[1]),
        .I2(x_reg_355_reg[2]),
        .O(add_ln1063_fu_537_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_reg_355[3]_i_1 
       (.I0(x_reg_355_reg[1]),
        .I1(x_reg_355_reg[0]),
        .I2(x_reg_355_reg[2]),
        .I3(x_reg_355_reg[3]),
        .O(add_ln1063_fu_537_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_reg_355[4]_i_1 
       (.I0(x_reg_355_reg[2]),
        .I1(x_reg_355_reg[0]),
        .I2(x_reg_355_reg[1]),
        .I3(x_reg_355_reg[3]),
        .I4(x_reg_355_reg[4]),
        .O(add_ln1063_fu_537_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_reg_355[5]_i_1 
       (.I0(x_reg_355_reg[3]),
        .I1(x_reg_355_reg[1]),
        .I2(x_reg_355_reg[0]),
        .I3(x_reg_355_reg[2]),
        .I4(x_reg_355_reg[4]),
        .I5(x_reg_355_reg[5]),
        .O(add_ln1063_fu_537_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_355[6]_i_1 
       (.I0(\x_reg_355[10]_i_4_n_3 ),
        .I1(x_reg_355_reg[6]),
        .O(add_ln1063_fu_537_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_reg_355[7]_i_1 
       (.I0(\x_reg_355[10]_i_4_n_3 ),
        .I1(x_reg_355_reg[6]),
        .I2(x_reg_355_reg[7]),
        .O(add_ln1063_fu_537_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_reg_355[8]_i_1 
       (.I0(x_reg_355_reg[6]),
        .I1(\x_reg_355[10]_i_4_n_3 ),
        .I2(x_reg_355_reg[7]),
        .I3(x_reg_355_reg[8]),
        .O(add_ln1063_fu_537_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_reg_355[9]_i_1 
       (.I0(x_reg_355_reg[7]),
        .I1(\x_reg_355[10]_i_4_n_3 ),
        .I2(x_reg_355_reg[6]),
        .I3(x_reg_355_reg[8]),
        .I4(x_reg_355_reg[9]),
        .O(add_ln1063_fu_537_p2[9]));
  FDRE \x_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[0]),
        .Q(x_reg_355_reg[0]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[10]),
        .Q(x_reg_355_reg[10]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[1]),
        .Q(x_reg_355_reg[1]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[2]),
        .Q(x_reg_355_reg[2]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[3]),
        .Q(x_reg_355_reg[3]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[4]),
        .Q(x_reg_355_reg[4]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[5]),
        .Q(x_reg_355_reg[5]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[6]),
        .Q(x_reg_355_reg[6]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[7]),
        .Q(x_reg_355_reg[7]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[8]),
        .Q(x_reg_355_reg[8]),
        .R(x_reg_355));
  FDRE \x_reg_355_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_3550),
        .D(add_ln1063_fu_537_p2[9]),
        .Q(x_reg_355_reg[9]),
        .R(x_reg_355));
  LUT3 #(
    .INIT(8'h04)) 
    \y_reg_344[12]_i_1 
       (.I0(icmp_ln1060_fu_448_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state9),
        .O(y_reg_344));
  FDRE \y_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[0]),
        .Q(\y_reg_344_reg_n_3_[0] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[10]),
        .Q(\y_reg_344_reg_n_3_[10] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[11]),
        .Q(\y_reg_344_reg_n_3_[11] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[12]),
        .Q(\y_reg_344_reg_n_3_[12] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[1]),
        .Q(\y_reg_344_reg_n_3_[1] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[2]),
        .Q(\y_reg_344_reg_n_3_[2] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[3]),
        .Q(\y_reg_344_reg_n_3_[3] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[4]),
        .Q(\y_reg_344_reg_n_3_[4] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[5]),
        .Q(\y_reg_344_reg_n_3_[5] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[6]),
        .Q(\y_reg_344_reg_n_3_[6] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[7]),
        .Q(\y_reg_344_reg_n_3_[7] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[8]),
        .Q(\y_reg_344_reg_n_3_[8] ),
        .R(y_reg_344));
  FDRE \y_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1060_reg_1333[9]),
        .Q(\y_reg_344_reg_n_3_[9] ),
        .R(y_reg_344));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln1019_reg_1213[0]_i_1 
       (.I0(icmp_ln1044_reg_1194),
        .I1(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .O(yOffset_fu_423_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln1019_reg_1213[1]_i_1 
       (.I0(\icmp_ln1048_reg_1200_reg[0]_0 ),
        .I1(icmp_ln1044_reg_1194),
        .O(yOffset_fu_423_p3[1]));
  FDRE \zext_ln1019_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(yOffset_fu_423_p3[0]),
        .Q(zext_ln1019_reg_1213_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1019_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(yOffset_fu_423_p3[1]),
        .Q(zext_ln1019_reg_1213_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[0]),
        .Q(zext_ln1058_reg_1218[0]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[10]),
        .Q(zext_ln1058_reg_1218[10]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[11]),
        .Q(zext_ln1058_reg_1218[11]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[1]),
        .Q(zext_ln1058_reg_1218[1]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[2]),
        .Q(zext_ln1058_reg_1218[2]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[3]),
        .Q(zext_ln1058_reg_1218[3]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[4]),
        .Q(zext_ln1058_reg_1218[4]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[5]),
        .Q(zext_ln1058_reg_1218[5]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[6]),
        .Q(zext_ln1058_reg_1218[6]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[7]),
        .Q(zext_ln1058_reg_1218[7]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[8]),
        .Q(zext_ln1058_reg_1218[8]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_1218_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_read_reg_1183[9]),
        .Q(zext_ln1058_reg_1218[9]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[0]),
        .Q(zext_ln1063_reg_1401_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[10]),
        .Q(zext_ln1063_reg_1401_reg[10]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[1]),
        .Q(zext_ln1063_reg_1401_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[2]),
        .Q(zext_ln1063_reg_1401_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[3]),
        .Q(zext_ln1063_reg_1401_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[4]),
        .Q(zext_ln1063_reg_1401_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[5]),
        .Q(zext_ln1063_reg_1401_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[6]),
        .Q(zext_ln1063_reg_1401_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[7]),
        .Q(zext_ln1063_reg_1401_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[8]),
        .Q(zext_ln1063_reg_1401_reg[8]),
        .R(1'b0));
  FDRE \zext_ln1063_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_U_n_39),
        .D(x_reg_355_reg[9]),
        .Q(zext_ln1063_reg_1401_reg[9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "zext_ln1063_reg_1401" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    zext_ln1063_reg_1401_reg_rep
       (.ADDRARDADDR({x_reg_355_reg,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_zext_ln1063_reg_1401_reg_rep_DOUTADOUT_UNCONNECTED[15:1],zext_ln1063_reg_1401_reg_rep_n_50}),
        .DOUTBDOUT(NLW_zext_ln1063_reg_1401_reg_rep_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_zext_ln1063_reg_1401_reg_rep_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_zext_ln1063_reg_1401_reg_rep_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(linebuf_y_val_V_0_U_n_39),
        .ENBWREN(1'b0),
        .REGCEAREGCE(p_29_in),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1000101000000000)) 
    zext_ln1063_reg_1401_reg_rep_i_1
       (.I0(zext_ln1063_reg_1401_reg_rep_i_2_n_3),
        .I1(linebuf_y_val_V_0_U_n_40),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(SrcYUV_empty_n),
        .I4(\cmp27_i_reg_1348_reg[0]_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(p_29_in));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    zext_ln1063_reg_1401_reg_rep_i_2
       (.I0(icmp_ln1044_reg_1194),
        .I1(tmp_reg_1370),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(SrcYUV422_full_n),
        .O(zext_ln1063_reg_1401_reg_rep_i_2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    zext_ln1063_reg_1401_reg_rep_i_3
       (.I0(cmp27_i_reg_1348),
        .I1(\icmp_ln1063_reg_1407_reg_n_3_[0] ),
        .O(\cmp27_i_reg_1348_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0
   (DOUTBDOUT,
    D,
    ram_reg_bram_0,
    ap_clk,
    linebuf_c_val_V_0_ce1,
    Q,
    ram_reg_bram_0_0,
    linebuf_c_val_V_0_d0,
    ram_reg_bram_0_1,
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ,
    cmp27_i_reg_1348,
    ram_reg_bram_0_2,
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 );
  output [15:0]DOUTBDOUT;
  output [7:0]D;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input linebuf_c_val_V_0_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_0;
  input [15:0]linebuf_c_val_V_0_d0;
  input ram_reg_bram_0_1;
  input \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ;
  input cmp27_i_reg_1348;
  input ram_reg_bram_0_2;
  input \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ;

  wire [7:0]D;
  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ;
  wire cmp27_i_reg_1348;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire [7:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94 bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.D(D),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] (\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 (\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .cmp27_i_reg_1348(cmp27_i_reg_1348),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91
   (DOUTBDOUT,
    linebuf_c_val_V_0_ce1,
    D,
    ram_reg_bram_0,
    ap_clk,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ap_enable_reg_pp0_iter0,
    \outpix_val_V_4_6_reg_1468_reg[7] ,
    \outpix_val_V_4_6_reg_1468_reg[7]_0 ,
    ram_reg_bram_0_3,
    cmp76_i_reg_1352,
    linebuf_c_val_V_0_d0,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    cmp27_i_reg_1348);
  output [15:0]DOUTBDOUT;
  output linebuf_c_val_V_0_ce1;
  output [7:0]D;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ap_enable_reg_pp0_iter0;
  input [15:0]\outpix_val_V_4_6_reg_1468_reg[7] ;
  input \outpix_val_V_4_6_reg_1468_reg[7]_0 ;
  input [7:0]ram_reg_bram_0_3;
  input cmp76_i_reg_1352;
  input [15:0]linebuf_c_val_V_0_d0;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input cmp27_i_reg_1348;

  wire [7:0]D;
  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire cmp27_i_reg_1348;
  wire cmp76_i_reg_1352;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire [15:0]\outpix_val_V_4_6_reg_1468_reg[7] ;
  wire \outpix_val_V_4_6_reg_1468_reg[7]_0 ;
  wire [7:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93 bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.D(D),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .cmp27_i_reg_1348(cmp27_i_reg_1348),
        .cmp76_i_reg_1352(cmp76_i_reg_1352),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .\outpix_val_V_4_6_reg_1468_reg[7] (\outpix_val_V_4_6_reg_1468_reg[7] ),
        .\outpix_val_V_4_6_reg_1468_reg[7]_0 (\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92
   (DOUTBDOUT,
    \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ,
    E,
    internal_full_n_reg,
    ap_block_pp0_stage0_110011,
    ram_reg_bram_0,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln1044_reg_1194_reg[0] ,
    ap_clk,
    linebuf_c_val_V_0_ce1,
    Q,
    ram_reg_bram_0_0,
    DINADIN,
    ram_reg_bram_0_1,
    SrcYUV_empty_n,
    cmp27_i_reg_1348,
    ram_reg_bram_0_2,
    cmp76_i_reg_1352,
    \icmp_ln1063_reg_1407_reg[0] ,
    ram_reg_bram_0_3,
    SrcYUV422_full_n,
    ram_reg_bram_0_4,
    ap_enable_reg_pp0_iter2,
    tmp_reg_1370,
    icmp_ln1044_reg_1194);
  output [15:0]DOUTBDOUT;
  output \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ;
  output [0:0]E;
  output internal_full_n_reg;
  output ap_block_pp0_stage0_110011;
  output [15:0]ram_reg_bram_0;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln1044_reg_1194_reg[0] ;
  input ap_clk;
  input linebuf_c_val_V_0_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_0;
  input [15:0]DINADIN;
  input ram_reg_bram_0_1;
  input SrcYUV_empty_n;
  input cmp27_i_reg_1348;
  input ram_reg_bram_0_2;
  input cmp76_i_reg_1352;
  input [0:0]\icmp_ln1063_reg_1407_reg[0] ;
  input ram_reg_bram_0_3;
  input SrcYUV422_full_n;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp0_iter2;
  input tmp_reg_1370;
  input icmp_ln1044_reg_1194;

  wire [15:0]DINADIN;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire SrcYUV422_full_n;
  wire SrcYUV_empty_n;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_110011;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire cmp27_i_reg_1348;
  wire cmp76_i_reg_1352;
  wire icmp_ln1044_reg_1194;
  wire \icmp_ln1044_reg_1194_reg[0] ;
  wire \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln1063_reg_1407_reg[0] ;
  wire internal_full_n_reg;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire tmp_reg_1370;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .Q(Q),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(internal_full_n_reg),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_110011(ap_block_pp0_stage0_110011),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .cmp27_i_reg_1348(cmp27_i_reg_1348),
        .cmp76_i_reg_1352(cmp76_i_reg_1352),
        .icmp_ln1044_reg_1194(icmp_ln1044_reg_1194),
        .\icmp_ln1044_reg_1194_reg[0] (\icmp_ln1044_reg_1194_reg[0] ),
        .\icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] (\icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ),
        .\icmp_ln1063_reg_1407_reg[0] (\icmp_ln1063_reg_1407_reg[0] ),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .tmp_reg_1370(tmp_reg_1370));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
   (DOUTBDOUT,
    \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ,
    E,
    WEA,
    ap_block_pp0_stage0_110011,
    ram_reg_bram_0_0,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln1044_reg_1194_reg[0] ,
    ap_clk,
    linebuf_c_val_V_0_ce1,
    Q,
    ram_reg_bram_0_1,
    DINADIN,
    ram_reg_bram_0_2,
    SrcYUV_empty_n,
    cmp27_i_reg_1348,
    ram_reg_bram_0_3,
    cmp76_i_reg_1352,
    \icmp_ln1063_reg_1407_reg[0] ,
    ram_reg_bram_0_4,
    SrcYUV422_full_n,
    ram_reg_bram_0_5,
    ap_enable_reg_pp0_iter2,
    tmp_reg_1370,
    icmp_ln1044_reg_1194);
  output [15:0]DOUTBDOUT;
  output \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ;
  output [0:0]E;
  output [0:0]WEA;
  output ap_block_pp0_stage0_110011;
  output [15:0]ram_reg_bram_0_0;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln1044_reg_1194_reg[0] ;
  input ap_clk;
  input linebuf_c_val_V_0_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_1;
  input [15:0]DINADIN;
  input ram_reg_bram_0_2;
  input SrcYUV_empty_n;
  input cmp27_i_reg_1348;
  input ram_reg_bram_0_3;
  input cmp76_i_reg_1352;
  input [0:0]\icmp_ln1063_reg_1407_reg[0] ;
  input ram_reg_bram_0_4;
  input SrcYUV422_full_n;
  input ram_reg_bram_0_5;
  input ap_enable_reg_pp0_iter2;
  input tmp_reg_1370;
  input icmp_ln1044_reg_1194;

  wire [15:0]DINADIN;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire SrcYUV422_full_n;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_110011;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire cmp27_i_reg_1348;
  wire cmp76_i_reg_1352;
  wire icmp_ln1044_reg_1194;
  wire \icmp_ln1044_reg_1194_reg[0] ;
  wire \icmp_ln1063_reg_1407[0]_i_4_n_3 ;
  wire \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln1063_reg_1407_reg[0] ;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire tmp_reg_1370;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0202020200020202)) 
    \icmp_ln1063_reg_1407[0]_i_1 
       (.I0(\icmp_ln1063_reg_1407_reg[0] ),
        .I1(ap_block_pp0_stage0_110011),
        .I2(\icmp_ln1044_reg_1194_reg[0] ),
        .I3(\icmp_ln1063_reg_1407[0]_i_4_n_3 ),
        .I4(ram_reg_bram_0_4),
        .I5(SrcYUV422_full_n),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \icmp_ln1063_reg_1407[0]_i_3 
       (.I0(icmp_ln1044_reg_1194),
        .I1(tmp_reg_1370),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(SrcYUV422_full_n),
        .O(\icmp_ln1044_reg_1194_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1063_reg_1407[0]_i_4 
       (.I0(icmp_ln1044_reg_1194),
        .I1(tmp_reg_1370),
        .O(\icmp_ln1063_reg_1407[0]_i_4_n_3 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_y_val_V_0_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ),
        .ENBWREN(linebuf_c_val_V_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__0
       (.I0(DOUTBDOUT[6]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[6]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__0
       (.I0(DOUTBDOUT[5]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[5]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__0
       (.I0(DOUTBDOUT[4]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[4]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__0
       (.I0(DOUTBDOUT[3]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[3]),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__0
       (.I0(DOUTBDOUT[2]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[2]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__0
       (.I0(DOUTBDOUT[1]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[1]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__0
       (.I0(DOUTBDOUT[0]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[0]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__0
       (.I0(DOUTBDOUT[15]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[15]),
        .O(ram_reg_bram_0_0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__6
       (.I0(WEA),
        .I1(ram_reg_bram_0_5),
        .O(\icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__1
       (.I0(DOUTBDOUT[14]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[14]),
        .O(ram_reg_bram_0_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(DOUTBDOUT[13]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[13]),
        .O(ram_reg_bram_0_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__6
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ram_reg_bram_0_3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__0
       (.I0(DOUTBDOUT[12]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[12]),
        .O(ram_reg_bram_0_0[12]));
  LUT6 #(
    .INIT(64'h5040504050405050)) 
    ram_reg_bram_0_i_4__7
       (.I0(ap_block_pp0_stage0_110011),
        .I1(SrcYUV422_full_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(tmp_reg_1370),
        .I4(icmp_ln1044_reg_1194),
        .I5(ram_reg_bram_0_4),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_2),
        .I1(SrcYUV_empty_n),
        .I2(cmp27_i_reg_1348),
        .I3(ram_reg_bram_0_3),
        .O(ap_block_pp0_stage0_110011));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__1
       (.I0(DOUTBDOUT[11]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[11]),
        .O(ram_reg_bram_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__0
       (.I0(DOUTBDOUT[10]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[10]),
        .O(ram_reg_bram_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__0
       (.I0(DOUTBDOUT[9]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[9]),
        .O(ram_reg_bram_0_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__0
       (.I0(DOUTBDOUT[8]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[8]),
        .O(ram_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__0
       (.I0(DOUTBDOUT[7]),
        .I1(cmp76_i_reg_1352),
        .I2(DINADIN[7]),
        .O(ram_reg_bram_0_0[7]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93
   (DOUTBDOUT,
    linebuf_c_val_V_0_ce1,
    D,
    ram_reg_bram_0_0,
    ap_clk,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_enable_reg_pp0_iter0,
    \outpix_val_V_4_6_reg_1468_reg[7] ,
    \outpix_val_V_4_6_reg_1468_reg[7]_0 ,
    ram_reg_bram_0_4,
    cmp76_i_reg_1352,
    linebuf_c_val_V_0_d0,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    cmp27_i_reg_1348);
  output [15:0]DOUTBDOUT;
  output linebuf_c_val_V_0_ce1;
  output [7:0]D;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ap_enable_reg_pp0_iter0;
  input [15:0]\outpix_val_V_4_6_reg_1468_reg[7] ;
  input \outpix_val_V_4_6_reg_1468_reg[7]_0 ;
  input [7:0]ram_reg_bram_0_4;
  input cmp76_i_reg_1352;
  input [15:0]linebuf_c_val_V_0_d0;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input cmp27_i_reg_1348;

  wire [7:0]D;
  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire cmp27_i_reg_1348;
  wire cmp76_i_reg_1352;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire [15:0]linebuf_c_val_V_1_d0;
  wire [15:0]\outpix_val_V_4_6_reg_1468_reg[7] ;
  wire \outpix_val_V_4_6_reg_1468_reg[7]_0 ;
  wire [7:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_i_18__4_n_3;
  wire ram_reg_bram_0_i_1__5_n_3;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [0]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [1]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [2]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [3]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [4]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [5]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [6]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_6_reg_1477[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [7]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[0]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [8]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[1]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [9]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[2]_i_1 
       (.I0(DOUTBDOUT[10]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [10]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[3]_i_1 
       (.I0(DOUTBDOUT[11]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [11]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[4]_i_1 
       (.I0(DOUTBDOUT[12]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [12]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[5]_i_1 
       (.I0(DOUTBDOUT[13]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [13]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[6]_i_1 
       (.I0(DOUTBDOUT[14]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [14]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_4_6_reg_1468[7]_i_1 
       (.I0(DOUTBDOUT[15]),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7] [15]),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_1_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_c_val_V_1_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__5_n_3),
        .ENBWREN(linebuf_c_val_V_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_2,ram_reg_bram_0_2,ram_reg_bram_0_2,ram_reg_bram_0_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_4[7]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[7]),
        .I3(ram_reg_bram_0_5[7]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_4[6]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[6]),
        .I3(ram_reg_bram_0_5[6]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_4[5]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[5]),
        .I3(ram_reg_bram_0_5[5]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_4[4]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[4]),
        .I3(ram_reg_bram_0_5[4]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_4[3]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[3]),
        .I3(ram_reg_bram_0_5[3]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[3]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_4[2]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[2]),
        .I3(ram_reg_bram_0_5[2]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[2]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_4[1]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[1]),
        .I3(ram_reg_bram_0_5[1]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[1]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_4[0]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[0]),
        .I3(ram_reg_bram_0_5[0]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_bram_0_i_18__4
       (.I0(ram_reg_bram_0_8),
        .I1(cmp27_i_reg_1348),
        .I2(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_i_18__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__5
       (.I0(ram_reg_bram_0_2),
        .I1(\outpix_val_V_4_6_reg_1468_reg[7]_0 ),
        .O(ram_reg_bram_0_i_1__5_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_3),
        .I1(ap_enable_reg_pp0_iter0),
        .O(linebuf_c_val_V_0_ce1));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0_6[7]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[15]),
        .I3(ram_reg_bram_0_7[7]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[15]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_6[6]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[14]),
        .I3(ram_reg_bram_0_7[6]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[14]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_6[5]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[13]),
        .I3(ram_reg_bram_0_7[5]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[13]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_6[4]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[12]),
        .I3(ram_reg_bram_0_7[4]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[12]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_6[3]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[11]),
        .I3(ram_reg_bram_0_7[3]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[11]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_6[2]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[10]),
        .I3(ram_reg_bram_0_7[2]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[10]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_6[1]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[9]),
        .I3(ram_reg_bram_0_7[1]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[9]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_6[0]),
        .I1(cmp76_i_reg_1352),
        .I2(linebuf_c_val_V_0_d0[8]),
        .I3(ram_reg_bram_0_7[0]),
        .I4(ram_reg_bram_0_i_18__4_n_3),
        .O(linebuf_c_val_V_1_d0[8]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94
   (DOUTBDOUT,
    D,
    ram_reg_bram_0_0,
    ap_clk,
    linebuf_c_val_V_0_ce1,
    Q,
    ram_reg_bram_0_1,
    linebuf_c_val_V_0_d0,
    ram_reg_bram_0_2,
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ,
    cmp27_i_reg_1348,
    ram_reg_bram_0_3,
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 );
  output [15:0]DOUTBDOUT;
  output [7:0]D;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input linebuf_c_val_V_0_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_1;
  input [15:0]linebuf_c_val_V_0_d0;
  input ram_reg_bram_0_2;
  input \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ;
  input cmp27_i_reg_1348;
  input ram_reg_bram_0_3;
  input \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ;

  wire [7:0]D;
  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ;
  wire cmp27_i_reg_1348;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire linebuf_c_val_V_0_we0;
  wire [7:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(ram_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[0]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[1]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[2]_i_1 
       (.I0(DOUTBDOUT[10]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[3]_i_1 
       (.I0(DOUTBDOUT[11]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[4]_i_1 
       (.I0(DOUTBDOUT[12]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[5]_i_1 
       (.I0(DOUTBDOUT[13]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[6]_i_1 
       (.I0(DOUTBDOUT[14]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[7]_i_1 
       (.I0(DOUTBDOUT[15]),
        .I1(cmp27_i_reg_1348),
        .I2(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0 ),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_0_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_c_val_V_0_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_c_val_V_0_we0),
        .ENBWREN(linebuf_c_val_V_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_2,ram_reg_bram_0_2,ram_reg_bram_0_2,ram_reg_bram_0_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0_2),
        .I1(\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7] ),
        .I2(cmp27_i_reg_1348),
        .I3(ram_reg_bram_0_3),
        .O(linebuf_c_val_V_0_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1
   (D,
    \sel_tmp6_reg_1388_reg[0] ,
    ap_clk,
    ram_reg_bram_0,
    Q,
    ram_reg_bram_0_0,
    sel_tmp6_reg_1388,
    empty_68_reg_1342,
    \outpix_val_V_0_2_reg_1496_reg[7] ,
    sel_tmp1_reg_1374,
    \outpix_val_V_3_2_reg_1506_reg[7] );
  output [7:0]D;
  output [7:0]\sel_tmp6_reg_1388_reg[0] ;
  input ap_clk;
  input ram_reg_bram_0;
  input [10:0]Q;
  input [15:0]ram_reg_bram_0_0;
  input sel_tmp6_reg_1388;
  input empty_68_reg_1342;
  input [7:0]\outpix_val_V_0_2_reg_1496_reg[7] ;
  input sel_tmp1_reg_1374;
  input [7:0]\outpix_val_V_3_2_reg_1506_reg[7] ;

  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire empty_68_reg_1342;
  wire [7:0]\outpix_val_V_0_2_reg_1496_reg[7] ;
  wire [7:0]\outpix_val_V_3_2_reg_1506_reg[7] ;
  wire ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire sel_tmp1_reg_1374;
  wire sel_tmp6_reg_1388;
  wire [7:0]\sel_tmp6_reg_1388_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .empty_68_reg_1342(empty_68_reg_1342),
        .\outpix_val_V_0_2_reg_1496_reg[7] (\outpix_val_V_0_2_reg_1496_reg[7] ),
        .\outpix_val_V_3_2_reg_1506_reg[7] (\outpix_val_V_3_2_reg_1506_reg[7] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .sel_tmp1_reg_1374(sel_tmp1_reg_1374),
        .sel_tmp6_reg_1388(sel_tmp6_reg_1388),
        .\sel_tmp6_reg_1388_reg[0] (\sel_tmp6_reg_1388_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram
   (D,
    \sel_tmp6_reg_1388_reg[0] ,
    ap_clk,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_0_1,
    sel_tmp6_reg_1388,
    empty_68_reg_1342,
    \outpix_val_V_0_2_reg_1496_reg[7] ,
    sel_tmp1_reg_1374,
    \outpix_val_V_3_2_reg_1506_reg[7] );
  output [7:0]D;
  output [7:0]\sel_tmp6_reg_1388_reg[0] ;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [10:0]Q;
  input [15:0]ram_reg_bram_0_1;
  input sel_tmp6_reg_1388;
  input empty_68_reg_1342;
  input [7:0]\outpix_val_V_0_2_reg_1496_reg[7] ;
  input sel_tmp1_reg_1374;
  input [7:0]\outpix_val_V_3_2_reg_1506_reg[7] ;

  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire empty_68_reg_1342;
  wire [15:0]linebuf_y_val_V_1_q0;
  wire [7:0]\outpix_val_V_0_2_reg_1496_reg[7] ;
  wire [7:0]\outpix_val_V_3_2_reg_1506_reg[7] ;
  wire ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire sel_tmp1_reg_1374;
  wire sel_tmp6_reg_1388;
  wire [7:0]\sel_tmp6_reg_1388_reg[0] ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[0]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [0]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[1]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [1]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[2]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [2]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[3]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [3]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[4]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [4]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[5]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [5]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[6]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [6]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_0_2_reg_1496[7]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_0_2_reg_1496_reg[7] [7]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[0]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [0]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[8]),
        .O(\sel_tmp6_reg_1388_reg[0] [0]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[1]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [1]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[9]),
        .O(\sel_tmp6_reg_1388_reg[0] [1]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[2]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [2]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[10]),
        .O(\sel_tmp6_reg_1388_reg[0] [2]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[3]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [3]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[11]),
        .O(\sel_tmp6_reg_1388_reg[0] [3]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[4]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [4]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[12]),
        .O(\sel_tmp6_reg_1388_reg[0] [4]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[5]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [5]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[13]),
        .O(\sel_tmp6_reg_1388_reg[0] [5]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[6]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [6]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[14]),
        .O(\sel_tmp6_reg_1388_reg[0] [6]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \outpix_val_V_3_2_reg_1506[7]_i_1 
       (.I0(sel_tmp6_reg_1388),
        .I1(empty_68_reg_1342),
        .I2(\outpix_val_V_3_2_reg_1506_reg[7] [7]),
        .I3(sel_tmp1_reg_1374),
        .I4(linebuf_y_val_V_1_q0[15]),
        .O(\sel_tmp6_reg_1388_reg[0] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_y_val_V_1_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:16],linebuf_y_val_V_1_q0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vscaler
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [11:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [11:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [47:0]s_axis_video_TDATA;
  input [5:0]s_axis_video_TKEEP;
  input [5:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [47:0]m_axis_video_TDATA;
  output [5:0]m_axis_video_TKEEP;
  output [5:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [47:0]AXIvideo2MultiPixStream_U0_SrcYUV_din;
  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [0:0]Block_split4_proc_U0_ColorMode_vcr_out_din;
  wire Block_split4_proc_U0_ap_ready;
  wire Block_split4_proc_U0_n_11;
  wire Block_split4_proc_U0_n_12;
  wire Block_split4_proc_U0_n_13;
  wire Block_split4_proc_U0_n_5;
  wire Block_split4_proc_U0_n_6;
  wire Block_split4_proc_U0_n_7;
  wire Block_split4_proc_U0_n_8;
  wire Block_split4_proc_U0_n_9;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_25;
  wire CTRL_s_axi_U_n_26;
  wire CTRL_s_axi_U_n_27;
  wire CTRL_s_axi_U_n_28;
  wire CTRL_s_axi_U_n_29;
  wire CTRL_s_axi_U_n_3;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_32;
  wire CTRL_s_axi_U_n_33;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_4;
  wire CTRL_s_axi_U_n_40;
  wire CTRL_s_axi_U_n_41;
  wire CTRL_s_axi_U_n_42;
  wire CTRL_s_axi_U_n_43;
  wire CTRL_s_axi_U_n_44;
  wire CTRL_s_axi_U_n_45;
  wire CTRL_s_axi_U_n_46;
  wire CTRL_s_axi_U_n_47;
  wire CTRL_s_axi_U_n_48;
  wire CTRL_s_axi_U_n_49;
  wire CTRL_s_axi_U_n_5;
  wire CTRL_s_axi_U_n_50;
  wire CTRL_s_axi_U_n_51;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_54;
  wire CTRL_s_axi_U_n_55;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_68;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_73;
  wire CTRL_s_axi_U_n_74;
  wire CTRL_s_axi_U_n_75;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_9;
  wire [7:0]ColorMode;
  wire [7:0]ColorMode_vcr_c19_dout;
  wire ColorMode_vcr_c19_empty_n;
  wire ColorMode_vcr_c19_full_n;
  wire ColorMode_vcr_c_U_n_4;
  wire [7:0]ColorMode_vcr_c_dout;
  wire ColorMode_vcr_c_full_n;
  wire [11:0]HeightIn;
  wire [11:0]HeightOut;
  wire HwReg_ColorMode_c16_U_n_5;
  wire HwReg_ColorMode_c16_U_n_6;
  wire HwReg_ColorMode_c16_empty_n;
  wire HwReg_ColorMode_c16_full_n;
  wire [7:0]HwReg_ColorMode_c_dout;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_ColorMode_c_full_n;
  wire [11:0]HwReg_HeightIn_c14_dout;
  wire HwReg_HeightIn_c14_empty_n;
  wire HwReg_HeightIn_c14_full_n;
  wire [11:0]HwReg_HeightIn_c17_dout;
  wire HwReg_HeightIn_c17_empty_n;
  wire HwReg_HeightIn_c17_full_n;
  wire [11:0]HwReg_HeightIn_c_dout;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire [11:0]HwReg_HeightOut_c21_dout;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_HeightOut_c21_full_n;
  wire [11:0]HwReg_HeightOut_c_dout;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_c_U_n_4;
  wire [31:0]HwReg_LineRate_c_dout;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c15_U_n_4;
  wire HwReg_Width_c15_U_n_5;
  wire [11:0]HwReg_Width_c15_dout;
  wire HwReg_Width_c15_empty_n;
  wire HwReg_Width_c18_U_n_5;
  wire HwReg_Width_c18_U_n_6;
  wire [11:1]HwReg_Width_c18_dout;
  wire HwReg_Width_c18_empty_n;
  wire HwReg_Width_c18_full_n;
  wire [11:1]HwReg_Width_c20_dout;
  wire HwReg_Width_c20_empty_n;
  wire HwReg_Width_c20_full_n;
  wire [11:0]HwReg_Width_c_dout;
  wire HwReg_Width_c_empty_n;
  wire HwReg_Width_c_full_n;
  wire [31:0]LineRate;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_10;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_3;
  wire [47:0]OutYUV_dout;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire [8:0]\SRL_SIG_reg[0]_1 ;
  wire [8:0]\SRL_SIG_reg[1]_2 ;
  wire [47:0]SrcYUV422_dout;
  wire SrcYUV422_empty_n;
  wire SrcYUV422_full_n;
  wire [47:0]SrcYUV_dout;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire [11:0]Width;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_11;
  wire ap_CS_fsm_state1_5;
  wire ap_CS_fsm_state1_8;
  wire [1:1]ap_NS_fsm;
  wire ap_NS_fsm30_out;
  wire [1:1]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_condition_257;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_split4_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3;
  wire ap_sync_vscale_core_polyphase_U0_ap_ready;
  wire icmp_ln1044_fu_394_p2;
  wire int_vfltCoeff_ce1;
  wire internal_full_n;
  wire internal_full_n_6;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_10;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_4;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_29_in;
  wire p_40_in;
  wire ram_reg_0_63_0_0_i_10_n_3;
  wire ram_reg_0_63_0_0_i_11_n_3;
  wire ram_reg_0_63_0_0_i_9_n_3;
  wire ram_reg_0_63_10_10_i_2_n_3;
  wire ram_reg_0_63_10_10_i_3_n_3;
  wire ram_reg_0_63_11_11_i_2_n_3;
  wire ram_reg_0_63_11_11_i_3_n_3;
  wire ram_reg_0_63_12_12_i_2_n_3;
  wire ram_reg_0_63_12_12_i_3_n_3;
  wire ram_reg_0_63_13_13_i_2_n_3;
  wire ram_reg_0_63_13_13_i_3_n_3;
  wire ram_reg_0_63_14_14_i_2_n_3;
  wire ram_reg_0_63_14_14_i_3_n_3;
  wire ram_reg_0_63_15_15_i_2_n_3;
  wire ram_reg_0_63_15_15_i_3_n_3;
  wire ram_reg_0_63_1_1_i_2_n_3;
  wire ram_reg_0_63_1_1_i_3_n_3;
  wire ram_reg_0_63_2_2_i_2_n_3;
  wire ram_reg_0_63_2_2_i_3_n_3;
  wire ram_reg_0_63_3_3_i_2_n_3;
  wire ram_reg_0_63_3_3_i_3_n_3;
  wire ram_reg_0_63_4_4_i_2_n_3;
  wire ram_reg_0_63_4_4_i_3_n_3;
  wire ram_reg_0_63_5_5_i_2_n_3;
  wire ram_reg_0_63_5_5_i_3_n_3;
  wire ram_reg_0_63_6_6_i_2_n_3;
  wire ram_reg_0_63_6_6_i_3_n_3;
  wire ram_reg_0_63_7_7_i_2_n_3;
  wire ram_reg_0_63_7_7_i_3_n_3;
  wire ram_reg_0_63_8_8_i_2_n_3;
  wire ram_reg_0_63_8_8_i_3_n_3;
  wire ram_reg_0_63_9_9_i_2_n_3;
  wire ram_reg_0_63_9_9_i_3_n_3;
  wire \rdata_reg[0]_i_3_n_3 ;
  wire \rdata_reg[10]_i_3_n_3 ;
  wire \rdata_reg[11]_i_3_n_3 ;
  wire \rdata_reg[12]_i_3_n_3 ;
  wire \rdata_reg[13]_i_3_n_3 ;
  wire \rdata_reg[14]_i_3_n_3 ;
  wire \rdata_reg[15]_i_4_n_3 ;
  wire \rdata_reg[16]_i_2_n_3 ;
  wire \rdata_reg[17]_i_2_n_3 ;
  wire \rdata_reg[18]_i_2_n_3 ;
  wire \rdata_reg[19]_i_2_n_3 ;
  wire \rdata_reg[1]_i_4_n_3 ;
  wire \rdata_reg[20]_i_2_n_3 ;
  wire \rdata_reg[21]_i_2_n_3 ;
  wire \rdata_reg[22]_i_2_n_3 ;
  wire \rdata_reg[23]_i_2_n_3 ;
  wire \rdata_reg[24]_i_2_n_3 ;
  wire \rdata_reg[25]_i_2_n_3 ;
  wire \rdata_reg[26]_i_2_n_3 ;
  wire \rdata_reg[27]_i_2_n_3 ;
  wire \rdata_reg[28]_i_2_n_3 ;
  wire \rdata_reg[29]_i_2_n_3 ;
  wire \rdata_reg[2]_i_3_n_3 ;
  wire \rdata_reg[30]_i_2_n_3 ;
  wire \rdata_reg[31]_i_5_n_3 ;
  wire \rdata_reg[31]_i_6_n_3 ;
  wire \rdata_reg[3]_i_3_n_3 ;
  wire \rdata_reg[4]_i_3_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[6]_i_3_n_3 ;
  wire \rdata_reg[7]_i_4_n_3 ;
  wire \rdata_reg[8]_i_3_n_3 ;
  wire \rdata_reg[9]_i_3_n_3 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_7;
  wire shiftReg_ce_9;
  wire start_for_AXIvideo2MultiPixStream_U0_U_n_5;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_5;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_12;
  wire v_vcresampler_core_U0_ap_ready;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_n_5;
  wire v_vcresampler_core_U0_n_59;
  wire v_vcresampler_core_U0_n_6;
  wire v_vcresampler_core_U0_n_61;
  wire v_vcresampler_core_U0_n_62;
  wire v_vcresampler_core_U0_n_63;
  wire v_vcresampler_core_U0_n_9;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire [47:0]v_vcresampler_core_U0_outImg_din;
  wire v_vcresampler_core_U0_srcImg_read;
  wire [15:0]vfltCoeff_q0;
  wire [47:0]vscale_core_polyphase_U0_OutYUV_din;
  wire vscale_core_polyphase_U0_n_14;
  wire vscale_core_polyphase_U0_n_17;
  wire vscale_core_polyphase_U0_n_18;
  wire vscale_core_polyphase_U0_n_21;
  wire vscale_core_polyphase_U0_n_24;
  wire vscale_core_polyphase_U0_n_4;
  wire vscale_core_polyphase_U0_n_6;
  wire [8:1]vscale_core_polyphase_U0_vfltCoeff_address0;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_SrcYUV_write(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .\ColorMode_read_reg_656_reg[7]_0 (HwReg_ColorMode_c_dout),
        .D(HwReg_HeightIn_c_dout),
        .Q(ap_CS_fsm_state1),
        .SS(ap_rst_n_inv),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[5]_0 (AXIvideo2MultiPixStream_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[11] (HwReg_Width_c_dout[11:1]),
        .in(AXIvideo2MultiPixStream_U0_SrcYUV_din),
        .mOutPtr110_out(mOutPtr110_out),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .v_vcresampler_core_U0_srcImg_read(v_vcresampler_core_U0_srcImg_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_Block_split4_proc Block_split4_proc_U0
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .HwReg_ColorMode_c_full_n(HwReg_ColorMode_c_full_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_LineRate_c_full_n(HwReg_LineRate_c_full_n),
        .HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .Q(ColorMode),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (Block_split4_proc_U0_n_13),
        .\ap_CS_fsm_reg[0]_1 (CTRL_s_axi_U_n_69),
        .ap_NS_fsm30_out(ap_NS_fsm30_out),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_Block_split4_proc_U0_ap_ready(ap_sync_Block_split4_proc_U0_ap_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .in(Block_split4_proc_U0_ColorMode_vcr_out_din),
        .internal_full_n_reg(Block_split4_proc_U0_n_5),
        .internal_full_n_reg_0(Block_split4_proc_U0_n_6),
        .internal_full_n_reg_1(Block_split4_proc_U0_n_7),
        .internal_full_n_reg_2(Block_split4_proc_U0_n_11),
        .internal_full_n_reg_3(Block_split4_proc_U0_n_12),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Block_split4_proc_U0_n_8),
        .start_once_reg_reg_1(Block_split4_proc_U0_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_CTRL_s_axi CTRL_s_axi_U
       (.ADDRBWRADDR({vscale_core_polyphase_U0_vfltCoeff_address0[8],vscale_core_polyphase_U0_n_6,vscale_core_polyphase_U0_vfltCoeff_address0[6:1]}),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .DOUTADOUT({CTRL_s_axi_U_n_3,CTRL_s_axi_U_n_4,CTRL_s_axi_U_n_5,CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21,CTRL_s_axi_U_n_22,CTRL_s_axi_U_n_23,CTRL_s_axi_U_n_24,CTRL_s_axi_U_n_25,CTRL_s_axi_U_n_26,CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29,CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32,CTRL_s_axi_U_n_33,CTRL_s_axi_U_n_34}),
        .DOUTBDOUT({CTRL_s_axi_U_n_35,CTRL_s_axi_U_n_36,CTRL_s_axi_U_n_37,CTRL_s_axi_U_n_38,CTRL_s_axi_U_n_39,CTRL_s_axi_U_n_40,CTRL_s_axi_U_n_41,CTRL_s_axi_U_n_42,CTRL_s_axi_U_n_43,CTRL_s_axi_U_n_44,CTRL_s_axi_U_n_45,CTRL_s_axi_U_n_46,CTRL_s_axi_U_n_47,CTRL_s_axi_U_n_48,CTRL_s_axi_U_n_49,CTRL_s_axi_U_n_50,CTRL_s_axi_U_n_51,CTRL_s_axi_U_n_52,CTRL_s_axi_U_n_53,CTRL_s_axi_U_n_54,CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63,CTRL_s_axi_U_n_64,CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66}),
        .HwReg_HeightIn_c17_empty_n(HwReg_HeightIn_c17_empty_n),
        .HwReg_HeightOut_c21_full_n(HwReg_HeightOut_c21_full_n),
        .HwReg_Width_c18_empty_n(HwReg_Width_c18_empty_n),
        .HwReg_Width_c20_full_n(HwReg_Width_c20_full_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .Q(ap_CS_fsm_state1_11),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (HwReg_LineRate_c_U_n_4),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready_reg(CTRL_s_axi_U_n_69),
        .ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg(CTRL_s_axi_U_n_72),
        .\int_ColorMode_reg[7]_0 (ColorMode),
        .\int_HeightIn_reg[11]_0 (HeightIn),
        .\int_HeightOut_reg[11]_0 (HeightOut),
        .\int_LineRate_reg[31]_0 (LineRate),
        .\int_Width_reg[11]_0 (Width),
        .int_ap_idle_reg_0(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .int_ap_idle_reg_1(start_for_MultiPixStream2AXIvideo_U0_U_n_5),
        .int_ap_idle_reg_2(ap_CS_fsm_state1),
        .int_ap_idle_reg_3(Block_split4_proc_U0_n_13),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_75),
        .int_vfltCoeff_ce1(int_vfltCoeff_ce1),
        .\int_vfltCoeff_shift_reg[0]_0 (CTRL_s_axi_U_n_68),
        .\int_vfltCoeff_shift_reg[0]_1 (vscale_core_polyphase_U0_n_4),
        .internal_full_n_reg(CTRL_s_axi_U_n_73),
        .internal_full_n_reg_0(CTRL_s_axi_U_n_74),
        .interrupt(interrupt),
        .ram_reg_0_63_0_0(ram_reg_0_63_0_0_i_9_n_3),
        .ram_reg_0_63_0_0_0(ram_reg_0_63_0_0_i_11_n_3),
        .ram_reg_0_63_10_10(ram_reg_0_63_10_10_i_2_n_3),
        .ram_reg_0_63_10_10_0(ram_reg_0_63_10_10_i_3_n_3),
        .ram_reg_0_63_11_11(ram_reg_0_63_11_11_i_2_n_3),
        .ram_reg_0_63_11_11_0(ram_reg_0_63_11_11_i_3_n_3),
        .ram_reg_0_63_12_12(ram_reg_0_63_12_12_i_2_n_3),
        .ram_reg_0_63_12_12_0(ram_reg_0_63_12_12_i_3_n_3),
        .ram_reg_0_63_13_13(ram_reg_0_63_13_13_i_2_n_3),
        .ram_reg_0_63_13_13_0(ram_reg_0_63_13_13_i_3_n_3),
        .ram_reg_0_63_14_14(ram_reg_0_63_14_14_i_2_n_3),
        .ram_reg_0_63_14_14_0(ram_reg_0_63_14_14_i_3_n_3),
        .ram_reg_0_63_15_15(ram_reg_0_63_0_0_i_10_n_3),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15_i_2_n_3),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_i_3_n_3),
        .ram_reg_0_63_1_1(ram_reg_0_63_1_1_i_2_n_3),
        .ram_reg_0_63_1_1_0(ram_reg_0_63_1_1_i_3_n_3),
        .ram_reg_0_63_2_2(ram_reg_0_63_2_2_i_2_n_3),
        .ram_reg_0_63_2_2_0(ram_reg_0_63_2_2_i_3_n_3),
        .ram_reg_0_63_3_3(ram_reg_0_63_3_3_i_2_n_3),
        .ram_reg_0_63_3_3_0(ram_reg_0_63_3_3_i_3_n_3),
        .ram_reg_0_63_4_4(ram_reg_0_63_4_4_i_2_n_3),
        .ram_reg_0_63_4_4_0(ram_reg_0_63_4_4_i_3_n_3),
        .ram_reg_0_63_5_5(ram_reg_0_63_5_5_i_2_n_3),
        .ram_reg_0_63_5_5_0(ram_reg_0_63_5_5_i_3_n_3),
        .ram_reg_0_63_6_6(ram_reg_0_63_6_6_i_2_n_3),
        .ram_reg_0_63_6_6_0(ram_reg_0_63_6_6_i_3_n_3),
        .ram_reg_0_63_7_7(ram_reg_0_63_7_7_i_2_n_3),
        .ram_reg_0_63_7_7_0(ram_reg_0_63_7_7_i_3_n_3),
        .ram_reg_0_63_8_8(ram_reg_0_63_8_8_i_2_n_3),
        .ram_reg_0_63_8_8_0(ram_reg_0_63_8_8_i_3_n_3),
        .ram_reg_0_63_9_9(ram_reg_0_63_9_9_i_2_n_3),
        .ram_reg_0_63_9_9_0(ram_reg_0_63_9_9_i_3_n_3),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_3_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_3_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_3_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_3_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_3_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_3_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_4_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_2_n_3 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_2_n_3 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_2_n_3 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_2_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_4_n_3 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_2_n_3 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_2_n_3 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_2_n_3 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_2_n_3 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_2_n_3 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_2_n_3 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_2_n_3 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_2_n_3 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_2_n_3 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_2_n_3 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_3_n_3 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_2_n_3 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_5_n_3 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_6_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_3_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_3_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_3_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_3_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_4_n_3 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_3_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_3_n_3 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_12),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S ColorMode_vcr_c19_U
       (.\ColorMode_read_reg_635_reg[7] (ColorMode_vcr_c_dout),
        .ColorMode_vcr_c19_empty_n(ColorMode_vcr_c19_empty_n),
        .ColorMode_vcr_c19_full_n(ColorMode_vcr_c19_full_n),
        .HwReg_HeightOut_c21_empty_n(HwReg_HeightOut_c21_empty_n),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_5),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .out(ColorMode_vcr_c19_dout),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d3_S_0 ColorMode_vcr_c_U
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .ColorMode_vcr_c_full_n(ColorMode_vcr_c_full_n),
        .HwReg_ColorMode_c16_empty_n(HwReg_ColorMode_c16_empty_n),
        .HwReg_HeightIn_c17_full_n(HwReg_HeightIn_c17_full_n),
        .HwReg_Width_c18_full_n(HwReg_Width_c18_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in({ColorMode[7:1],Block_split4_proc_U0_ColorMode_vcr_out_din}),
        .internal_empty_n_reg_0(ColorMode_vcr_c_U_n_4),
        .out(ColorMode_vcr_c_dout),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S HwReg_ColorMode_c16_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(HwReg_ColorMode_c_dout),
        .HwReg_ColorMode_c16_empty_n(HwReg_ColorMode_c16_empty_n),
        .HwReg_ColorMode_c16_full_n(HwReg_ColorMode_c16_full_n),
        .Q(ap_CS_fsm_state1_8),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cmp205_i_reg_1206_reg[0] (HwReg_ColorMode_c16_U_n_6),
        .\cmp205_i_reg_1206_reg[0]_0 (v_vcresampler_core_U0_n_6),
        .icmp_ln1044_fu_394_p2(icmp_ln1044_fu_394_p2),
        .\icmp_ln1048_reg_1200_reg[0] (HwReg_ColorMode_c16_U_n_5),
        .\icmp_ln1048_reg_1200_reg[0]_0 (v_vcresampler_core_U0_n_5),
        .internal_empty_n_reg_0(HwReg_Width_c15_U_n_5),
        .out(ColorMode_vcr_c_dout),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w8_d2_S_1 HwReg_ColorMode_c_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .ColorMode_vcr_c_full_n(ColorMode_vcr_c_full_n),
        .D(HwReg_ColorMode_c_dout),
        .HwReg_ColorMode_c_empty_n(HwReg_ColorMode_c_empty_n),
        .HwReg_ColorMode_c_full_n(HwReg_ColorMode_c_full_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_LineRate_c_full_n(HwReg_LineRate_c_full_n),
        .HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .\SRL_SIG_reg[0][7] (ColorMode),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm30_out(ap_NS_fsm30_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(Block_split4_proc_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S HwReg_HeightIn_c14_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(HwReg_HeightIn_c14_dout),
        .HwReg_HeightIn_c14_empty_n(HwReg_HeightIn_c14_empty_n),
        .HwReg_HeightIn_c14_full_n(HwReg_HeightIn_c14_full_n),
        .\SRL_SIG_reg[0][11] (HwReg_HeightIn_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_Width_c15_U_n_4),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_2 HwReg_HeightIn_c17_U
       (.D(HwReg_HeightIn_c17_dout),
        .HwReg_HeightIn_c17_empty_n(HwReg_HeightIn_c17_empty_n),
        .HwReg_HeightIn_c17_full_n(HwReg_HeightIn_c17_full_n),
        .\SRL_SIG_reg[0][11] (HwReg_HeightIn_c14_dout),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_62),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_3 HwReg_HeightIn_c_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(HeightIn),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .\SRL_SIG_reg[1][11] (HwReg_HeightIn_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(Block_split4_proc_U0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_4 HwReg_HeightOut_c21_U
       (.D(HwReg_HeightOut_c21_dout),
        .HwReg_HeightOut_c21_empty_n(HwReg_HeightOut_c21_empty_n),
        .HwReg_HeightOut_c21_full_n(HwReg_HeightOut_c21_full_n),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_NS_fsm_0(ap_NS_fsm_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(CTRL_s_axi_U_n_74),
        .out(HwReg_HeightOut_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d4_S HwReg_HeightOut_c_U
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .HwReg_HeightOut_c_empty_n(HwReg_HeightOut_c_empty_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(HeightOut),
        .internal_empty_n_reg_0(Block_split4_proc_U0_n_11),
        .out(HwReg_HeightOut_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w32_d4_S HwReg_LineRate_c_U
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .HwReg_HeightOut_c21_full_n(HwReg_HeightOut_c21_full_n),
        .HwReg_HeightOut_c_empty_n(HwReg_HeightOut_c_empty_n),
        .HwReg_LineRate_c_full_n(HwReg_LineRate_c_full_n),
        .HwReg_Width_c20_full_n(HwReg_Width_c20_full_n),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(LineRate),
        .internal_empty_n_reg_0(HwReg_LineRate_c_U_n_4),
        .internal_empty_n_reg_1(Block_split4_proc_U0_n_12),
        .out(HwReg_LineRate_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_5 HwReg_Width_c15_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(HwReg_Width_c15_dout),
        .HwReg_ColorMode_c16_full_n(HwReg_ColorMode_c16_full_n),
        .HwReg_HeightIn_c14_full_n(HwReg_HeightIn_c14_full_n),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_Width_c15_empty_n(HwReg_Width_c15_empty_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .Q(ap_CS_fsm_state1),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (start_for_AXIvideo2MultiPixStream_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(HwReg_Width_c_dout),
        .internal_full_n_reg_0(HwReg_Width_c15_U_n_4),
        .internal_full_n_reg_1(HwReg_Width_c15_U_n_5),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_6 HwReg_Width_c18_U
       (.D(HwReg_Width_c18_dout),
        .HwReg_Width_c18_empty_n(HwReg_Width_c18_empty_n),
        .HwReg_Width_c18_full_n(HwReg_Width_c18_full_n),
        .Q({HwReg_Width_c18_U_n_5,HwReg_Width_c18_U_n_6}),
        .\SRL_SIG_reg[0][11] (HwReg_Width_c15_dout),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[1][8] (\SRL_SIG_reg[1]_2 ),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_63),
        .shiftReg_addr(shiftReg_addr),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_7 HwReg_Width_c20_U
       (.D(HwReg_Width_c20_dout),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .HwReg_Width_c20_full_n(HwReg_Width_c20_full_n),
        .\SRL_SIG_reg[0][11] (HwReg_Width_c18_dout),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_NS_fsm_0(ap_NS_fsm_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(CTRL_s_axi_U_n_73));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w12_d2_S_8 HwReg_Width_c_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(Width),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(HwReg_Width_c_dout),
        .internal_empty_n_reg_0(Block_split4_proc_U0_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .ColorMode_vcr_c19_empty_n(ColorMode_vcr_c19_empty_n),
        .D(ColorMode_vcr_c19_dout),
        .E(MultiPixStream2AXIvideo_U0_n_10),
        .HwReg_HeightOut_c21_empty_n(HwReg_HeightOut_c21_empty_n),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .OutYUV_empty_n(OutYUV_empty_n),
        .OutYUV_full_n(OutYUV_full_n),
        .Q(ap_CS_fsm_state1_5),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm_0),
        .ap_clk(ap_clk),
        .ap_condition_257(ap_condition_257),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[11] (HwReg_Width_c20_dout),
        .\d_read_reg_22_reg[11]_0 (HwReg_HeightOut_c21_dout),
        .\icmp_ln938_reg_677_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_3),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(MultiPixStream2AXIvideo_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_4),
        .mOutPtr110_out_0(mOutPtr110_out_3),
        .\mOutPtr_reg[1] (CTRL_s_axi_U_n_72),
        .\mOutPtr_reg[4] (vscale_core_polyphase_U0_n_21),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .out(OutYUV_dout),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S OutYUV_U
       (.E(MultiPixStream2AXIvideo_U0_n_10),
        .OutYUV_empty_n(OutYUV_empty_n),
        .OutYUV_full_n(OutYUV_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_condition_257(ap_condition_257),
        .ap_rst_n(ap_rst_n),
        .in(vscale_core_polyphase_U0_OutYUV_din),
        .internal_empty_n_reg_0(vscale_core_polyphase_U0_n_21),
        .internal_empty_n_reg_1(MultiPixStream2AXIvideo_U0_n_3),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg_0(MultiPixStream2AXIvideo_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_4),
        .out(OutYUV_dout),
        .shiftReg_ce(shiftReg_ce_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_9 SrcYUV422_U
       (.E(vscale_core_polyphase_U0_n_17),
        .SS(ap_rst_n_inv),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_vcresampler_core_U0_outImg_din),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_61),
        .internal_empty_n_reg_1(vscale_core_polyphase_U0_n_14),
        .internal_full_n(internal_full_n_6),
        .internal_full_n_reg_0(vscale_core_polyphase_U0_n_18),
        .mOutPtr110_out(mOutPtr110_out_10),
        .out(SrcYUV422_dout),
        .p_40_in(p_40_in),
        .shiftReg_ce(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_fifo_w48_d16_S_10 SrcYUV_U
       (.AXIvideo2MultiPixStream_U0_SrcYUV_write(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .E(v_vcresampler_core_U0_n_59),
        .SS(ap_rst_n_inv),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .SrcYUV_full_n(SrcYUV_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideo2MultiPixStream_U0_SrcYUV_din),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_9),
        .internal_empty_n_reg_1(v_vcresampler_core_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out),
        .out(SrcYUV_dout),
        .p_29_in(p_29_in),
        .shiftReg_ce(shiftReg_ce),
        .v_vcresampler_core_U0_srcImg_read(v_vcresampler_core_U0_srcImg_read));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_split4_proc_U0_ap_ready),
        .Q(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .R(CTRL_s_axi_U_n_75));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_vscale_core_polyphase_U0_ap_ready),
        .Q(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .R(CTRL_s_axi_U_n_75));
  FDRE #(
    .INIT(1'b1)) 
    ram_reg_0_63_0_0_i_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .Q(ram_reg_0_63_0_0_i_10_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_11
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_66),
        .Q(ram_reg_0_63_0_0_i_11_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_9
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_50),
        .Q(ram_reg_0_63_0_0_i_9_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_40),
        .Q(ram_reg_0_63_10_10_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_56),
        .Q(ram_reg_0_63_10_10_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_39),
        .Q(ram_reg_0_63_11_11_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_55),
        .Q(ram_reg_0_63_11_11_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_38),
        .Q(ram_reg_0_63_12_12_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_54),
        .Q(ram_reg_0_63_12_12_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_37),
        .Q(ram_reg_0_63_13_13_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_53),
        .Q(ram_reg_0_63_13_13_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_36),
        .Q(ram_reg_0_63_14_14_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_52),
        .Q(ram_reg_0_63_14_14_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_35),
        .Q(ram_reg_0_63_15_15_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_51),
        .Q(ram_reg_0_63_15_15_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_49),
        .Q(ram_reg_0_63_1_1_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_65),
        .Q(ram_reg_0_63_1_1_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_48),
        .Q(ram_reg_0_63_2_2_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_64),
        .Q(ram_reg_0_63_2_2_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_47),
        .Q(ram_reg_0_63_3_3_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_63),
        .Q(ram_reg_0_63_3_3_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_46),
        .Q(ram_reg_0_63_4_4_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_62),
        .Q(ram_reg_0_63_4_4_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_45),
        .Q(ram_reg_0_63_5_5_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_61),
        .Q(ram_reg_0_63_5_5_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_44),
        .Q(ram_reg_0_63_6_6_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_60),
        .Q(ram_reg_0_63_6_6_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_43),
        .Q(ram_reg_0_63_7_7_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_59),
        .Q(ram_reg_0_63_7_7_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_42),
        .Q(ram_reg_0_63_8_8_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_58),
        .Q(ram_reg_0_63_8_8_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_41),
        .Q(ram_reg_0_63_9_9_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_57),
        .Q(ram_reg_0_63_9_9_i_3_n_3),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_34),
        .Q(\rdata_reg[0]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_24),
        .Q(\rdata_reg[10]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_23),
        .Q(\rdata_reg[11]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_22),
        .Q(\rdata_reg[12]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_21),
        .Q(\rdata_reg[13]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_20),
        .Q(\rdata_reg[14]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_19),
        .Q(\rdata_reg[15]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_18),
        .Q(\rdata_reg[16]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_17),
        .Q(\rdata_reg[17]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_16),
        .Q(\rdata_reg[18]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_15),
        .Q(\rdata_reg[19]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_33),
        .Q(\rdata_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_14),
        .Q(\rdata_reg[20]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_13),
        .Q(\rdata_reg[21]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_12),
        .Q(\rdata_reg[22]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_11),
        .Q(\rdata_reg[23]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_10),
        .Q(\rdata_reg[24]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_9),
        .Q(\rdata_reg[25]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_8),
        .Q(\rdata_reg[26]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_7),
        .Q(\rdata_reg[27]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_6),
        .Q(\rdata_reg[28]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_5),
        .Q(\rdata_reg[29]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_32),
        .Q(\rdata_reg[2]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_4),
        .Q(\rdata_reg[30]_i_2_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_ce1),
        .Q(\rdata_reg[31]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_3),
        .Q(\rdata_reg[31]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_31),
        .Q(\rdata_reg[3]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_30),
        .Q(\rdata_reg[4]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_29),
        .Q(\rdata_reg[5]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_28),
        .Q(\rdata_reg[6]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_27),
        .Q(\rdata_reg[7]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_26),
        .Q(\rdata_reg[8]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_25),
        .Q(\rdata_reg[9]_i_3_n_3 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0 start_for_AXIvideo2MultiPixStream_U0_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .HwReg_ColorMode_c16_full_n(HwReg_ColorMode_c16_full_n),
        .HwReg_ColorMode_c_empty_n(HwReg_ColorMode_c_empty_n),
        .HwReg_HeightIn_c14_full_n(HwReg_HeightIn_c14_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_AXIvideo2MultiPixStream_U0_U_n_5),
        .internal_full_n_reg_0(Block_split4_proc_U0_n_8),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_69),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_5),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .int_ap_idle_reg(ap_CS_fsm_state1_8),
        .internal_empty_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_5),
        .internal_full_n_reg_0(vscale_core_polyphase_U0_n_24),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0 start_for_v_vcresampler_core_U0_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(Block_split4_proc_U0_n_9),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_69),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_vcresampler_core_U0_ap_ready(v_vcresampler_core_U0_ap_ready),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_v_vcresampler_core v_vcresampler_core_U0
       (.AXIvideo2MultiPixStream_U0_SrcYUV_write(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .ColorMode_vcr_c19_full_n(ColorMode_vcr_c19_full_n),
        .D(HwReg_HeightIn_c14_dout),
        .E(v_vcresampler_core_U0_n_59),
        .HwReg_HeightIn_c14_empty_n(HwReg_HeightIn_c14_empty_n),
        .HwReg_HeightIn_c17_full_n(HwReg_HeightIn_c17_full_n),
        .HwReg_Width_c15_empty_n(HwReg_Width_c15_empty_n),
        .HwReg_Width_c18_full_n(HwReg_Width_c18_full_n),
        .Q(ap_CS_fsm_state1_8),
        .SS(ap_rst_n_inv),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[0]_0 (ColorMode_vcr_c_U_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg_0(v_vcresampler_core_U0_n_61),
        .ap_rst_n(ap_rst_n),
        .\cmp205_i_reg_1206_reg[0]_0 (v_vcresampler_core_U0_n_6),
        .\cmp205_i_reg_1206_reg[0]_1 (HwReg_ColorMode_c16_U_n_6),
        .\cmp27_i_reg_1348_reg[0]_0 (v_vcresampler_core_U0_n_9),
        .icmp_ln1044_fu_394_p2(icmp_ln1044_fu_394_p2),
        .\icmp_ln1048_reg_1200_reg[0]_0 (v_vcresampler_core_U0_n_5),
        .\icmp_ln1048_reg_1200_reg[0]_1 (HwReg_ColorMode_c16_U_n_5),
        .in(v_vcresampler_core_U0_outImg_din),
        .internal_full_n_reg(v_vcresampler_core_U0_n_62),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_63),
        .\loopWidth_reg_1188_reg[10]_0 (HwReg_Width_c15_dout[11:1]),
        .out(SrcYUV_dout),
        .p_29_in(p_29_in),
        .shiftReg_ce(shiftReg_ce_7),
        .v_vcresampler_core_U0_ap_ready(v_vcresampler_core_U0_ap_ready),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read),
        .v_vcresampler_core_U0_srcImg_read(v_vcresampler_core_U0_srcImg_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase vscale_core_polyphase_U0
       (.ADDRBWRADDR({vscale_core_polyphase_U0_vfltCoeff_address0[8],vscale_core_polyphase_U0_n_6,vscale_core_polyphase_U0_vfltCoeff_address0[6:1]}),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(SrcYUV422_dout),
        .E(vscale_core_polyphase_U0_n_17),
        .\InLines_reg_2992_reg[11]_0 (HwReg_HeightIn_c17_dout),
        .\OutLines_reg_2985_reg[11]_0 (HwReg_HeightOut_c_dout),
        .OutYUV_full_n(OutYUV_full_n),
        .\OutputWriteEn_reg_3163_reg[0]_0 (vscale_core_polyphase_U0_n_21),
        .Q(ap_CS_fsm_state1_11),
        .\Rate_reg_2999_reg[31]_0 (HwReg_LineRate_c_dout),
        .SS(ap_rst_n_inv),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .\XLoopSize_reg_3004_reg[0]_0 ({HwReg_Width_c18_U_n_5,HwReg_Width_c18_U_n_6}),
        .\XLoopSize_reg_3004_reg[11]_0 ({HwReg_Width_c18_dout[11:5],HwReg_Width_c18_dout[2]}),
        .\XLoopSize_reg_3004_reg[7]_0 (\SRL_SIG_reg[0]_1 ),
        .\XLoopSize_reg_3004_reg[7]_1 (\SRL_SIG_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .ap_sync_vscale_core_polyphase_U0_ap_ready(ap_sync_vscale_core_polyphase_U0_ap_ready),
        .\cmp81_i_reg_3172_reg[0]_0 (vscale_core_polyphase_U0_n_14),
        .in(vscale_core_polyphase_U0_OutYUV_din),
        .int_ap_ready_reg(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .\int_vfltCoeff_shift_reg[0] (vscale_core_polyphase_U0_n_4),
        .\int_vfltCoeff_shift_reg[0]_0 (CTRL_s_axi_U_n_68),
        .internal_full_n(internal_full_n_6),
        .internal_full_n_reg(vscale_core_polyphase_U0_n_18),
        .mOutPtr110_out(mOutPtr110_out_10),
        .\mOutPtr_reg[4] (v_vcresampler_core_U0_n_61),
        .p_40_in(p_40_in),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_9),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .start_once_reg_reg_0(vscale_core_polyphase_U0_n_24),
        .start_once_reg_reg_1(CTRL_s_axi_U_n_72),
        .vfltCoeff_q0(vfltCoeff_q0),
        .vscale_core_polyphase_U0_vfltCoeff_ce0(vscale_core_polyphase_U0_vfltCoeff_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase
   (start_once_reg,
    \int_vfltCoeff_shift_reg[0] ,
    ADDRBWRADDR,
    p_40_in,
    \cmp81_i_reg_3172_reg[0]_0 ,
    Q,
    vscale_core_polyphase_U0_vfltCoeff_ce0,
    E,
    internal_full_n_reg,
    mOutPtr110_out,
    shiftReg_ce,
    \OutputWriteEn_reg_3163_reg[0]_0 ,
    ap_sync_ready,
    ap_sync_vscale_core_polyphase_U0_ap_ready,
    start_once_reg_reg_0,
    in,
    ap_clk,
    SS,
    \ap_CS_fsm_reg[1]_0 ,
    \int_vfltCoeff_shift_reg[0]_0 ,
    ap_rst_n,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    D,
    start_once_reg_reg_1,
    \mOutPtr_reg[4] ,
    internal_full_n,
    SrcYUV422_full_n,
    int_ap_ready_reg,
    Block_split4_proc_U0_ap_ready,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    vfltCoeff_q0,
    \InLines_reg_2992_reg[11]_0 ,
    \OutLines_reg_2985_reg[11]_0 ,
    \XLoopSize_reg_3004_reg[11]_0 ,
    shiftReg_addr,
    \XLoopSize_reg_3004_reg[7]_0 ,
    \XLoopSize_reg_3004_reg[7]_1 ,
    \XLoopSize_reg_3004_reg[0]_0 ,
    \Rate_reg_2999_reg[31]_0 );
  output start_once_reg;
  output \int_vfltCoeff_shift_reg[0] ;
  output [7:0]ADDRBWRADDR;
  output p_40_in;
  output \cmp81_i_reg_3172_reg[0]_0 ;
  output [0:0]Q;
  output vscale_core_polyphase_U0_vfltCoeff_ce0;
  output [0:0]E;
  output internal_full_n_reg;
  output mOutPtr110_out;
  output shiftReg_ce;
  output \OutputWriteEn_reg_3163_reg[0]_0 ;
  output ap_sync_ready;
  output ap_sync_vscale_core_polyphase_U0_ap_ready;
  output start_once_reg_reg_0;
  output [47:0]in;
  input ap_clk;
  input [0:0]SS;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input \int_vfltCoeff_shift_reg[0]_0 ;
  input ap_rst_n;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input [47:0]D;
  input start_once_reg_reg_1;
  input \mOutPtr_reg[4] ;
  input internal_full_n;
  input SrcYUV422_full_n;
  input int_ap_ready_reg;
  input Block_split4_proc_U0_ap_ready;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [15:0]vfltCoeff_q0;
  input [11:0]\InLines_reg_2992_reg[11]_0 ;
  input [11:0]\OutLines_reg_2985_reg[11]_0 ;
  input [7:0]\XLoopSize_reg_3004_reg[11]_0 ;
  input shiftReg_addr;
  input [8:0]\XLoopSize_reg_3004_reg[7]_0 ;
  input [8:0]\XLoopSize_reg_3004_reg[7]_1 ;
  input [1:0]\XLoopSize_reg_3004_reg[0]_0 ;
  input [31:0]\Rate_reg_2999_reg[31]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire Block_split4_proc_U0_ap_ready;
  wire [47:0]D;
  wire [0:0]E;
  wire FiltCoeff_0_ce0;
  wire FiltCoeff_1_U_n_10;
  wire FiltCoeff_1_U_n_11;
  wire FiltCoeff_1_U_n_12;
  wire FiltCoeff_1_U_n_13;
  wire FiltCoeff_1_U_n_14;
  wire FiltCoeff_1_U_n_15;
  wire FiltCoeff_1_U_n_16;
  wire FiltCoeff_1_U_n_17;
  wire FiltCoeff_1_U_n_18;
  wire FiltCoeff_1_U_n_3;
  wire FiltCoeff_1_U_n_4;
  wire FiltCoeff_1_U_n_5;
  wire FiltCoeff_1_U_n_6;
  wire FiltCoeff_1_U_n_7;
  wire FiltCoeff_1_U_n_8;
  wire FiltCoeff_1_U_n_9;
  wire FiltCoeff_1_ce0;
  wire FiltCoeff_2_U_n_10;
  wire FiltCoeff_2_U_n_11;
  wire FiltCoeff_2_U_n_12;
  wire FiltCoeff_2_U_n_13;
  wire FiltCoeff_2_U_n_14;
  wire FiltCoeff_2_U_n_15;
  wire FiltCoeff_2_U_n_16;
  wire FiltCoeff_2_U_n_17;
  wire FiltCoeff_2_U_n_18;
  wire FiltCoeff_2_U_n_3;
  wire FiltCoeff_2_U_n_4;
  wire FiltCoeff_2_U_n_5;
  wire FiltCoeff_2_U_n_6;
  wire FiltCoeff_2_U_n_7;
  wire FiltCoeff_2_U_n_8;
  wire FiltCoeff_2_U_n_9;
  wire FiltCoeff_2_ce0;
  wire FiltCoeff_3_U_n_10;
  wire FiltCoeff_3_U_n_11;
  wire FiltCoeff_3_U_n_12;
  wire FiltCoeff_3_U_n_13;
  wire FiltCoeff_3_U_n_14;
  wire FiltCoeff_3_U_n_15;
  wire FiltCoeff_3_U_n_16;
  wire FiltCoeff_3_U_n_17;
  wire FiltCoeff_3_U_n_18;
  wire FiltCoeff_3_U_n_3;
  wire FiltCoeff_3_U_n_4;
  wire FiltCoeff_3_U_n_5;
  wire FiltCoeff_3_U_n_6;
  wire FiltCoeff_3_U_n_7;
  wire FiltCoeff_3_U_n_8;
  wire FiltCoeff_3_U_n_9;
  wire FiltCoeff_3_ce0;
  wire FiltCoeff_4_U_n_10;
  wire FiltCoeff_4_U_n_11;
  wire FiltCoeff_4_U_n_12;
  wire FiltCoeff_4_U_n_13;
  wire FiltCoeff_4_U_n_14;
  wire FiltCoeff_4_U_n_15;
  wire FiltCoeff_4_U_n_16;
  wire FiltCoeff_4_U_n_17;
  wire FiltCoeff_4_U_n_18;
  wire FiltCoeff_4_U_n_3;
  wire FiltCoeff_4_U_n_4;
  wire FiltCoeff_4_U_n_5;
  wire FiltCoeff_4_U_n_6;
  wire FiltCoeff_4_U_n_7;
  wire FiltCoeff_4_U_n_8;
  wire FiltCoeff_4_U_n_9;
  wire FiltCoeff_4_ce0;
  wire FiltCoeff_5_U_n_10;
  wire FiltCoeff_5_U_n_11;
  wire FiltCoeff_5_U_n_12;
  wire FiltCoeff_5_U_n_13;
  wire FiltCoeff_5_U_n_14;
  wire FiltCoeff_5_U_n_15;
  wire FiltCoeff_5_U_n_16;
  wire FiltCoeff_5_U_n_17;
  wire FiltCoeff_5_U_n_18;
  wire FiltCoeff_5_U_n_3;
  wire FiltCoeff_5_U_n_4;
  wire FiltCoeff_5_U_n_5;
  wire FiltCoeff_5_U_n_6;
  wire FiltCoeff_5_U_n_7;
  wire FiltCoeff_5_U_n_8;
  wire FiltCoeff_5_U_n_9;
  wire [5:0]FiltCoeff_5_addr_1_reg_3205;
  wire FiltCoeff_5_ce0;
  wire GetNewLine_1_reg_3087;
  wire \GetNewLine_1_reg_3087[0]_i_2_n_3 ;
  wire \GetNewLine_1_reg_3087[0]_i_3_n_3 ;
  wire \GetNewLine_1_reg_3087[0]_i_4_n_3 ;
  wire GetNewLine_2_fu_1375_p3;
  wire GetNewLine_2_reg_3167;
  wire \GetNewLine_reg_560[0]_i_1_n_3 ;
  wire \GetNewLine_reg_560_reg_n_3_[0] ;
  wire [11:0]InLines_reg_2992;
  wire [11:0]\InLines_reg_2992_reg[11]_0 ;
  wire LineBuf_val_V_0_U_n_100;
  wire LineBuf_val_V_0_U_n_51;
  wire LineBuf_val_V_0_U_n_53;
  wire LineBuf_val_V_0_U_n_54;
  wire LineBuf_val_V_0_U_n_55;
  wire LineBuf_val_V_0_U_n_56;
  wire LineBuf_val_V_0_U_n_57;
  wire LineBuf_val_V_0_U_n_58;
  wire LineBuf_val_V_0_U_n_59;
  wire LineBuf_val_V_0_U_n_60;
  wire LineBuf_val_V_0_U_n_61;
  wire LineBuf_val_V_0_U_n_62;
  wire LineBuf_val_V_0_U_n_63;
  wire LineBuf_val_V_0_U_n_64;
  wire LineBuf_val_V_0_U_n_65;
  wire LineBuf_val_V_0_U_n_66;
  wire LineBuf_val_V_0_U_n_67;
  wire LineBuf_val_V_0_U_n_68;
  wire LineBuf_val_V_0_U_n_69;
  wire LineBuf_val_V_0_U_n_70;
  wire LineBuf_val_V_0_U_n_71;
  wire LineBuf_val_V_0_U_n_72;
  wire LineBuf_val_V_0_U_n_73;
  wire LineBuf_val_V_0_U_n_74;
  wire LineBuf_val_V_0_U_n_75;
  wire LineBuf_val_V_0_U_n_76;
  wire LineBuf_val_V_0_U_n_77;
  wire LineBuf_val_V_0_U_n_78;
  wire LineBuf_val_V_0_U_n_79;
  wire LineBuf_val_V_0_U_n_80;
  wire LineBuf_val_V_0_U_n_81;
  wire LineBuf_val_V_0_U_n_82;
  wire LineBuf_val_V_0_U_n_83;
  wire LineBuf_val_V_0_U_n_84;
  wire LineBuf_val_V_0_U_n_85;
  wire LineBuf_val_V_0_U_n_86;
  wire LineBuf_val_V_0_U_n_87;
  wire LineBuf_val_V_0_U_n_88;
  wire LineBuf_val_V_0_U_n_89;
  wire LineBuf_val_V_0_U_n_90;
  wire LineBuf_val_V_0_U_n_91;
  wire LineBuf_val_V_0_U_n_92;
  wire LineBuf_val_V_0_U_n_93;
  wire LineBuf_val_V_0_U_n_94;
  wire LineBuf_val_V_0_U_n_95;
  wire LineBuf_val_V_0_U_n_96;
  wire LineBuf_val_V_0_U_n_97;
  wire LineBuf_val_V_0_U_n_98;
  wire LineBuf_val_V_0_U_n_99;
  wire LineBuf_val_V_0_addr_reg_32190;
  wire LineBuf_val_V_0_ce0;
  wire LineBuf_val_V_0_ce1;
  wire [47:0]LineBuf_val_V_0_q1;
  wire LineBuf_val_V_1_U_n_3;
  wire LineBuf_val_V_1_U_n_4;
  wire LineBuf_val_V_1_U_n_5;
  wire LineBuf_val_V_1_U_n_6;
  wire [47:0]LineBuf_val_V_1_q1;
  wire LineBuf_val_V_2_U_n_3;
  wire LineBuf_val_V_2_U_n_4;
  wire [47:0]LineBuf_val_V_2_q1;
  wire [47:0]LineBuf_val_V_3_q1;
  wire [47:0]LineBuf_val_V_4_q1;
  wire LineBuf_val_V_5_U_n_3;
  wire LineBuf_val_V_5_U_n_56;
  wire [10:0]LineBuf_val_V_5_addr_reg_3249;
  wire [10:0]LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg;
  wire [11:0]OutLines_reg_2985;
  wire [11:0]\OutLines_reg_2985_reg[11]_0 ;
  wire OutYUV_full_n;
  wire OutputWriteEn_fu_1370_p2;
  wire OutputWriteEn_reg_3163;
  wire \OutputWriteEn_reg_3163[0]_i_10_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_2_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_3_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_5_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_6_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_7_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_8_n_3 ;
  wire \OutputWriteEn_reg_3163[0]_i_9_n_3 ;
  wire \OutputWriteEn_reg_3163_reg[0]_0 ;
  wire PhaseV_reg_595;
  wire \PhaseV_reg_595_reg_n_3_[0] ;
  wire \PhaseV_reg_595_reg_n_3_[1] ;
  wire \PhaseV_reg_595_reg_n_3_[2] ;
  wire \PhaseV_reg_595_reg_n_3_[3] ;
  wire \PhaseV_reg_595_reg_n_3_[4] ;
  wire \PhaseV_reg_595_reg_n_3_[5] ;
  wire [5:0]Phase_reg_3153;
  wire \Phase_reg_3153[0]_i_1_n_3 ;
  wire \Phase_reg_3153[1]_i_1_n_3 ;
  wire \Phase_reg_3153[2]_i_1_n_3 ;
  wire \Phase_reg_3153[3]_i_1_n_3 ;
  wire \Phase_reg_3153[4]_i_1_n_3 ;
  wire \Phase_reg_3153[5]_i_1_n_3 ;
  wire [15:0]PixArrayLoc_3_fu_1251_p3;
  wire [15:0]PixArrayLoc_3_reg_3103;
  wire \PixArrayLoc_3_reg_3103[7]_i_2_n_3 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_10 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_4 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_7 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_8 ;
  wire \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_9 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_10 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_3 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_4 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_7 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_8 ;
  wire \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_9 ;
  wire [15:0]PixArrayLoc_reg_572;
  wire [7:0]PixArrayVal_val_V_0_10_reg_3429;
  wire PixArrayVal_val_V_0_10_reg_34290;
  wire [7:0]PixArrayVal_val_V_0_6_reg_3255;
  wire [7:0]PixArrayVal_val_V_0_7_reg_3303;
  wire [7:0]PixArrayVal_val_V_0_8_reg_3345;
  wire [7:0]PixArrayVal_val_V_0_9_reg_3387;
  wire [7:0]PixArrayVal_val_V_1_10_reg_3436;
  wire [7:0]PixArrayVal_val_V_1_6_reg_3263;
  wire [7:0]PixArrayVal_val_V_1_7_reg_3310;
  wire [7:0]PixArrayVal_val_V_1_8_reg_3352;
  wire [7:0]PixArrayVal_val_V_1_9_reg_3394;
  wire [7:0]PixArrayVal_val_V_2_10_reg_3443;
  wire [7:0]PixArrayVal_val_V_2_6_reg_3271;
  wire [7:0]PixArrayVal_val_V_2_7_reg_3317;
  wire [7:0]PixArrayVal_val_V_2_8_reg_3359;
  wire [7:0]PixArrayVal_val_V_2_9_reg_3401;
  wire [7:0]PixArrayVal_val_V_3_10_reg_3450;
  wire [7:0]PixArrayVal_val_V_3_6_reg_3279;
  wire [7:0]PixArrayVal_val_V_3_7_reg_3324;
  wire [7:0]PixArrayVal_val_V_3_8_reg_3366;
  wire [7:0]PixArrayVal_val_V_3_9_reg_3408;
  wire [7:0]PixArrayVal_val_V_4_10_reg_3457;
  wire [7:0]PixArrayVal_val_V_4_6_reg_3287;
  wire [7:0]PixArrayVal_val_V_4_7_reg_3331;
  wire [7:0]PixArrayVal_val_V_4_8_reg_3373;
  wire [7:0]PixArrayVal_val_V_4_9_reg_3415;
  wire [7:0]PixArray_val_V_1_5_reg_3464;
  wire PixArray_val_V_2_0_0_i_reg_9800;
  wire [7:0]PixArray_val_V_2_5_reg_3422;
  wire [7:0]PixArray_val_V_3_0_0_i_reg_920;
  wire [7:0]PixArray_val_V_3_1_0_i_reg_910;
  wire [7:0]PixArray_val_V_3_2_0_i_reg_900;
  wire [7:0]PixArray_val_V_3_3_0_i_reg_890;
  wire [7:0]PixArray_val_V_3_4_0_i_reg_880;
  wire [7:0]PixArray_val_V_3_5_0_i_reg_870;
  wire [7:0]PixArray_val_V_3_5_reg_3380;
  wire [7:0]PixArray_val_V_4_0_0_i_reg_860;
  wire [7:0]PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_4_1_0_i_reg_850;
  wire [7:0]PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_4_2_0_i_reg_840;
  wire [7:0]PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_4_3_0_i_reg_830;
  wire [7:0]PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_4_4_0_i_reg_820;
  wire [7:0]PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_4_5_0_i_reg_810;
  wire [7:0]PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_4_5_reg_3338;
  wire [7:0]PixArray_val_V_5_0_1_i_reg_799;
  wire [7:0]PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_5_1_1_i_reg_788;
  wire [7:0]PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_5_2_1_i_reg_777;
  wire [7:0]PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_5_3_1_i_reg_766;
  wire [7:0]PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_5_4_1_i_reg_755;
  wire [7:0]PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_5_5_1_i_reg_744;
  wire [7:0]PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_5_5_2_reg_3295;
  wire [0:0]Q;
  wire [31:0]Rate_reg_2999;
  wire [31:0]\Rate_reg_2999_reg[31]_0 ;
  wire [0:0]SS;
  wire SrcYUV422_empty_n;
  wire SrcYUV422_full_n;
  wire [47:0]SrcYUV422_read_reg_3501;
  wire \SrcYUV422_read_reg_3501[47]_i_1_n_3 ;
  wire [11:0]TotalLines_fu_1074_p3;
  wire [31:0]WriteLocNext_2_fu_1363_p3;
  wire [31:0]WriteLocNext_2_reg_3158;
  wire \WriteLocNext_2_reg_3158[7]_i_2_n_3 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_10 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_3158_reg[15]_i_1_n_9 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_10 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_3158_reg[23]_i_1_n_9 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_10 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_3158_reg[31]_i_1_n_9 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_10 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_3158_reg[7]_i_1_n_9 ;
  wire [31:0]WriteLocNext_3_reg_583;
  wire [11:0]XLoopSize_reg_3004;
  wire \XLoopSize_reg_3004[11]_i_2_n_3 ;
  wire \XLoopSize_reg_3004[2]_i_2_n_3 ;
  wire \XLoopSize_reg_3004[3]_i_2_n_3 ;
  wire \XLoopSize_reg_3004[4]_i_2_n_3 ;
  wire \XLoopSize_reg_3004[5]_i_2_n_3 ;
  wire \XLoopSize_reg_3004[6]_i_2_n_3 ;
  wire [1:0]\XLoopSize_reg_3004_reg[0]_0 ;
  wire [7:0]\XLoopSize_reg_3004_reg[11]_0 ;
  wire [8:0]\XLoopSize_reg_3004_reg[7]_0 ;
  wire [8:0]\XLoopSize_reg_3004_reg[7]_1 ;
  wire [11:0]YLoopSize_fu_1080_p2;
  wire [11:0]YLoopSize_reg_3020;
  wire \YLoopSize_reg_3020[0]_i_10_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_11_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_12_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_13_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_14_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_3_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_4_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_5_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_6_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_7_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_8_n_3 ;
  wire \YLoopSize_reg_3020[0]_i_9_n_3 ;
  wire \YLoopSize_reg_3020[8]_i_10_n_3 ;
  wire \YLoopSize_reg_3020_reg[0]_i_2_n_10 ;
  wire \YLoopSize_reg_3020_reg[0]_i_2_n_5 ;
  wire \YLoopSize_reg_3020_reg[0]_i_2_n_6 ;
  wire \YLoopSize_reg_3020_reg[0]_i_2_n_7 ;
  wire \YLoopSize_reg_3020_reg[0]_i_2_n_8 ;
  wire \YLoopSize_reg_3020_reg[0]_i_2_n_9 ;
  wire \YLoopSize_reg_3020_reg[11]_i_1_n_10 ;
  wire \YLoopSize_reg_3020_reg[11]_i_1_n_9 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_10 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_3 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_4 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_5 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_6 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_7 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_8 ;
  wire \YLoopSize_reg_3020_reg[8]_i_1_n_9 ;
  wire [12:1]add_ln227_fu_1048_p2;
  wire [8:0]add_ln250_1_fu_1086_p2;
  wire [2:0]add_ln253_fu_1130_p2;
  wire \ap_CS_fsm[3]_i_1__2_n_3 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_3_n_3 ;
  wire \ap_CS_fsm[7]_i_2_n_3 ;
  wire \ap_CS_fsm[7]_i_3_n_3 ;
  wire \ap_CS_fsm[7]_i_4_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state9;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11_i_1_n_3;
  wire ap_enable_reg_pp1_iter11_reg_n_3;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1_n_3 ;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ap_sync_vscale_core_polyphase_U0_ap_ready;
  wire brmerge_i_fu_1405_p2;
  wire brmerge_i_reg_3176;
  wire \brmerge_i_reg_3176[0]_rep_i_1__0_n_3 ;
  wire \brmerge_i_reg_3176[0]_rep_i_1__1_n_3 ;
  wire \brmerge_i_reg_3176[0]_rep_i_1_n_3 ;
  wire \brmerge_i_reg_3176_reg[0]_rep__0_n_3 ;
  wire \brmerge_i_reg_3176_reg[0]_rep__1_n_3 ;
  wire \brmerge_i_reg_3176_reg[0]_rep_n_3 ;
  wire \cmp106_i_reg_3114[0]_i_1_n_3 ;
  wire \cmp106_i_reg_3114[0]_i_2_n_3 ;
  wire \cmp106_i_reg_3114[0]_i_3_n_3 ;
  wire \cmp106_i_reg_3114[0]_rep_i_1_n_3 ;
  wire \cmp106_i_reg_3114_reg[0]_rep_n_3 ;
  wire \cmp106_i_reg_3114_reg_n_3_[0] ;
  wire \cmp40233_i_reg_3066[0]_i_1_n_3 ;
  wire \cmp40233_i_reg_3066[0]_i_2_n_3 ;
  wire \cmp40233_i_reg_3066[0]_i_3_n_3 ;
  wire \cmp40233_i_reg_3066[0]_i_4_n_3 ;
  wire \cmp40233_i_reg_3066_reg_n_3_[0] ;
  wire cmp81_i_fu_1400_p2;
  wire cmp81_i_reg_3172;
  wire \cmp81_i_reg_3172[0]_i_10_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_11_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_12_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_13_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_14_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_15_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_16_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_17_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_18_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_19_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_20_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_21_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_22_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_23_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_24_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_25_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_26_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_27_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_28_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_29_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_30_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_3_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_5_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_6_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_7_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_8_n_3 ;
  wire \cmp81_i_reg_3172[0]_i_9_n_3 ;
  wire \cmp81_i_reg_3172_reg[0]_0 ;
  wire \cmp81_i_reg_3172_reg[0]_i_1_n_10 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_10 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_3 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_4 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_5 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_6 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_7 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_8 ;
  wire \cmp81_i_reg_3172_reg[0]_i_2_n_9 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_10 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_3 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_4 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_5 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_6 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_7 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_8 ;
  wire \cmp81_i_reg_3172_reg[0]_i_4_n_9 ;
  wire \gen_write[1].mem_reg_i_21_n_3 ;
  wire \gen_write[1].mem_reg_i_22_n_3 ;
  wire \gen_write[1].mem_reg_i_23_n_3 ;
  wire [7:0]grp_fu_2661_p0;
  wire [7:0]grp_fu_2670_p0;
  wire [7:0]grp_fu_2679_p0;
  wire [7:0]grp_fu_2688_p0;
  wire [7:0]grp_fu_2697_p0;
  wire [7:0]grp_fu_2706_p0;
  wire i_reg_527;
  wire i_reg_5270;
  wire \i_reg_527_reg_n_3_[0] ;
  wire \i_reg_527_reg_n_3_[1] ;
  wire \i_reg_527_reg_n_3_[2] ;
  wire \i_reg_527_reg_n_3_[3] ;
  wire \i_reg_527_reg_n_3_[4] ;
  wire \i_reg_527_reg_n_3_[5] ;
  wire \i_reg_527_reg_n_3_[6] ;
  wire \icmp124_reg_3109[0]_i_1_n_3 ;
  wire \icmp124_reg_3109[0]_i_2_n_3 ;
  wire \icmp124_reg_3109[0]_i_3_n_3 ;
  wire \icmp124_reg_3109_reg_n_3_[0] ;
  wire icmp_ln250_fu_1092_p2;
  wire icmp_ln250_reg_3031;
  wire icmp_ln260_fu_1183_p2;
  wire icmp_ln260_reg_3062;
  wire \icmp_ln260_reg_3062[0]_i_1_n_3 ;
  wire icmp_ln269_reg_3078;
  wire \icmp_ln269_reg_3078[0]_i_2_n_3 ;
  wire \icmp_ln269_reg_3078[0]_i_3_n_3 ;
  wire \icmp_ln269_reg_3078[0]_i_4_n_3 ;
  wire icmp_ln288_1_fu_1246_p2;
  wire icmp_ln288_1_reg_3098;
  wire \icmp_ln288_1_reg_3098[0]_i_10_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_11_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_12_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_13_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_14_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_15_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_16_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_17_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_18_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_19_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_20_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_21_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_22_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_23_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_24_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_3_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_4_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_5_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_6_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_7_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_8_n_3 ;
  wire \icmp_ln288_1_reg_3098[0]_i_9_n_3 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_10 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_4 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_5 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_6 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_7 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_8 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_1_n_9 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_10 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_3 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_4 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_5 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_6 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_7 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_8 ;
  wire \icmp_ln288_1_reg_3098_reg[0]_i_2_n_9 ;
  wire \icmp_ln299_reg_3215[0]_i_2_n_3 ;
  wire \icmp_ln299_reg_3215[0]_i_3_n_3 ;
  wire \icmp_ln299_reg_3215[0]_i_4_n_3 ;
  wire \icmp_ln299_reg_3215[0]_i_5_n_3 ;
  wire \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln299_reg_3215_reg_n_3_[0] ;
  wire [47:0]in;
  wire indvar_flatten_reg_516;
  wire indvar_flatten_reg_5160;
  wire \indvar_flatten_reg_516[8]_i_2_n_3 ;
  wire [8:0]indvar_flatten_reg_516_reg;
  wire int_ap_ready_i_10_n_3;
  wire int_ap_ready_i_11_n_3;
  wire int_ap_ready_i_12_n_3;
  wire int_ap_ready_i_13_n_3;
  wire int_ap_ready_i_14_n_3;
  wire int_ap_ready_i_15_n_3;
  wire int_ap_ready_i_4_n_3;
  wire int_ap_ready_i_5_n_3;
  wire int_ap_ready_i_6_n_3;
  wire int_ap_ready_i_7_n_3;
  wire int_ap_ready_i_8_n_3;
  wire int_ap_ready_i_9_n_3;
  wire int_ap_ready_reg;
  wire int_ap_ready_reg_i_2_n_10;
  wire int_ap_ready_reg_i_2_n_5;
  wire int_ap_ready_reg_i_2_n_6;
  wire int_ap_ready_reg_i_2_n_7;
  wire int_ap_ready_reg_i_2_n_8;
  wire int_ap_ready_reg_i_2_n_9;
  wire \int_vfltCoeff_shift_reg[0] ;
  wire \int_vfltCoeff_shift_reg[0]_0 ;
  wire internal_full_n;
  wire internal_full_n_i_2__15_n_3;
  wire internal_full_n_reg;
  wire [2:0]j_reg_538;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U49_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U50_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U51_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U53_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U54_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U55_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U56_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U57_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U59_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U60_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U61_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U62_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U63_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U65_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U66_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U67_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U68_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U69_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U71_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U72_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U73_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U74_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U75_n_9;
  wire [31:15]offset_1_fu_1232_p2;
  wire [31:0]offset_1_reg_3093;
  wire \offset_1_reg_3093[22]_i_2_n_3 ;
  wire \offset_1_reg_3093[22]_i_3_n_3 ;
  wire \offset_1_reg_3093[22]_i_4_n_3 ;
  wire \offset_1_reg_3093[22]_i_5_n_3 ;
  wire \offset_1_reg_3093[22]_i_6_n_3 ;
  wire \offset_1_reg_3093[22]_i_7_n_3 ;
  wire \offset_1_reg_3093[22]_i_8_n_3 ;
  wire \offset_1_reg_3093[30]_i_2_n_3 ;
  wire \offset_1_reg_3093[30]_i_3_n_3 ;
  wire \offset_1_reg_3093[30]_i_4_n_3 ;
  wire \offset_1_reg_3093[30]_i_5_n_3 ;
  wire \offset_1_reg_3093[30]_i_6_n_3 ;
  wire \offset_1_reg_3093[30]_i_7_n_3 ;
  wire \offset_1_reg_3093[30]_i_8_n_3 ;
  wire \offset_1_reg_3093[30]_i_9_n_3 ;
  wire \offset_1_reg_3093[31]_i_2_n_3 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_10 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_3 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_4 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_5 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_6 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_7 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_8 ;
  wire \offset_1_reg_3093_reg[22]_i_1_n_9 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_10 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_3 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_4 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_5 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_6 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_7 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_8 ;
  wire \offset_1_reg_3093_reg[30]_i_1_n_9 ;
  wire [31:0]offset_4_reg_3148;
  wire \offset_4_reg_3148[15]_i_10_n_3 ;
  wire \offset_4_reg_3148[15]_i_11_n_3 ;
  wire \offset_4_reg_3148[15]_i_12_n_3 ;
  wire \offset_4_reg_3148[15]_i_13_n_3 ;
  wire \offset_4_reg_3148[15]_i_14_n_3 ;
  wire \offset_4_reg_3148[15]_i_15_n_3 ;
  wire \offset_4_reg_3148[15]_i_16_n_3 ;
  wire \offset_4_reg_3148[15]_i_17_n_3 ;
  wire \offset_4_reg_3148[15]_i_2_n_3 ;
  wire \offset_4_reg_3148[15]_i_3_n_3 ;
  wire \offset_4_reg_3148[15]_i_4_n_3 ;
  wire \offset_4_reg_3148[15]_i_5_n_3 ;
  wire \offset_4_reg_3148[15]_i_6_n_3 ;
  wire \offset_4_reg_3148[15]_i_7_n_3 ;
  wire \offset_4_reg_3148[15]_i_8_n_3 ;
  wire \offset_4_reg_3148[15]_i_9_n_3 ;
  wire \offset_4_reg_3148[23]_i_10_n_3 ;
  wire \offset_4_reg_3148[23]_i_11_n_3 ;
  wire \offset_4_reg_3148[23]_i_12_n_3 ;
  wire \offset_4_reg_3148[23]_i_13_n_3 ;
  wire \offset_4_reg_3148[23]_i_14_n_3 ;
  wire \offset_4_reg_3148[23]_i_15_n_3 ;
  wire \offset_4_reg_3148[23]_i_16_n_3 ;
  wire \offset_4_reg_3148[23]_i_17_n_3 ;
  wire \offset_4_reg_3148[23]_i_2_n_3 ;
  wire \offset_4_reg_3148[23]_i_3_n_3 ;
  wire \offset_4_reg_3148[23]_i_4_n_3 ;
  wire \offset_4_reg_3148[23]_i_5_n_3 ;
  wire \offset_4_reg_3148[23]_i_6_n_3 ;
  wire \offset_4_reg_3148[23]_i_7_n_3 ;
  wire \offset_4_reg_3148[23]_i_8_n_3 ;
  wire \offset_4_reg_3148[23]_i_9_n_3 ;
  wire \offset_4_reg_3148[31]_i_10_n_3 ;
  wire \offset_4_reg_3148[31]_i_11_n_3 ;
  wire \offset_4_reg_3148[31]_i_12_n_3 ;
  wire \offset_4_reg_3148[31]_i_13_n_3 ;
  wire \offset_4_reg_3148[31]_i_14_n_3 ;
  wire \offset_4_reg_3148[31]_i_15_n_3 ;
  wire \offset_4_reg_3148[31]_i_16_n_3 ;
  wire \offset_4_reg_3148[31]_i_2_n_3 ;
  wire \offset_4_reg_3148[31]_i_3_n_3 ;
  wire \offset_4_reg_3148[31]_i_4_n_3 ;
  wire \offset_4_reg_3148[31]_i_5_n_3 ;
  wire \offset_4_reg_3148[31]_i_6_n_3 ;
  wire \offset_4_reg_3148[31]_i_7_n_3 ;
  wire \offset_4_reg_3148[31]_i_8_n_3 ;
  wire \offset_4_reg_3148[31]_i_9_n_3 ;
  wire \offset_4_reg_3148[7]_i_10_n_3 ;
  wire \offset_4_reg_3148[7]_i_11_n_3 ;
  wire \offset_4_reg_3148[7]_i_12_n_3 ;
  wire \offset_4_reg_3148[7]_i_13_n_3 ;
  wire \offset_4_reg_3148[7]_i_14_n_3 ;
  wire \offset_4_reg_3148[7]_i_15_n_3 ;
  wire \offset_4_reg_3148[7]_i_16_n_3 ;
  wire \offset_4_reg_3148[7]_i_17_n_3 ;
  wire \offset_4_reg_3148[7]_i_2_n_3 ;
  wire \offset_4_reg_3148[7]_i_3_n_3 ;
  wire \offset_4_reg_3148[7]_i_4_n_3 ;
  wire \offset_4_reg_3148[7]_i_5_n_3 ;
  wire \offset_4_reg_3148[7]_i_6_n_3 ;
  wire \offset_4_reg_3148[7]_i_7_n_3 ;
  wire \offset_4_reg_3148[7]_i_8_n_3 ;
  wire \offset_4_reg_3148[7]_i_9_n_3 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_10 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_11 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_12 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_13 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_14 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_15 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_16 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_17 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_18 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_3 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_4 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_5 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_6 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_7 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_8 ;
  wire \offset_4_reg_3148_reg[15]_i_1_n_9 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_10 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_11 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_12 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_13 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_14 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_15 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_16 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_17 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_18 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_3 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_4 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_5 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_6 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_7 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_8 ;
  wire \offset_4_reg_3148_reg[23]_i_1_n_9 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_10 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_11 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_12 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_13 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_14 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_15 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_16 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_17 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_18 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_4 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_5 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_6 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_7 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_8 ;
  wire \offset_4_reg_3148_reg[31]_i_1_n_9 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_10 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_11 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_12 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_13 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_14 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_15 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_16 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_17 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_18 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_3 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_4 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_5 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_6 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_7 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_8 ;
  wire \offset_4_reg_3148_reg[7]_i_1_n_9 ;
  wire \offset_reg_607_reg_n_3_[0] ;
  wire \offset_reg_607_reg_n_3_[1] ;
  wire \offset_reg_607_reg_n_3_[2] ;
  wire \offset_reg_607_reg_n_3_[3] ;
  wire \offset_reg_607_reg_n_3_[4] ;
  wire \offset_reg_607_reg_n_3_[5] ;
  wire \offset_reg_607_reg_n_3_[6] ;
  wire \offset_reg_607_reg_n_3_[7] ;
  wire \offset_reg_607_reg_n_3_[8] ;
  wire \offset_reg_607_reg_n_3_[9] ;
  wire p_0_in6_in;
  wire p_1_in7_in;
  wire p_1_in9_in;
  wire p_24_in;
  wire p_27_in;
  wire p_33_in;
  wire p_40_in;
  wire [15:0]q00;
  wire [9:0]sel0;
  wire [6:6]select_ln250_1_fu_1118_p3;
  wire [5:0]select_ln250_1_fu_1118_p3__0;
  wire \select_ln250_1_reg_3040[6]_i_2_n_3 ;
  wire \select_ln250_1_reg_3040[6]_i_3_n_3 ;
  wire \select_ln250_1_reg_3040[6]_i_4_n_3 ;
  wire [5:0]select_ln250_1_reg_3040_pp0_iter1_reg;
  wire [6:0]select_ln250_1_reg_3040_reg;
  wire [2:1]select_ln250_fu_1110_p3;
  wire [2:1]select_ln250_reg_3035;
  wire \select_ln250_reg_3035[2]_i_1_n_3 ;
  wire [2:0]select_ln250_reg_3035_pp0_iter1_reg;
  wire [7:0]select_ln301_1_fu_2406_p3;
  wire [7:0]select_ln301_2_fu_2465_p3;
  wire [7:0]select_ln301_3_fu_2524_p3;
  wire [7:0]select_ln301_4_fu_2583_p3;
  wire [7:0]select_ln301_5_fu_2642_p3;
  wire [7:0]select_ln301_fu_2347_p3;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire [10:8]tmp_2_fu_1301_p4;
  wire [8:3]tmp_cast_fu_1136_p3;
  wire [15:0]tmp_fu_1210_p4;
  wire \trunc_ln255_reg_3047[1]_i_2_n_3 ;
  wire \trunc_ln255_reg_3047[2]_i_2_n_3 ;
  wire \trunc_ln255_reg_3047[3]_i_2_n_3 ;
  wire \trunc_ln255_reg_3047[4]_i_2_n_3 ;
  wire \trunc_ln255_reg_3047[5]_i_2_n_3 ;
  wire [15:0]vfltCoeff_q0;
  wire [0:0]vscale_core_polyphase_U0_vfltCoeff_address0;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire [11:0]x_1_fu_1410_p2;
  wire x_reg_619;
  wire x_reg_6190;
  wire [10:0]x_reg_619_reg;
  wire \x_reg_619_reg[11]_i_3_n_10 ;
  wire \x_reg_619_reg[11]_i_3_n_9 ;
  wire \x_reg_619_reg[8]_i_1_n_10 ;
  wire \x_reg_619_reg[8]_i_1_n_3 ;
  wire \x_reg_619_reg[8]_i_1_n_4 ;
  wire \x_reg_619_reg[8]_i_1_n_5 ;
  wire \x_reg_619_reg[8]_i_1_n_6 ;
  wire \x_reg_619_reg[8]_i_1_n_7 ;
  wire \x_reg_619_reg[8]_i_1_n_8 ;
  wire \x_reg_619_reg[8]_i_1_n_9 ;
  wire [11:11]x_reg_619_reg__0;
  wire [11:0]y_1_fu_1193_p2;
  wire [11:0]y_1_reg_3070;
  wire y_1_reg_30700;
  wire \y_1_reg_3070_reg[11]_i_2_n_10 ;
  wire \y_1_reg_3070_reg[11]_i_2_n_9 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_10 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_3 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_4 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_5 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_6 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_7 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_8 ;
  wire \y_1_reg_3070_reg[8]_i_1_n_9 ;
  wire \y_reg_549[11]_i_3_n_3 ;
  wire \y_reg_549[11]_i_4_n_3 ;
  wire \y_reg_549_reg_n_3_[0] ;
  wire \y_reg_549_reg_n_3_[1] ;
  wire [11:0]zext_ln222_reg_3010;
  wire [11:0]zext_ln225_reg_3015_reg;
  wire [5:0]zext_ln242_fu_1291_p1;
  wire [7:7]\NLW_PixArrayLoc_3_reg_3103_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_WriteLocNext_2_reg_3158_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_YLoopSize_reg_3020_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_YLoopSize_reg_3020_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_YLoopSize_reg_3020_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_YLoopSize_reg_3020_reg[11]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_cmp81_i_reg_3172_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp81_i_reg_3172_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_cmp81_i_reg_3172_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_cmp81_i_reg_3172_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln288_1_reg_3098_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln288_1_reg_3098_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:6]NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_int_ap_ready_reg_i_2_O_UNCONNECTED;
  wire [7:0]\NLW_offset_1_reg_3093_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_offset_1_reg_3093_reg[31]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_offset_4_reg_3148_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_x_reg_619_reg[11]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_x_reg_619_reg[11]_i_3_O_UNCONNECTED ;
  wire [7:2]\NLW_y_1_reg_3070_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_1_reg_3070_reg[11]_i_2_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 FiltCoeff_0_U
       (.Q(select_ln250_reg_3035_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .q00(q00),
        .ram_reg_0_63_15_15(select_ln250_1_reg_3040_pp0_iter1_reg),
        .ram_reg_0_63_15_15_0(ap_CS_fsm_pp1_stage0),
        .ram_reg_0_63_15_15_1(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_0_63_15_15_2(FiltCoeff_5_addr_1_reg_3205),
        .vfltCoeff_q0(vfltCoeff_q0));
  FDRE \FiltCoeff_0_addr_1_reg_3180_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\Phase_reg_3153[0]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_3205[0]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_3180_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\Phase_reg_3153[1]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_3205[1]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_3180_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\Phase_reg_3153[2]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_3205[2]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_3180_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\Phase_reg_3153[3]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_3205[3]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_3180_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\Phase_reg_3153[4]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_3205[4]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_3180_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\Phase_reg_3153[5]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_3205[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 FiltCoeff_1_U
       (.Q(select_ln250_reg_3035_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}),
        .ram_reg_0_63_15_15(FiltCoeff_5_addr_1_reg_3205),
        .ram_reg_0_63_15_15_0(select_ln250_1_reg_3040_pp0_iter1_reg),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 FiltCoeff_2_U
       (.Q(select_ln250_reg_3035_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}),
        .ram_reg_0_63_15_15(FiltCoeff_5_addr_1_reg_3205),
        .ram_reg_0_63_15_15_0(select_ln250_1_reg_3040_pp0_iter1_reg),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 FiltCoeff_3_U
       (.Q(select_ln250_reg_3035_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}),
        .ram_reg_0_63_15_15(FiltCoeff_5_addr_1_reg_3205),
        .ram_reg_0_63_15_15_0(select_ln250_1_reg_3040_pp0_iter1_reg),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 FiltCoeff_4_U
       (.Q(select_ln250_reg_3035_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}),
        .ram_reg_0_63_15_15(FiltCoeff_5_addr_1_reg_3205),
        .ram_reg_0_63_15_15_0(select_ln250_1_reg_3040_pp0_iter1_reg),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15 FiltCoeff_5_U
       (.Q(select_ln250_reg_3035_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}),
        .ram_reg_0_63_15_15(FiltCoeff_5_addr_1_reg_3205),
        .ram_reg_0_63_15_15_0(select_ln250_1_reg_3040_pp0_iter1_reg),
        .vfltCoeff_q0(vfltCoeff_q0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GetNewLine_1_reg_3087[0]_i_1 
       (.I0(\GetNewLine_1_reg_3087[0]_i_2_n_3 ),
        .I1(tmp_fu_1210_p4[2]),
        .I2(tmp_fu_1210_p4[3]),
        .I3(tmp_fu_1210_p4[1]),
        .I4(tmp_fu_1210_p4[5]),
        .I5(\GetNewLine_1_reg_3087[0]_i_3_n_3 ),
        .O(p_0_in6_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GetNewLine_1_reg_3087[0]_i_2 
       (.I0(tmp_fu_1210_p4[6]),
        .I1(tmp_fu_1210_p4[13]),
        .I2(tmp_fu_1210_p4[4]),
        .I3(tmp_fu_1210_p4[10]),
        .O(\GetNewLine_1_reg_3087[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GetNewLine_1_reg_3087[0]_i_3 
       (.I0(tmp_fu_1210_p4[11]),
        .I1(tmp_fu_1210_p4[9]),
        .I2(tmp_fu_1210_p4[15]),
        .I3(tmp_fu_1210_p4[8]),
        .I4(\GetNewLine_1_reg_3087[0]_i_4_n_3 ),
        .O(\GetNewLine_1_reg_3087[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GetNewLine_1_reg_3087[0]_i_4 
       (.I0(tmp_fu_1210_p4[0]),
        .I1(tmp_fu_1210_p4[14]),
        .I2(tmp_fu_1210_p4[7]),
        .I3(tmp_fu_1210_p4[12]),
        .O(\GetNewLine_1_reg_3087[0]_i_4_n_3 ));
  FDRE \GetNewLine_1_reg_3087_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in6_in),
        .Q(GetNewLine_1_reg_3087),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GetNewLine_2_reg_3167[0]_i_1 
       (.I0(GetNewLine_1_reg_3087),
        .I1(icmp_ln269_reg_3078),
        .I2(\GetNewLine_reg_560_reg_n_3_[0] ),
        .O(GetNewLine_2_fu_1375_p3));
  FDRE \GetNewLine_2_reg_3167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(GetNewLine_2_fu_1375_p3),
        .Q(GetNewLine_2_reg_3167),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF00F2F2)) 
    \GetNewLine_reg_560[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln260_fu_1183_p2),
        .I2(\GetNewLine_reg_560_reg_n_3_[0] ),
        .I3(GetNewLine_2_reg_3167),
        .I4(ap_CS_fsm_state21),
        .O(\GetNewLine_reg_560[0]_i_1_n_3 ));
  FDRE \GetNewLine_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\GetNewLine_reg_560[0]_i_1_n_3 ),
        .Q(\GetNewLine_reg_560_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [0]),
        .Q(InLines_reg_2992[0]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [10]),
        .Q(InLines_reg_2992[10]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [11]),
        .Q(InLines_reg_2992[11]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [1]),
        .Q(InLines_reg_2992[1]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [2]),
        .Q(InLines_reg_2992[2]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [3]),
        .Q(InLines_reg_2992[3]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [4]),
        .Q(InLines_reg_2992[4]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [5]),
        .Q(InLines_reg_2992[5]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [6]),
        .Q(InLines_reg_2992[6]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [7]),
        .Q(InLines_reg_2992[7]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [8]),
        .Q(InLines_reg_2992[8]),
        .R(1'b0));
  FDRE \InLines_reg_2992_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_2992_reg[11]_0 [9]),
        .Q(InLines_reg_2992[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 LineBuf_val_V_0_U
       (.D({LineBuf_val_V_0_U_n_53,LineBuf_val_V_0_U_n_54,LineBuf_val_V_0_U_n_55,LineBuf_val_V_0_U_n_56,LineBuf_val_V_0_U_n_57,LineBuf_val_V_0_U_n_58,LineBuf_val_V_0_U_n_59,LineBuf_val_V_0_U_n_60}),
        .LineBuf_val_V_0_q1(LineBuf_val_V_0_q1),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_3163(OutputWriteEn_reg_3163),
        .\OutputWriteEn_reg_3163_reg[0] (LineBuf_val_V_0_U_n_51),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .WEA(LineBuf_val_V_1_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] (\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 (\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] (D),
        .ce1(LineBuf_val_V_0_ce1),
        .cmp81_i_reg_3172(cmp81_i_reg_3172),
        .\cmp81_i_reg_3172_reg[0] (\cmp81_i_reg_3172_reg[0]_0 ),
        .\cmp81_i_reg_3172_reg[0]_0 ({LineBuf_val_V_0_U_n_61,LineBuf_val_V_0_U_n_62,LineBuf_val_V_0_U_n_63,LineBuf_val_V_0_U_n_64,LineBuf_val_V_0_U_n_65,LineBuf_val_V_0_U_n_66,LineBuf_val_V_0_U_n_67,LineBuf_val_V_0_U_n_68}),
        .\cmp81_i_reg_3172_reg[0]_1 ({LineBuf_val_V_0_U_n_69,LineBuf_val_V_0_U_n_70,LineBuf_val_V_0_U_n_71,LineBuf_val_V_0_U_n_72,LineBuf_val_V_0_U_n_73,LineBuf_val_V_0_U_n_74,LineBuf_val_V_0_U_n_75,LineBuf_val_V_0_U_n_76}),
        .\cmp81_i_reg_3172_reg[0]_2 ({LineBuf_val_V_0_U_n_77,LineBuf_val_V_0_U_n_78,LineBuf_val_V_0_U_n_79,LineBuf_val_V_0_U_n_80,LineBuf_val_V_0_U_n_81,LineBuf_val_V_0_U_n_82,LineBuf_val_V_0_U_n_83,LineBuf_val_V_0_U_n_84}),
        .\cmp81_i_reg_3172_reg[0]_3 ({LineBuf_val_V_0_U_n_85,LineBuf_val_V_0_U_n_86,LineBuf_val_V_0_U_n_87,LineBuf_val_V_0_U_n_88,LineBuf_val_V_0_U_n_89,LineBuf_val_V_0_U_n_90,LineBuf_val_V_0_U_n_91,LineBuf_val_V_0_U_n_92}),
        .\cmp81_i_reg_3172_reg[0]_4 ({LineBuf_val_V_0_U_n_93,LineBuf_val_V_0_U_n_94,LineBuf_val_V_0_U_n_95,LineBuf_val_V_0_U_n_96,LineBuf_val_V_0_U_n_97,LineBuf_val_V_0_U_n_98,LineBuf_val_V_0_U_n_99,LineBuf_val_V_0_U_n_100}),
        .ram_reg_bram_0(LineBuf_val_V_1_U_n_4),
        .ram_reg_bram_1(LineBuf_val_V_5_U_n_56),
        .ram_reg_bram_1_0(LineBuf_val_V_1_U_n_3),
        .ram_reg_bram_1_1(LineBuf_val_V_1_U_n_5),
        .ram_reg_bram_2(x_reg_619_reg),
        .ram_reg_bram_2_0(SrcYUV422_read_reg_3501),
        .ram_reg_bram_2_1(LineBuf_val_V_0_ce0),
        .ram_reg_bram_2_2(ap_enable_reg_pp1_iter11_reg_n_3),
        .ram_reg_bram_2_3(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_2_4(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \LineBuf_val_V_0_addr_reg_3219[10]_i_1 
       (.I0(p_27_in),
        .I1(ap_condition_pp1_exit_iter0_state9),
        .O(LineBuf_val_V_0_addr_reg_32190));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[0]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[10]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[1]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[2]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[3]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[4]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[5]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[6]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[7]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[8]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(LineBuf_val_V_5_addr_reg_3249[9]),
        .Q(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[0]),
        .Q(LineBuf_val_V_5_addr_reg_3249[0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[10] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[10]),
        .Q(LineBuf_val_V_5_addr_reg_3249[10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[1]),
        .Q(LineBuf_val_V_5_addr_reg_3249[1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[2]),
        .Q(LineBuf_val_V_5_addr_reg_3249[2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[3]),
        .Q(LineBuf_val_V_5_addr_reg_3249[3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[4]),
        .Q(LineBuf_val_V_5_addr_reg_3249[4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[5]),
        .Q(LineBuf_val_V_5_addr_reg_3249[5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[6]),
        .Q(LineBuf_val_V_5_addr_reg_3249[6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[7]),
        .Q(LineBuf_val_V_5_addr_reg_3249[7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[8] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[8]),
        .Q(LineBuf_val_V_5_addr_reg_3249[8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_3219_reg[9] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_32190),
        .D(x_reg_619_reg[9]),
        .Q(LineBuf_val_V_5_addr_reg_3249[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 LineBuf_val_V_1_U
       (.Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630),
        .WEA(LineBuf_val_V_1_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(LineBuf_val_V_1_U_n_3),
        .ap_enable_reg_pp1_iter0_reg_0(LineBuf_val_V_1_U_n_4),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(LineBuf_val_V_1_U_n_5),
        .ce1(LineBuf_val_V_0_ce1),
        .p_27_in(p_27_in),
        .q1(LineBuf_val_V_1_q1),
        .ram_reg_bram_0(\cmp106_i_reg_3114_reg_n_3_[0] ),
        .ram_reg_bram_0_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650),
        .ram_reg_bram_0_1(PixArrayVal_val_V_3_6_reg_3279),
        .ram_reg_bram_0_2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660),
        .ram_reg_bram_0_3(PixArrayVal_val_V_2_6_reg_3271),
        .ram_reg_bram_0_4(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670),
        .ram_reg_bram_0_5(PixArrayVal_val_V_1_6_reg_3263),
        .ram_reg_bram_0_6(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680),
        .ram_reg_bram_0_7(PixArrayVal_val_V_0_6_reg_3255),
        .ram_reg_bram_0_8(LineBuf_val_V_0_U_n_51),
        .ram_reg_bram_0_9(LineBuf_val_V_2_U_n_3),
        .ram_reg_bram_1(LineBuf_val_V_5_U_n_56),
        .ram_reg_bram_1_0(LineBuf_val_V_2_U_n_4),
        .ram_reg_bram_2(PixArray_val_V_5_5_2_reg_3295),
        .ram_reg_bram_2_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640),
        .ram_reg_bram_2_1(PixArrayVal_val_V_4_6_reg_3287),
        .ram_reg_bram_2_2(x_reg_619_reg),
        .ram_reg_bram_2_3(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg),
        .ram_reg_bram_2_4(LineBuf_val_V_0_ce0),
        .we0(p_24_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 LineBuf_val_V_2_U
       (.Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630),
        .WEA(LineBuf_val_V_1_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\brmerge_i_reg_3176_reg[0]_rep__1 (LineBuf_val_V_2_U_n_3),
        .\brmerge_i_reg_3176_reg[0]_rep__1_0 (LineBuf_val_V_2_U_n_4),
        .ce1(LineBuf_val_V_0_ce1),
        .q1(LineBuf_val_V_2_q1),
        .ram_reg_bram_0(\cmp106_i_reg_3114_reg_n_3_[0] ),
        .ram_reg_bram_0_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650),
        .ram_reg_bram_0_1(PixArrayVal_val_V_3_7_reg_3324),
        .ram_reg_bram_0_2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660),
        .ram_reg_bram_0_3(PixArrayVal_val_V_2_7_reg_3317),
        .ram_reg_bram_0_4(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670),
        .ram_reg_bram_0_5(PixArrayVal_val_V_1_7_reg_3310),
        .ram_reg_bram_0_6(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680),
        .ram_reg_bram_0_7(PixArrayVal_val_V_0_7_reg_3303),
        .ram_reg_bram_0_8(LineBuf_val_V_1_U_n_4),
        .ram_reg_bram_1(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .ram_reg_bram_1_0(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_bram_1_1(LineBuf_val_V_0_U_n_51),
        .ram_reg_bram_1_2(LineBuf_val_V_5_U_n_56),
        .ram_reg_bram_1_3(LineBuf_val_V_1_U_n_3),
        .ram_reg_bram_1_4(LineBuf_val_V_1_U_n_5),
        .ram_reg_bram_2(PixArray_val_V_4_5_reg_3338),
        .ram_reg_bram_2_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640),
        .ram_reg_bram_2_1(PixArrayVal_val_V_4_7_reg_3331),
        .ram_reg_bram_2_2(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg),
        .ram_reg_bram_2_3(x_reg_619_reg),
        .ram_reg_bram_2_4(LineBuf_val_V_0_ce0),
        .we0(p_24_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 LineBuf_val_V_3_U
       (.Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630),
        .WEA(LineBuf_val_V_1_U_n_6),
        .ap_clk(ap_clk),
        .ce1(LineBuf_val_V_0_ce1),
        .q1(LineBuf_val_V_3_q1),
        .ram_reg_bram_0(\cmp106_i_reg_3114_reg_n_3_[0] ),
        .ram_reg_bram_0_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650),
        .ram_reg_bram_0_1(PixArrayVal_val_V_3_8_reg_3366),
        .ram_reg_bram_0_10(LineBuf_val_V_1_U_n_4),
        .ram_reg_bram_0_2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660),
        .ram_reg_bram_0_3(\cmp106_i_reg_3114_reg[0]_rep_n_3 ),
        .ram_reg_bram_0_4(PixArrayVal_val_V_2_8_reg_3359),
        .ram_reg_bram_0_5(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670),
        .ram_reg_bram_0_6(PixArrayVal_val_V_1_8_reg_3352),
        .ram_reg_bram_0_7(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680),
        .ram_reg_bram_0_8(PixArrayVal_val_V_0_8_reg_3345),
        .ram_reg_bram_0_9(LineBuf_val_V_2_U_n_3),
        .ram_reg_bram_1(LineBuf_val_V_5_U_n_56),
        .ram_reg_bram_1_0(LineBuf_val_V_2_U_n_4),
        .ram_reg_bram_1_1(LineBuf_val_V_1_U_n_3),
        .ram_reg_bram_1_2(LineBuf_val_V_1_U_n_5),
        .ram_reg_bram_2(PixArray_val_V_3_5_reg_3380),
        .ram_reg_bram_2_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640),
        .ram_reg_bram_2_1(PixArrayVal_val_V_4_8_reg_3373),
        .ram_reg_bram_2_2(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg),
        .ram_reg_bram_2_3(x_reg_619_reg),
        .ram_reg_bram_2_4(LineBuf_val_V_0_ce0),
        .we0(p_24_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 LineBuf_val_V_4_U
       (.Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630),
        .WEA(LineBuf_val_V_1_U_n_6),
        .ap_clk(ap_clk),
        .ce1(LineBuf_val_V_0_ce1),
        .q1(LineBuf_val_V_4_q1),
        .ram_reg_bram_0(\cmp106_i_reg_3114_reg[0]_rep_n_3 ),
        .ram_reg_bram_0_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650),
        .ram_reg_bram_0_1(PixArrayVal_val_V_3_9_reg_3408),
        .ram_reg_bram_0_2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660),
        .ram_reg_bram_0_3(PixArrayVal_val_V_2_9_reg_3401),
        .ram_reg_bram_0_4(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670),
        .ram_reg_bram_0_5(PixArrayVal_val_V_1_9_reg_3394),
        .ram_reg_bram_0_6(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680),
        .ram_reg_bram_0_7(PixArrayVal_val_V_0_9_reg_3387),
        .ram_reg_bram_0_8(LineBuf_val_V_2_U_n_3),
        .ram_reg_bram_0_9(LineBuf_val_V_1_U_n_4),
        .ram_reg_bram_1(LineBuf_val_V_5_U_n_56),
        .ram_reg_bram_1_0(LineBuf_val_V_2_U_n_4),
        .ram_reg_bram_1_1(LineBuf_val_V_1_U_n_3),
        .ram_reg_bram_1_2(LineBuf_val_V_1_U_n_5),
        .ram_reg_bram_2(PixArray_val_V_2_5_reg_3422),
        .ram_reg_bram_2_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640),
        .ram_reg_bram_2_1(PixArrayVal_val_V_4_9_reg_3415),
        .ram_reg_bram_2_2(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg),
        .ram_reg_bram_2_3(x_reg_619_reg),
        .ram_reg_bram_2_4(LineBuf_val_V_0_ce0),
        .we0(p_24_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20 LineBuf_val_V_5_U
       (.A(grp_fu_2661_p0),
        .DSP_A_B_DATA_INST(\brmerge_i_reg_3176_reg[0]_rep_n_3 ),
        .E(p_40_in),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_3163(OutputWriteEn_reg_3163),
        .Q(ap_CS_fsm_pp1_stage0),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .WEA(LineBuf_val_V_1_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(LineBuf_val_V_0_ce0),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .\brmerge_i_reg_3176_reg[0] (grp_fu_2670_p0),
        .\brmerge_i_reg_3176_reg[0]_0 (grp_fu_2679_p0),
        .\brmerge_i_reg_3176_reg[0]_1 (grp_fu_2688_p0),
        .\brmerge_i_reg_3176_reg[0]_2 (grp_fu_2697_p0),
        .\brmerge_i_reg_3176_reg[0]_3 (grp_fu_2706_p0),
        .\brmerge_i_reg_3176_reg[0]_rep__1 (LineBuf_val_V_5_U_n_3),
        .ce1(LineBuf_val_V_0_ce1),
        .p_27_in(p_27_in),
        .ram_reg_bram_0(\cmp106_i_reg_3114_reg[0]_rep_n_3 ),
        .ram_reg_bram_0_0(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650),
        .ram_reg_bram_0_1(PixArrayVal_val_V_3_10_reg_3450),
        .ram_reg_bram_0_2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660),
        .ram_reg_bram_0_3(PixArrayVal_val_V_2_10_reg_3443),
        .ram_reg_bram_0_4(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670),
        .ram_reg_bram_0_5(PixArrayVal_val_V_1_10_reg_3436),
        .ram_reg_bram_0_6(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680),
        .ram_reg_bram_0_7(PixArrayVal_val_V_0_10_reg_3429),
        .ram_reg_bram_0_8(LineBuf_val_V_2_U_n_3),
        .ram_reg_bram_0_9(LineBuf_val_V_1_U_n_4),
        .ram_reg_bram_1(\cmp81_i_reg_3172_reg[0]_0 ),
        .ram_reg_bram_1_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_1_1(ap_enable_reg_pp1_iter11_reg_n_3),
        .ram_reg_bram_1_2(LineBuf_val_V_2_U_n_4),
        .ram_reg_bram_1_3(LineBuf_val_V_1_U_n_3),
        .ram_reg_bram_1_4(LineBuf_val_V_1_U_n_5),
        .ram_reg_bram_2(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .ram_reg_bram_2_0(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .ram_reg_bram_2_1(LineBuf_val_V_0_U_n_51),
        .ram_reg_bram_2_2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630),
        .ram_reg_bram_2_3(PixArray_val_V_1_5_reg_3464),
        .ram_reg_bram_2_4(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640),
        .ram_reg_bram_2_5(PixArrayVal_val_V_4_10_reg_3457),
        .ram_reg_bram_2_6(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_bram_2_7(x_reg_619_reg),
        .ram_reg_bram_2_8(LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg),
        .we0(p_24_in),
        .\x_reg_619_reg[10] (LineBuf_val_V_5_U_n_56));
  FDRE \OutLines_reg_2985_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [0]),
        .Q(OutLines_reg_2985[0]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [10]),
        .Q(OutLines_reg_2985[10]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [11]),
        .Q(OutLines_reg_2985[11]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [1]),
        .Q(OutLines_reg_2985[1]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [2]),
        .Q(OutLines_reg_2985[2]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [3]),
        .Q(OutLines_reg_2985[3]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [4]),
        .Q(OutLines_reg_2985[4]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [5]),
        .Q(OutLines_reg_2985[5]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [6]),
        .Q(OutLines_reg_2985[6]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [7]),
        .Q(OutLines_reg_2985[7]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [8]),
        .Q(OutLines_reg_2985[8]),
        .R(1'b0));
  FDRE \OutLines_reg_2985_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_2985_reg[11]_0 [9]),
        .Q(OutLines_reg_2985[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \OutputWriteEn_reg_3163[0]_i_1 
       (.I0(icmp_ln269_reg_3078),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .O(OutputWriteEn_fu_1370_p2));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \OutputWriteEn_reg_3163[0]_i_10 
       (.I0(tmp_fu_1210_p4[4]),
        .I1(offset_1_reg_3093[20]),
        .I2(tmp_fu_1210_p4[2]),
        .I3(GetNewLine_1_reg_3087),
        .I4(offset_1_reg_3093[18]),
        .O(\OutputWriteEn_reg_3163[0]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OutputWriteEn_reg_3163[0]_i_11 
       (.I0(offset_1_reg_3093[24]),
        .I1(GetNewLine_1_reg_3087),
        .I2(tmp_fu_1210_p4[8]),
        .O(tmp_2_fu_1301_p4[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \OutputWriteEn_reg_3163[0]_i_2 
       (.I0(\OutputWriteEn_reg_3163[0]_i_3_n_3 ),
        .I1(tmp_2_fu_1301_p4[10]),
        .I2(icmp_ln288_1_reg_3098),
        .I3(\OutputWriteEn_reg_3163[0]_i_5_n_3 ),
        .I4(\OutputWriteEn_reg_3163[0]_i_6_n_3 ),
        .I5(\OutputWriteEn_reg_3163[0]_i_7_n_3 ),
        .O(\OutputWriteEn_reg_3163[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \OutputWriteEn_reg_3163[0]_i_3 
       (.I0(offset_1_reg_3093[25]),
        .I1(GetNewLine_1_reg_3087),
        .I2(tmp_fu_1210_p4[9]),
        .I3(offset_1_reg_3093[22]),
        .I4(tmp_fu_1210_p4[6]),
        .I5(\OutputWriteEn_reg_3163[0]_i_8_n_3 ),
        .O(\OutputWriteEn_reg_3163[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OutputWriteEn_reg_3163[0]_i_4 
       (.I0(offset_1_reg_3093[26]),
        .I1(GetNewLine_1_reg_3087),
        .I2(tmp_fu_1210_p4[10]),
        .O(tmp_2_fu_1301_p4[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \OutputWriteEn_reg_3163[0]_i_5 
       (.I0(offset_1_reg_3093[21]),
        .I1(GetNewLine_1_reg_3087),
        .I2(tmp_fu_1210_p4[5]),
        .I3(offset_1_reg_3093[27]),
        .I4(tmp_fu_1210_p4[11]),
        .I5(\OutputWriteEn_reg_3163[0]_i_9_n_3 ),
        .O(\OutputWriteEn_reg_3163[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \OutputWriteEn_reg_3163[0]_i_6 
       (.I0(offset_1_reg_3093[23]),
        .I1(GetNewLine_1_reg_3087),
        .I2(tmp_fu_1210_p4[7]),
        .I3(offset_1_reg_3093[16]),
        .I4(tmp_fu_1210_p4[0]),
        .I5(\OutputWriteEn_reg_3163[0]_i_10_n_3 ),
        .O(\OutputWriteEn_reg_3163[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \OutputWriteEn_reg_3163[0]_i_7 
       (.I0(tmp_fu_1210_p4[1]),
        .I1(offset_1_reg_3093[17]),
        .I2(tmp_2_fu_1301_p4[8]),
        .I3(offset_1_reg_3093[31]),
        .I4(GetNewLine_1_reg_3087),
        .I5(tmp_fu_1210_p4[15]),
        .O(\OutputWriteEn_reg_3163[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \OutputWriteEn_reg_3163[0]_i_8 
       (.I0(tmp_fu_1210_p4[13]),
        .I1(offset_1_reg_3093[29]),
        .I2(tmp_fu_1210_p4[14]),
        .I3(GetNewLine_1_reg_3087),
        .I4(offset_1_reg_3093[30]),
        .O(\OutputWriteEn_reg_3163[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \OutputWriteEn_reg_3163[0]_i_9 
       (.I0(tmp_fu_1210_p4[12]),
        .I1(offset_1_reg_3093[28]),
        .I2(tmp_fu_1210_p4[3]),
        .I3(GetNewLine_1_reg_3087),
        .I4(offset_1_reg_3093[19]),
        .O(\OutputWriteEn_reg_3163[0]_i_9_n_3 ));
  FDRE \OutputWriteEn_reg_3163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(OutputWriteEn_fu_1370_p2),
        .Q(OutputWriteEn_reg_3163),
        .R(1'b0));
  FDRE \PhaseV_reg_595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Phase_reg_3153[0]),
        .Q(\PhaseV_reg_595_reg_n_3_[0] ),
        .R(PhaseV_reg_595));
  FDRE \PhaseV_reg_595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Phase_reg_3153[1]),
        .Q(\PhaseV_reg_595_reg_n_3_[1] ),
        .R(PhaseV_reg_595));
  FDRE \PhaseV_reg_595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Phase_reg_3153[2]),
        .Q(\PhaseV_reg_595_reg_n_3_[2] ),
        .R(PhaseV_reg_595));
  FDRE \PhaseV_reg_595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Phase_reg_3153[3]),
        .Q(\PhaseV_reg_595_reg_n_3_[3] ),
        .R(PhaseV_reg_595));
  FDRE \PhaseV_reg_595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Phase_reg_3153[4]),
        .Q(\PhaseV_reg_595_reg_n_3_[4] ),
        .R(PhaseV_reg_595));
  FDRE \PhaseV_reg_595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Phase_reg_3153[5]),
        .Q(\PhaseV_reg_595_reg_n_3_[5] ),
        .R(PhaseV_reg_595));
  LUT3 #(
    .INIT(8'hB8)) 
    \Phase_reg_3153[0]_i_1 
       (.I0(zext_ln242_fu_1291_p1[0]),
        .I1(icmp_ln269_reg_3078),
        .I2(\PhaseV_reg_595_reg_n_3_[0] ),
        .O(\Phase_reg_3153[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Phase_reg_3153[1]_i_1 
       (.I0(zext_ln242_fu_1291_p1[1]),
        .I1(icmp_ln269_reg_3078),
        .I2(\PhaseV_reg_595_reg_n_3_[1] ),
        .O(\Phase_reg_3153[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Phase_reg_3153[2]_i_1 
       (.I0(zext_ln242_fu_1291_p1[2]),
        .I1(icmp_ln269_reg_3078),
        .I2(\PhaseV_reg_595_reg_n_3_[2] ),
        .O(\Phase_reg_3153[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Phase_reg_3153[3]_i_1 
       (.I0(zext_ln242_fu_1291_p1[3]),
        .I1(icmp_ln269_reg_3078),
        .I2(\PhaseV_reg_595_reg_n_3_[3] ),
        .O(\Phase_reg_3153[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Phase_reg_3153[4]_i_1 
       (.I0(zext_ln242_fu_1291_p1[4]),
        .I1(icmp_ln269_reg_3078),
        .I2(\PhaseV_reg_595_reg_n_3_[4] ),
        .O(\Phase_reg_3153[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Phase_reg_3153[5]_i_1 
       (.I0(zext_ln242_fu_1291_p1[5]),
        .I1(icmp_ln269_reg_3078),
        .I2(\PhaseV_reg_595_reg_n_3_[5] ),
        .O(\Phase_reg_3153[5]_i_1_n_3 ));
  FDRE \Phase_reg_3153_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\Phase_reg_3153[0]_i_1_n_3 ),
        .Q(Phase_reg_3153[0]),
        .R(1'b0));
  FDRE \Phase_reg_3153_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\Phase_reg_3153[1]_i_1_n_3 ),
        .Q(Phase_reg_3153[1]),
        .R(1'b0));
  FDRE \Phase_reg_3153_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\Phase_reg_3153[2]_i_1_n_3 ),
        .Q(Phase_reg_3153[2]),
        .R(1'b0));
  FDRE \Phase_reg_3153_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\Phase_reg_3153[3]_i_1_n_3 ),
        .Q(Phase_reg_3153[3]),
        .R(1'b0));
  FDRE \Phase_reg_3153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\Phase_reg_3153[4]_i_1_n_3 ),
        .Q(Phase_reg_3153[4]),
        .R(1'b0));
  FDRE \Phase_reg_3153_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\Phase_reg_3153[5]_i_1_n_3 ),
        .Q(Phase_reg_3153[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \PixArrayLoc_3_reg_3103[7]_i_2 
       (.I0(PixArrayLoc_reg_572[0]),
        .I1(\icmp_ln269_reg_3078[0]_i_2_n_3 ),
        .I2(p_0_in6_in),
        .O(\PixArrayLoc_3_reg_3103[7]_i_2_n_3 ));
  FDRE \PixArrayLoc_3_reg_3103_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[0]),
        .Q(PixArrayLoc_3_reg_3103[0]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[10]),
        .Q(PixArrayLoc_3_reg_3103[10]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[11]),
        .Q(PixArrayLoc_3_reg_3103[11]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[12]),
        .Q(PixArrayLoc_3_reg_3103[12]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[13]),
        .Q(PixArrayLoc_3_reg_3103[13]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[14]),
        .Q(PixArrayLoc_3_reg_3103[14]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[15]),
        .Q(PixArrayLoc_3_reg_3103[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \PixArrayLoc_3_reg_3103_reg[15]_i_1 
       (.CI(\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_PixArrayLoc_3_reg_3103_reg[15]_i_1_CO_UNCONNECTED [7],\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_4 ,\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_5 ,\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_6 ,\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_7 ,\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_8 ,\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_9 ,\PixArrayLoc_3_reg_3103_reg[15]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_1251_p3[15:8]),
        .S(PixArrayLoc_reg_572[15:8]));
  FDRE \PixArrayLoc_3_reg_3103_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[1]),
        .Q(PixArrayLoc_3_reg_3103[1]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[2]),
        .Q(PixArrayLoc_3_reg_3103[2]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[3]),
        .Q(PixArrayLoc_3_reg_3103[3]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[4]),
        .Q(PixArrayLoc_3_reg_3103[4]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[5]),
        .Q(PixArrayLoc_3_reg_3103[5]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[6]),
        .Q(PixArrayLoc_3_reg_3103[6]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[7]),
        .Q(PixArrayLoc_3_reg_3103[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \PixArrayLoc_3_reg_3103_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_3 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_4 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_5 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_6 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_7 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_8 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_9 ,\PixArrayLoc_3_reg_3103_reg[7]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PixArrayLoc_reg_572[0]}),
        .O(PixArrayLoc_3_fu_1251_p3[7:0]),
        .S({PixArrayLoc_reg_572[7:1],\PixArrayLoc_3_reg_3103[7]_i_2_n_3 }));
  FDRE \PixArrayLoc_3_reg_3103_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[8]),
        .Q(PixArrayLoc_3_reg_3103[8]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_3103_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(PixArrayLoc_3_fu_1251_p3[9]),
        .Q(PixArrayLoc_3_reg_3103[9]),
        .R(1'b0));
  FDRE \PixArrayLoc_reg_572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[0]),
        .Q(PixArrayLoc_reg_572[0]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[10]),
        .Q(PixArrayLoc_reg_572[10]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[11]),
        .Q(PixArrayLoc_reg_572[11]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[12]),
        .Q(PixArrayLoc_reg_572[12]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[13]),
        .Q(PixArrayLoc_reg_572[13]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[14]),
        .Q(PixArrayLoc_reg_572[14]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[15]),
        .Q(PixArrayLoc_reg_572[15]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[1]),
        .Q(PixArrayLoc_reg_572[1]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[2]),
        .Q(PixArrayLoc_reg_572[2]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[3]),
        .Q(PixArrayLoc_reg_572[3]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[4]),
        .Q(PixArrayLoc_reg_572[4]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[5]),
        .Q(PixArrayLoc_reg_572[5]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[6]),
        .Q(PixArrayLoc_reg_572[6]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[7]),
        .Q(PixArrayLoc_reg_572[7]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[8]),
        .Q(PixArrayLoc_reg_572[8]),
        .R(PhaseV_reg_595));
  FDRE \PixArrayLoc_reg_572_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(PixArrayLoc_3_reg_3103[9]),
        .Q(PixArrayLoc_reg_572[9]),
        .R(PhaseV_reg_595));
  LUT2 #(
    .INIT(4'h2)) 
    \PixArrayVal_val_V_0_10_reg_3429[7]_i_1 
       (.I0(p_27_in),
        .I1(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .O(PixArrayVal_val_V_0_10_reg_34290));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[0]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[1]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[2]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[3]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[4]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[5]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[6]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_10_reg_3429_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[7]),
        .Q(PixArrayVal_val_V_0_10_reg_3429[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[0]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[1]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[2]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[3]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[4]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[5]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[6]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_6_reg_3255_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[7]),
        .Q(PixArrayVal_val_V_0_6_reg_3255[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[0]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[1]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[2]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[3]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[4]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[5]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[6]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_7_reg_3303_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[7]),
        .Q(PixArrayVal_val_V_0_7_reg_3303[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[0]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[1]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[2]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[3]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[4]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[5]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[6]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_8_reg_3345_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[7]),
        .Q(PixArrayVal_val_V_0_8_reg_3345[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[0]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[1]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[2]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[3]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[4]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[5]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[6]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_9_reg_3387_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[7]),
        .Q(PixArrayVal_val_V_0_9_reg_3387[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[8]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[9]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[10]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[11]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[12]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[13]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[14]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_10_reg_3436_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[15]),
        .Q(PixArrayVal_val_V_1_10_reg_3436[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[8]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[9]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[10]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[11]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[12]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[13]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[14]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_6_reg_3263_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[15]),
        .Q(PixArrayVal_val_V_1_6_reg_3263[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[8]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[9]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[10]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[11]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[12]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[13]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[14]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_7_reg_3310_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[15]),
        .Q(PixArrayVal_val_V_1_7_reg_3310[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[8]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[9]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[10]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[11]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[12]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[13]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[14]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_8_reg_3352_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[15]),
        .Q(PixArrayVal_val_V_1_8_reg_3352[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[8]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[9]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[10]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[11]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[12]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[13]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[14]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_9_reg_3394_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[15]),
        .Q(PixArrayVal_val_V_1_9_reg_3394[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[16]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[17]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[18]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[19]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[20]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[21]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[22]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_10_reg_3443_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[23]),
        .Q(PixArrayVal_val_V_2_10_reg_3443[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[16]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[17]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[18]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[19]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[20]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[21]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[22]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_6_reg_3271_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[23]),
        .Q(PixArrayVal_val_V_2_6_reg_3271[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[16]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[17]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[18]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[19]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[20]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[21]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[22]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_7_reg_3317_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[23]),
        .Q(PixArrayVal_val_V_2_7_reg_3317[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[16]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[17]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[18]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[19]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[20]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[21]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[22]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_8_reg_3359_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[23]),
        .Q(PixArrayVal_val_V_2_8_reg_3359[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[16]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[17]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[18]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[19]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[20]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[21]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[22]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_2_9_reg_3401_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[23]),
        .Q(PixArrayVal_val_V_2_9_reg_3401[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[24]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[25]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[26]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[27]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[28]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[29]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[30]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_10_reg_3450_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[31]),
        .Q(PixArrayVal_val_V_3_10_reg_3450[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[24]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[25]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[26]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[27]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[28]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[29]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[30]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_6_reg_3279_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[31]),
        .Q(PixArrayVal_val_V_3_6_reg_3279[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[24]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[25]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[26]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[27]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[28]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[29]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[30]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_7_reg_3324_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[31]),
        .Q(PixArrayVal_val_V_3_7_reg_3324[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[24]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[25]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[26]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[27]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[28]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[29]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[30]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_8_reg_3366_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[31]),
        .Q(PixArrayVal_val_V_3_8_reg_3366[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[24]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[25]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[26]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[27]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[28]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[29]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[30]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_3_9_reg_3408_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[31]),
        .Q(PixArrayVal_val_V_3_9_reg_3408[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[32]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[33]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[34]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[35]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[36]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[37]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[38]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_10_reg_3457_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[39]),
        .Q(PixArrayVal_val_V_4_10_reg_3457[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[32]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[33]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[34]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[35]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[36]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[37]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[38]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_6_reg_3287_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[39]),
        .Q(PixArrayVal_val_V_4_6_reg_3287[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[32]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[33]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[34]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[35]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[36]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[37]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[38]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_7_reg_3331_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[39]),
        .Q(PixArrayVal_val_V_4_7_reg_3331[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[32]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[33]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[34]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[35]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[36]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[37]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[38]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_8_reg_3373_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[39]),
        .Q(PixArrayVal_val_V_4_8_reg_3373[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[32]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[33]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[34]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[35]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[36]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[37]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[38]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_4_9_reg_3415_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[39]),
        .Q(PixArrayVal_val_V_4_9_reg_3415[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[40]),
        .Q(PixArray_val_V_1_5_reg_3464[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[41]),
        .Q(PixArray_val_V_1_5_reg_3464[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[42]),
        .Q(PixArray_val_V_1_5_reg_3464[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[43]),
        .Q(PixArray_val_V_1_5_reg_3464[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[44]),
        .Q(PixArray_val_V_1_5_reg_3464[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[45]),
        .Q(PixArray_val_V_1_5_reg_3464[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[46]),
        .Q(PixArray_val_V_1_5_reg_3464[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_5_reg_3464_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_4_q1[47]),
        .Q(PixArray_val_V_1_5_reg_3464[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[40]),
        .Q(PixArray_val_V_2_5_reg_3422[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[41]),
        .Q(PixArray_val_V_2_5_reg_3422[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[42]),
        .Q(PixArray_val_V_2_5_reg_3422[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[43]),
        .Q(PixArray_val_V_2_5_reg_3422[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[44]),
        .Q(PixArray_val_V_2_5_reg_3422[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[45]),
        .Q(PixArray_val_V_2_5_reg_3422[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[46]),
        .Q(PixArray_val_V_2_5_reg_3422[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_5_reg_3422_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_3_q1[47]),
        .Q(PixArray_val_V_2_5_reg_3422[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_920_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]),
        .Q(PixArray_val_V_3_0_0_i_reg_920[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_910_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]),
        .Q(PixArray_val_V_3_1_0_i_reg_910[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]),
        .Q(PixArray_val_V_3_2_0_i_reg_900[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_3_0_i_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]),
        .Q(PixArray_val_V_3_3_0_i_reg_890[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_4_0_i_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]),
        .Q(PixArray_val_V_3_4_0_i_reg_880[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_0_i_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]),
        .Q(PixArray_val_V_3_5_0_i_reg_870[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[40]),
        .Q(PixArray_val_V_3_5_reg_3380[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[41]),
        .Q(PixArray_val_V_3_5_reg_3380[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[42]),
        .Q(PixArray_val_V_3_5_reg_3380[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[43]),
        .Q(PixArray_val_V_3_5_reg_3380[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[44]),
        .Q(PixArray_val_V_3_5_reg_3380[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[45]),
        .Q(PixArray_val_V_3_5_reg_3380[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[46]),
        .Q(PixArray_val_V_3_5_reg_3380[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_5_reg_3380_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_2_q1[47]),
        .Q(PixArray_val_V_3_5_reg_3380[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[0]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[1]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[2]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[3]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[4]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[5]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[6]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_860[7]),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_860_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]),
        .Q(PixArray_val_V_4_0_0_i_reg_860[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[0]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[1]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[2]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[3]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[4]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[5]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[6]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_850[7]),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]),
        .Q(PixArray_val_V_4_1_0_i_reg_850[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[0]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[1]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[2]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[3]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[4]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[5]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[6]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_840[7]),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]),
        .Q(PixArray_val_V_4_2_0_i_reg_840[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[0]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[1]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[2]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[3]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[4]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[5]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[6]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_3_0_i_reg_830[7]),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_3_0_i_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]),
        .Q(PixArray_val_V_4_3_0_i_reg_830[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[0]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[1]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[2]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[3]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[4]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[5]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[6]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_4_0_i_reg_820[7]),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_4_0_i_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]),
        .Q(PixArray_val_V_4_4_0_i_reg_820[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[0]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[1]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[2]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[3]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[4]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[5]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[6]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_5_0_i_reg_810[7]),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_0_i_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]),
        .Q(PixArray_val_V_4_5_0_i_reg_810[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[40]),
        .Q(PixArray_val_V_4_5_reg_3338[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[41]),
        .Q(PixArray_val_V_4_5_reg_3338[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[42]),
        .Q(PixArray_val_V_4_5_reg_3338[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[43]),
        .Q(PixArray_val_V_4_5_reg_3338[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[44]),
        .Q(PixArray_val_V_4_5_reg_3338[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[45]),
        .Q(PixArray_val_V_4_5_reg_3338[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[46]),
        .Q(PixArray_val_V_4_5_reg_3338[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_5_reg_3338_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_1_q1[47]),
        .Q(PixArray_val_V_4_5_reg_3338[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[0]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[1]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[2]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[3]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[4]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[5]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[6]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799[7]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[0]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[1]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[2]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[3]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[4]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[5]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[6]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg[7]),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]),
        .Q(PixArray_val_V_5_0_1_i_reg_799[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[0]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[1]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[2]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[3]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[4]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[5]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[6]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788[7]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[0]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[1]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[2]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[3]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[4]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[5]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[6]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg[7]),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]),
        .Q(PixArray_val_V_5_1_1_i_reg_788[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[0]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[1]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[2]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[3]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[4]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[5]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[6]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777[7]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[0]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[1]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[2]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[3]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[4]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[5]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[6]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg[7]),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]),
        .Q(PixArray_val_V_5_2_1_i_reg_777[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[0]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[1]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[2]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[3]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[4]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[5]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[6]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766[7]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[0]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[1]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[2]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[3]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[4]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[5]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[6]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg[7]),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_3_1_i_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]),
        .Q(PixArray_val_V_5_3_1_i_reg_766[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[0]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[1]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[2]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[3]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[4]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[5]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[6]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755[7]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[0]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[1]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[2]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[3]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[4]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[5]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[6]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg[7]),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_4_1_i_reg_755_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]),
        .Q(PixArray_val_V_5_4_1_i_reg_755[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[0]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[1]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[2]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[3]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[4]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[5]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[6]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744[7]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[0]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[1]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[2]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[3]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[4]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[5]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[6]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg[7]),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_1_i_reg_744_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_2_0_0_i_reg_9800),
        .D(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]),
        .Q(PixArray_val_V_5_5_1_i_reg_744[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[40]),
        .Q(PixArray_val_V_5_5_2_reg_3295[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[41]),
        .Q(PixArray_val_V_5_5_2_reg_3295[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[42]),
        .Q(PixArray_val_V_5_5_2_reg_3295[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[43]),
        .Q(PixArray_val_V_5_5_2_reg_3295[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[44]),
        .Q(PixArray_val_V_5_5_2_reg_3295[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[45]),
        .Q(PixArray_val_V_5_5_2_reg_3295[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[46]),
        .Q(PixArray_val_V_5_5_2_reg_3295[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_5_2_reg_3295_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_0_10_reg_34290),
        .D(LineBuf_val_V_0_q1[47]),
        .Q(PixArray_val_V_5_5_2_reg_3295[7]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [0]),
        .Q(Rate_reg_2999[0]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [10]),
        .Q(Rate_reg_2999[10]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [11]),
        .Q(Rate_reg_2999[11]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [12]),
        .Q(Rate_reg_2999[12]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [13]),
        .Q(Rate_reg_2999[13]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [14]),
        .Q(Rate_reg_2999[14]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [15]),
        .Q(Rate_reg_2999[15]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [16]),
        .Q(Rate_reg_2999[16]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [17]),
        .Q(Rate_reg_2999[17]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [18]),
        .Q(Rate_reg_2999[18]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [19]),
        .Q(Rate_reg_2999[19]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [1]),
        .Q(Rate_reg_2999[1]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [20]),
        .Q(Rate_reg_2999[20]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [21]),
        .Q(Rate_reg_2999[21]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [22]),
        .Q(Rate_reg_2999[22]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [23]),
        .Q(Rate_reg_2999[23]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [24]),
        .Q(Rate_reg_2999[24]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [25]),
        .Q(Rate_reg_2999[25]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [26]),
        .Q(Rate_reg_2999[26]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [27]),
        .Q(Rate_reg_2999[27]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [28]),
        .Q(Rate_reg_2999[28]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [29]),
        .Q(Rate_reg_2999[29]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [2]),
        .Q(Rate_reg_2999[2]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [30]),
        .Q(Rate_reg_2999[30]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [31]),
        .Q(Rate_reg_2999[31]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [3]),
        .Q(Rate_reg_2999[3]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [4]),
        .Q(Rate_reg_2999[4]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [5]),
        .Q(Rate_reg_2999[5]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [6]),
        .Q(Rate_reg_2999[6]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [7]),
        .Q(Rate_reg_2999[7]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [8]),
        .Q(Rate_reg_2999[8]),
        .R(1'b0));
  FDRE \Rate_reg_2999_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_2999_reg[31]_0 [9]),
        .Q(Rate_reg_2999[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2A000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(OutYUV_full_n),
        .I1(\cmp81_i_reg_3172_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(SrcYUV422_empty_n),
        .I4(ap_enable_reg_pp1_iter11_reg_n_3),
        .I5(OutputWriteEn_reg_3163),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h2000)) 
    \SrcYUV422_read_reg_3501[47]_i_1 
       (.I0(p_27_in),
        .I1(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .I2(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I3(cmp81_i_reg_3172),
        .O(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ));
  FDRE \SrcYUV422_read_reg_3501_reg[0] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[0]),
        .Q(SrcYUV422_read_reg_3501[0]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[10] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[10]),
        .Q(SrcYUV422_read_reg_3501[10]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[11] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[11]),
        .Q(SrcYUV422_read_reg_3501[11]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[12] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[12]),
        .Q(SrcYUV422_read_reg_3501[12]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[13] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[13]),
        .Q(SrcYUV422_read_reg_3501[13]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[14] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[14]),
        .Q(SrcYUV422_read_reg_3501[14]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[15] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[15]),
        .Q(SrcYUV422_read_reg_3501[15]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[16] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[16]),
        .Q(SrcYUV422_read_reg_3501[16]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[17] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[17]),
        .Q(SrcYUV422_read_reg_3501[17]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[18] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[18]),
        .Q(SrcYUV422_read_reg_3501[18]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[19] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[19]),
        .Q(SrcYUV422_read_reg_3501[19]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[1] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[1]),
        .Q(SrcYUV422_read_reg_3501[1]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[20] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[20]),
        .Q(SrcYUV422_read_reg_3501[20]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[21] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[21]),
        .Q(SrcYUV422_read_reg_3501[21]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[22] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[22]),
        .Q(SrcYUV422_read_reg_3501[22]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[23] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[23]),
        .Q(SrcYUV422_read_reg_3501[23]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[24] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[24]),
        .Q(SrcYUV422_read_reg_3501[24]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[25] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[25]),
        .Q(SrcYUV422_read_reg_3501[25]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[26] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[26]),
        .Q(SrcYUV422_read_reg_3501[26]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[27] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[27]),
        .Q(SrcYUV422_read_reg_3501[27]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[28] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[28]),
        .Q(SrcYUV422_read_reg_3501[28]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[29] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[29]),
        .Q(SrcYUV422_read_reg_3501[29]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[2] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[2]),
        .Q(SrcYUV422_read_reg_3501[2]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[30] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[30]),
        .Q(SrcYUV422_read_reg_3501[30]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[31] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[31]),
        .Q(SrcYUV422_read_reg_3501[31]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[32] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[32]),
        .Q(SrcYUV422_read_reg_3501[32]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[33] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[33]),
        .Q(SrcYUV422_read_reg_3501[33]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[34] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[34]),
        .Q(SrcYUV422_read_reg_3501[34]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[35] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[35]),
        .Q(SrcYUV422_read_reg_3501[35]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[36] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[36]),
        .Q(SrcYUV422_read_reg_3501[36]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[37] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[37]),
        .Q(SrcYUV422_read_reg_3501[37]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[38] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[38]),
        .Q(SrcYUV422_read_reg_3501[38]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[39] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[39]),
        .Q(SrcYUV422_read_reg_3501[39]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[3] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[3]),
        .Q(SrcYUV422_read_reg_3501[3]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[40] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[40]),
        .Q(SrcYUV422_read_reg_3501[40]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[41] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[41]),
        .Q(SrcYUV422_read_reg_3501[41]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[42] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[42]),
        .Q(SrcYUV422_read_reg_3501[42]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[43] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[43]),
        .Q(SrcYUV422_read_reg_3501[43]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[44] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[44]),
        .Q(SrcYUV422_read_reg_3501[44]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[45] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[45]),
        .Q(SrcYUV422_read_reg_3501[45]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[46] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[46]),
        .Q(SrcYUV422_read_reg_3501[46]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[47] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[47]),
        .Q(SrcYUV422_read_reg_3501[47]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[4] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[4]),
        .Q(SrcYUV422_read_reg_3501[4]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[5] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[5]),
        .Q(SrcYUV422_read_reg_3501[5]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[6] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[6]),
        .Q(SrcYUV422_read_reg_3501[6]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[7] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[7]),
        .Q(SrcYUV422_read_reg_3501[7]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[8] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[8]),
        .Q(SrcYUV422_read_reg_3501[8]),
        .R(1'b0));
  FDRE \SrcYUV422_read_reg_3501_reg[9] 
       (.C(ap_clk),
        .CE(\SrcYUV422_read_reg_3501[47]_i_1_n_3 ),
        .D(D[9]),
        .Q(SrcYUV422_read_reg_3501[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \WriteLocNext_2_reg_3158[7]_i_2 
       (.I0(WriteLocNext_3_reg_583[0]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(icmp_ln269_reg_3078),
        .O(\WriteLocNext_2_reg_3158[7]_i_2_n_3 ));
  FDRE \WriteLocNext_2_reg_3158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[0]),
        .Q(WriteLocNext_2_reg_3158[0]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[10]),
        .Q(WriteLocNext_2_reg_3158[10]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[11]),
        .Q(WriteLocNext_2_reg_3158[11]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[12]),
        .Q(WriteLocNext_2_reg_3158[12]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[13]),
        .Q(WriteLocNext_2_reg_3158[13]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[14]),
        .Q(WriteLocNext_2_reg_3158[14]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[15]),
        .Q(WriteLocNext_2_reg_3158[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \WriteLocNext_2_reg_3158_reg[15]_i_1 
       (.CI(\WriteLocNext_2_reg_3158_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\WriteLocNext_2_reg_3158_reg[15]_i_1_n_3 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_4 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_5 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_6 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_7 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_8 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_9 ,\WriteLocNext_2_reg_3158_reg[15]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1363_p3[15:8]),
        .S(WriteLocNext_3_reg_583[15:8]));
  FDRE \WriteLocNext_2_reg_3158_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[16]),
        .Q(WriteLocNext_2_reg_3158[16]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[17]),
        .Q(WriteLocNext_2_reg_3158[17]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[18]),
        .Q(WriteLocNext_2_reg_3158[18]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[19]),
        .Q(WriteLocNext_2_reg_3158[19]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[1]),
        .Q(WriteLocNext_2_reg_3158[1]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[20]),
        .Q(WriteLocNext_2_reg_3158[20]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[21]),
        .Q(WriteLocNext_2_reg_3158[21]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[22]),
        .Q(WriteLocNext_2_reg_3158[22]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[23]),
        .Q(WriteLocNext_2_reg_3158[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \WriteLocNext_2_reg_3158_reg[23]_i_1 
       (.CI(\WriteLocNext_2_reg_3158_reg[15]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\WriteLocNext_2_reg_3158_reg[23]_i_1_n_3 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_4 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_5 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_6 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_7 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_8 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_9 ,\WriteLocNext_2_reg_3158_reg[23]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1363_p3[23:16]),
        .S(WriteLocNext_3_reg_583[23:16]));
  FDRE \WriteLocNext_2_reg_3158_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[24]),
        .Q(WriteLocNext_2_reg_3158[24]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[25]),
        .Q(WriteLocNext_2_reg_3158[25]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[26]),
        .Q(WriteLocNext_2_reg_3158[26]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[27]),
        .Q(WriteLocNext_2_reg_3158[27]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[28]),
        .Q(WriteLocNext_2_reg_3158[28]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[29]),
        .Q(WriteLocNext_2_reg_3158[29]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[2]),
        .Q(WriteLocNext_2_reg_3158[2]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[30]),
        .Q(WriteLocNext_2_reg_3158[30]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[31]),
        .Q(WriteLocNext_2_reg_3158[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \WriteLocNext_2_reg_3158_reg[31]_i_1 
       (.CI(\WriteLocNext_2_reg_3158_reg[23]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_WriteLocNext_2_reg_3158_reg[31]_i_1_CO_UNCONNECTED [7],\WriteLocNext_2_reg_3158_reg[31]_i_1_n_4 ,\WriteLocNext_2_reg_3158_reg[31]_i_1_n_5 ,\WriteLocNext_2_reg_3158_reg[31]_i_1_n_6 ,\WriteLocNext_2_reg_3158_reg[31]_i_1_n_7 ,\WriteLocNext_2_reg_3158_reg[31]_i_1_n_8 ,\WriteLocNext_2_reg_3158_reg[31]_i_1_n_9 ,\WriteLocNext_2_reg_3158_reg[31]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1363_p3[31:24]),
        .S(WriteLocNext_3_reg_583[31:24]));
  FDRE \WriteLocNext_2_reg_3158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[3]),
        .Q(WriteLocNext_2_reg_3158[3]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[4]),
        .Q(WriteLocNext_2_reg_3158[4]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[5]),
        .Q(WriteLocNext_2_reg_3158[5]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[6]),
        .Q(WriteLocNext_2_reg_3158[6]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[7]),
        .Q(WriteLocNext_2_reg_3158[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \WriteLocNext_2_reg_3158_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\WriteLocNext_2_reg_3158_reg[7]_i_1_n_3 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_4 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_5 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_6 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_7 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_8 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_9 ,\WriteLocNext_2_reg_3158_reg[7]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WriteLocNext_3_reg_583[0]}),
        .O(WriteLocNext_2_fu_1363_p3[7:0]),
        .S({WriteLocNext_3_reg_583[7:1],\WriteLocNext_2_reg_3158[7]_i_2_n_3 }));
  FDRE \WriteLocNext_2_reg_3158_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[8]),
        .Q(WriteLocNext_2_reg_3158[8]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_3158_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(WriteLocNext_2_fu_1363_p3[9]),
        .Q(WriteLocNext_2_reg_3158[9]),
        .R(1'b0));
  FDRE \WriteLocNext_3_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[0]),
        .Q(WriteLocNext_3_reg_583[0]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[10]),
        .Q(WriteLocNext_3_reg_583[10]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[11]),
        .Q(WriteLocNext_3_reg_583[11]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[12]),
        .Q(WriteLocNext_3_reg_583[12]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[13]),
        .Q(WriteLocNext_3_reg_583[13]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[14]),
        .Q(WriteLocNext_3_reg_583[14]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[15]),
        .Q(WriteLocNext_3_reg_583[15]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[16]),
        .Q(WriteLocNext_3_reg_583[16]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[17]),
        .Q(WriteLocNext_3_reg_583[17]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[18]),
        .Q(WriteLocNext_3_reg_583[18]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[19]),
        .Q(WriteLocNext_3_reg_583[19]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[1]),
        .Q(WriteLocNext_3_reg_583[1]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[20]),
        .Q(WriteLocNext_3_reg_583[20]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[21]),
        .Q(WriteLocNext_3_reg_583[21]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[22]),
        .Q(WriteLocNext_3_reg_583[22]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[23]),
        .Q(WriteLocNext_3_reg_583[23]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[24]),
        .Q(WriteLocNext_3_reg_583[24]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[25]),
        .Q(WriteLocNext_3_reg_583[25]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[26]),
        .Q(WriteLocNext_3_reg_583[26]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[27]),
        .Q(WriteLocNext_3_reg_583[27]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[28]),
        .Q(WriteLocNext_3_reg_583[28]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[29]),
        .Q(WriteLocNext_3_reg_583[29]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[2]),
        .Q(WriteLocNext_3_reg_583[2]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[30]),
        .Q(WriteLocNext_3_reg_583[30]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[31]),
        .Q(WriteLocNext_3_reg_583[31]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[3]),
        .Q(WriteLocNext_3_reg_583[3]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[4]),
        .Q(WriteLocNext_3_reg_583[4]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[5]),
        .Q(WriteLocNext_3_reg_583[5]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[6]),
        .Q(WriteLocNext_3_reg_583[6]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[7]),
        .Q(WriteLocNext_3_reg_583[7]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[8]),
        .Q(WriteLocNext_3_reg_583[8]),
        .R(PhaseV_reg_595));
  FDRE \WriteLocNext_3_reg_583_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(WriteLocNext_2_reg_3158[9]),
        .Q(WriteLocNext_3_reg_583[9]),
        .R(PhaseV_reg_595));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    \XLoopSize_reg_3004[0]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_0 [0]),
        .I1(\XLoopSize_reg_3004_reg[7]_1 [0]),
        .I2(\XLoopSize_reg_3004_reg[0]_0 [1]),
        .I3(\XLoopSize_reg_3004_reg[0]_0 [0]),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [1]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [1]),
        .O(add_ln227_fu_1048_p2[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \XLoopSize_reg_3004[10]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[11]_0 [3]),
        .I1(\XLoopSize_reg_3004[11]_i_2_n_3 ),
        .I2(\XLoopSize_reg_3004_reg[11]_0 [4]),
        .I3(\XLoopSize_reg_3004_reg[11]_0 [5]),
        .I4(\XLoopSize_reg_3004_reg[11]_0 [6]),
        .I5(\XLoopSize_reg_3004_reg[11]_0 [7]),
        .O(add_ln227_fu_1048_p2[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \XLoopSize_reg_3004[11]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[11]_0 [5]),
        .I1(\XLoopSize_reg_3004_reg[11]_0 [6]),
        .I2(\XLoopSize_reg_3004_reg[11]_0 [7]),
        .I3(\XLoopSize_reg_3004_reg[11]_0 [4]),
        .I4(\XLoopSize_reg_3004[11]_i_2_n_3 ),
        .I5(\XLoopSize_reg_3004_reg[11]_0 [3]),
        .O(add_ln227_fu_1048_p2[12]));
  LUT6 #(
    .INIT(64'h8880080000000000)) 
    \XLoopSize_reg_3004[11]_i_2 
       (.I0(\XLoopSize_reg_3004_reg[11]_0 [1]),
        .I1(\XLoopSize_reg_3004[4]_i_2_n_3 ),
        .I2(shiftReg_addr),
        .I3(\XLoopSize_reg_3004_reg[7]_0 [4]),
        .I4(\XLoopSize_reg_3004_reg[7]_1 [4]),
        .I5(\XLoopSize_reg_3004_reg[11]_0 [2]),
        .O(\XLoopSize_reg_3004[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h53F35FFFAC0CA000)) 
    \XLoopSize_reg_3004[1]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [1]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [1]),
        .I2(shiftReg_addr),
        .I3(\XLoopSize_reg_3004_reg[7]_1 [0]),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [0]),
        .I5(\XLoopSize_reg_3004_reg[11]_0 [0]),
        .O(add_ln227_fu_1048_p2[2]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \XLoopSize_reg_3004[2]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [2]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [2]),
        .I2(\XLoopSize_reg_3004[2]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [3]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [3]),
        .O(add_ln227_fu_1048_p2[3]));
  LUT6 #(
    .INIT(64'hACAA0C00A0AA0000)) 
    \XLoopSize_reg_3004[2]_i_2 
       (.I0(\XLoopSize_reg_3004_reg[7]_0 [0]),
        .I1(\XLoopSize_reg_3004_reg[7]_1 [0]),
        .I2(\XLoopSize_reg_3004_reg[0]_0 [1]),
        .I3(\XLoopSize_reg_3004_reg[0]_0 [0]),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [1]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [1]),
        .O(\XLoopSize_reg_3004[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \XLoopSize_reg_3004[3]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [3]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [3]),
        .I2(\XLoopSize_reg_3004[3]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [4]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [4]),
        .O(add_ln227_fu_1048_p2[4]));
  LUT6 #(
    .INIT(64'hAC0CA00000000000)) 
    \XLoopSize_reg_3004[3]_i_2 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [1]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [1]),
        .I2(shiftReg_addr),
        .I3(\XLoopSize_reg_3004_reg[7]_1 [0]),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [0]),
        .I5(\XLoopSize_reg_3004_reg[11]_0 [0]),
        .O(\XLoopSize_reg_3004[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \XLoopSize_reg_3004[4]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [4]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [4]),
        .I2(\XLoopSize_reg_3004[4]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [5]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [5]),
        .O(add_ln227_fu_1048_p2[5]));
  LUT6 #(
    .INIT(64'hA0C0A00000C00000)) 
    \XLoopSize_reg_3004[4]_i_2 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [2]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [2]),
        .I2(\XLoopSize_reg_3004[2]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [3]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [3]),
        .O(\XLoopSize_reg_3004[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \XLoopSize_reg_3004[5]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [5]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [5]),
        .I2(\XLoopSize_reg_3004[5]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [6]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [6]),
        .O(add_ln227_fu_1048_p2[6]));
  LUT6 #(
    .INIT(64'hA0C0A00000C00000)) 
    \XLoopSize_reg_3004[5]_i_2 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [3]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [3]),
        .I2(\XLoopSize_reg_3004[3]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [4]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [4]),
        .O(\XLoopSize_reg_3004[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \XLoopSize_reg_3004[6]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [6]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [6]),
        .I2(\XLoopSize_reg_3004[6]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [7]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [7]),
        .O(add_ln227_fu_1048_p2[7]));
  LUT6 #(
    .INIT(64'hA0C0A00000C00000)) 
    \XLoopSize_reg_3004[6]_i_2 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [4]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [4]),
        .I2(\XLoopSize_reg_3004[4]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [5]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [5]),
        .O(\XLoopSize_reg_3004[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \XLoopSize_reg_3004[7]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[7]_1 [7]),
        .I1(\XLoopSize_reg_3004_reg[7]_0 [7]),
        .I2(\XLoopSize_reg_3004[11]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\XLoopSize_reg_3004_reg[7]_0 [8]),
        .I5(\XLoopSize_reg_3004_reg[7]_1 [8]),
        .O(add_ln227_fu_1048_p2[8]));
  LUT6 #(
    .INIT(64'h777FF7FF88800800)) 
    \XLoopSize_reg_3004[8]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[11]_0 [4]),
        .I1(\XLoopSize_reg_3004[11]_i_2_n_3 ),
        .I2(shiftReg_addr),
        .I3(\XLoopSize_reg_3004_reg[7]_0 [7]),
        .I4(\XLoopSize_reg_3004_reg[7]_1 [7]),
        .I5(\XLoopSize_reg_3004_reg[11]_0 [5]),
        .O(add_ln227_fu_1048_p2[9]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \XLoopSize_reg_3004[9]_i_1 
       (.I0(\XLoopSize_reg_3004_reg[11]_0 [5]),
        .I1(\XLoopSize_reg_3004_reg[11]_0 [3]),
        .I2(\XLoopSize_reg_3004[11]_i_2_n_3 ),
        .I3(\XLoopSize_reg_3004_reg[11]_0 [4]),
        .I4(\XLoopSize_reg_3004_reg[11]_0 [6]),
        .O(add_ln227_fu_1048_p2[10]));
  FDRE \XLoopSize_reg_3004_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[1]),
        .Q(XLoopSize_reg_3004[0]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[11]),
        .Q(XLoopSize_reg_3004[10]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[12]),
        .Q(XLoopSize_reg_3004[11]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[2]),
        .Q(XLoopSize_reg_3004[1]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[3]),
        .Q(XLoopSize_reg_3004[2]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[4]),
        .Q(XLoopSize_reg_3004[3]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[5]),
        .Q(XLoopSize_reg_3004[4]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[6]),
        .Q(XLoopSize_reg_3004[5]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[7]),
        .Q(XLoopSize_reg_3004[6]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[8]),
        .Q(XLoopSize_reg_3004[7]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[9]),
        .Q(XLoopSize_reg_3004[8]),
        .R(1'b0));
  FDRE \XLoopSize_reg_3004_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln227_fu_1048_p2[10]),
        .Q(XLoopSize_reg_3004[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1B)) 
    \YLoopSize_reg_3020[0]_i_1 
       (.I0(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .I1(InLines_reg_2992[0]),
        .I2(OutLines_reg_2985[0]),
        .O(YLoopSize_fu_1080_p2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \YLoopSize_reg_3020[0]_i_10 
       (.I0(OutLines_reg_2985[8]),
        .I1(InLines_reg_2992[8]),
        .I2(OutLines_reg_2985[9]),
        .I3(InLines_reg_2992[9]),
        .O(\YLoopSize_reg_3020[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \YLoopSize_reg_3020[0]_i_11 
       (.I0(OutLines_reg_2985[6]),
        .I1(InLines_reg_2992[6]),
        .I2(OutLines_reg_2985[7]),
        .I3(InLines_reg_2992[7]),
        .O(\YLoopSize_reg_3020[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \YLoopSize_reg_3020[0]_i_12 
       (.I0(OutLines_reg_2985[4]),
        .I1(InLines_reg_2992[4]),
        .I2(OutLines_reg_2985[5]),
        .I3(InLines_reg_2992[5]),
        .O(\YLoopSize_reg_3020[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \YLoopSize_reg_3020[0]_i_13 
       (.I0(OutLines_reg_2985[2]),
        .I1(InLines_reg_2992[2]),
        .I2(OutLines_reg_2985[3]),
        .I3(InLines_reg_2992[3]),
        .O(\YLoopSize_reg_3020[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \YLoopSize_reg_3020[0]_i_14 
       (.I0(OutLines_reg_2985[0]),
        .I1(InLines_reg_2992[0]),
        .I2(OutLines_reg_2985[1]),
        .I3(InLines_reg_2992[1]),
        .O(\YLoopSize_reg_3020[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \YLoopSize_reg_3020[0]_i_3 
       (.I0(OutLines_reg_2985[10]),
        .I1(InLines_reg_2992[10]),
        .I2(InLines_reg_2992[11]),
        .I3(OutLines_reg_2985[11]),
        .O(\YLoopSize_reg_3020[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \YLoopSize_reg_3020[0]_i_4 
       (.I0(OutLines_reg_2985[8]),
        .I1(InLines_reg_2992[8]),
        .I2(InLines_reg_2992[9]),
        .I3(OutLines_reg_2985[9]),
        .O(\YLoopSize_reg_3020[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \YLoopSize_reg_3020[0]_i_5 
       (.I0(OutLines_reg_2985[6]),
        .I1(InLines_reg_2992[6]),
        .I2(InLines_reg_2992[7]),
        .I3(OutLines_reg_2985[7]),
        .O(\YLoopSize_reg_3020[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \YLoopSize_reg_3020[0]_i_6 
       (.I0(OutLines_reg_2985[4]),
        .I1(InLines_reg_2992[4]),
        .I2(InLines_reg_2992[5]),
        .I3(OutLines_reg_2985[5]),
        .O(\YLoopSize_reg_3020[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \YLoopSize_reg_3020[0]_i_7 
       (.I0(OutLines_reg_2985[2]),
        .I1(InLines_reg_2992[2]),
        .I2(InLines_reg_2992[3]),
        .I3(OutLines_reg_2985[3]),
        .O(\YLoopSize_reg_3020[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \YLoopSize_reg_3020[0]_i_8 
       (.I0(OutLines_reg_2985[0]),
        .I1(InLines_reg_2992[0]),
        .I2(InLines_reg_2992[1]),
        .I3(OutLines_reg_2985[1]),
        .O(\YLoopSize_reg_3020[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \YLoopSize_reg_3020[0]_i_9 
       (.I0(OutLines_reg_2985[10]),
        .I1(InLines_reg_2992[10]),
        .I2(OutLines_reg_2985[11]),
        .I3(InLines_reg_2992[11]),
        .O(\YLoopSize_reg_3020[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[11]_i_2 
       (.I0(OutLines_reg_2985[11]),
        .I1(InLines_reg_2992[11]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[11]_i_3 
       (.I0(OutLines_reg_2985[10]),
        .I1(InLines_reg_2992[10]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[11]_i_4 
       (.I0(OutLines_reg_2985[9]),
        .I1(InLines_reg_2992[9]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[9]));
  LUT3 #(
    .INIT(8'h53)) 
    \YLoopSize_reg_3020[8]_i_10 
       (.I0(OutLines_reg_2985[1]),
        .I1(InLines_reg_2992[1]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(\YLoopSize_reg_3020[8]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_2 
       (.I0(OutLines_reg_2985[0]),
        .I1(InLines_reg_2992[0]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_3 
       (.I0(OutLines_reg_2985[8]),
        .I1(InLines_reg_2992[8]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_4 
       (.I0(OutLines_reg_2985[7]),
        .I1(InLines_reg_2992[7]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_5 
       (.I0(OutLines_reg_2985[6]),
        .I1(InLines_reg_2992[6]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_6 
       (.I0(OutLines_reg_2985[5]),
        .I1(InLines_reg_2992[5]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_7 
       (.I0(OutLines_reg_2985[4]),
        .I1(InLines_reg_2992[4]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_8 
       (.I0(OutLines_reg_2985[3]),
        .I1(InLines_reg_2992[3]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \YLoopSize_reg_3020[8]_i_9 
       (.I0(OutLines_reg_2985[2]),
        .I1(InLines_reg_2992[2]),
        .I2(\YLoopSize_reg_3020_reg[0]_i_2_n_5 ),
        .O(TotalLines_fu_1074_p3[2]));
  FDRE \YLoopSize_reg_3020_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[0]),
        .Q(YLoopSize_reg_3020[0]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \YLoopSize_reg_3020_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_YLoopSize_reg_3020_reg[0]_i_2_CO_UNCONNECTED [7:6],\YLoopSize_reg_3020_reg[0]_i_2_n_5 ,\YLoopSize_reg_3020_reg[0]_i_2_n_6 ,\YLoopSize_reg_3020_reg[0]_i_2_n_7 ,\YLoopSize_reg_3020_reg[0]_i_2_n_8 ,\YLoopSize_reg_3020_reg[0]_i_2_n_9 ,\YLoopSize_reg_3020_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,\YLoopSize_reg_3020[0]_i_3_n_3 ,\YLoopSize_reg_3020[0]_i_4_n_3 ,\YLoopSize_reg_3020[0]_i_5_n_3 ,\YLoopSize_reg_3020[0]_i_6_n_3 ,\YLoopSize_reg_3020[0]_i_7_n_3 ,\YLoopSize_reg_3020[0]_i_8_n_3 }),
        .O(\NLW_YLoopSize_reg_3020_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\YLoopSize_reg_3020[0]_i_9_n_3 ,\YLoopSize_reg_3020[0]_i_10_n_3 ,\YLoopSize_reg_3020[0]_i_11_n_3 ,\YLoopSize_reg_3020[0]_i_12_n_3 ,\YLoopSize_reg_3020[0]_i_13_n_3 ,\YLoopSize_reg_3020[0]_i_14_n_3 }));
  FDRE \YLoopSize_reg_3020_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[10]),
        .Q(YLoopSize_reg_3020[10]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[11]),
        .Q(YLoopSize_reg_3020[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \YLoopSize_reg_3020_reg[11]_i_1 
       (.CI(\YLoopSize_reg_3020_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_YLoopSize_reg_3020_reg[11]_i_1_CO_UNCONNECTED [7:2],\YLoopSize_reg_3020_reg[11]_i_1_n_9 ,\YLoopSize_reg_3020_reg[11]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_YLoopSize_reg_3020_reg[11]_i_1_O_UNCONNECTED [7:3],YLoopSize_fu_1080_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,TotalLines_fu_1074_p3[11:9]}));
  FDRE \YLoopSize_reg_3020_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[1]),
        .Q(YLoopSize_reg_3020[1]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[2]),
        .Q(YLoopSize_reg_3020[2]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[3]),
        .Q(YLoopSize_reg_3020[3]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[4]),
        .Q(YLoopSize_reg_3020[4]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[5]),
        .Q(YLoopSize_reg_3020[5]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[6]),
        .Q(YLoopSize_reg_3020[6]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[7]),
        .Q(YLoopSize_reg_3020[7]),
        .R(1'b0));
  FDRE \YLoopSize_reg_3020_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[8]),
        .Q(YLoopSize_reg_3020[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \YLoopSize_reg_3020_reg[8]_i_1 
       (.CI(TotalLines_fu_1074_p3[0]),
        .CI_TOP(1'b0),
        .CO({\YLoopSize_reg_3020_reg[8]_i_1_n_3 ,\YLoopSize_reg_3020_reg[8]_i_1_n_4 ,\YLoopSize_reg_3020_reg[8]_i_1_n_5 ,\YLoopSize_reg_3020_reg[8]_i_1_n_6 ,\YLoopSize_reg_3020_reg[8]_i_1_n_7 ,\YLoopSize_reg_3020_reg[8]_i_1_n_8 ,\YLoopSize_reg_3020_reg[8]_i_1_n_9 ,\YLoopSize_reg_3020_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(YLoopSize_fu_1080_p2[8:1]),
        .S({TotalLines_fu_1074_p3[8:2],\YLoopSize_reg_3020[8]_i_10_n_3 }));
  FDRE \YLoopSize_reg_3020_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_1080_p2[9]),
        .Q(YLoopSize_reg_3020[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(int_ap_ready_reg_i_2_n_5),
        .I1(icmp_ln260_reg_3062),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hEFEEEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00F20000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(indvar_flatten_reg_516_reg[2]),
        .I1(indvar_flatten_reg_516_reg[4]),
        .I2(indvar_flatten_reg_516_reg[3]),
        .I3(\ap_CS_fsm[3]_i_3_n_3 ),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(indvar_flatten_reg_516_reg[1]),
        .I1(indvar_flatten_reg_516_reg[0]),
        .I2(indvar_flatten_reg_516_reg[7]),
        .I3(indvar_flatten_reg_516_reg[8]),
        .I4(indvar_flatten_reg_516_reg[5]),
        .I5(indvar_flatten_reg_516_reg[6]),
        .O(\ap_CS_fsm[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln260_reg_3062),
        .I2(int_ap_ready_reg_i_2_n_5),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hEFFFAAAAAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(p_1_in9_in),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[7]_i_2_n_3 ),
        .I4(\ap_CS_fsm[7]_i_3_n_3 ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40FF0000)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[7]_i_2_n_3 ),
        .I3(\ap_CS_fsm[7]_i_3_n_3 ),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(\ap_CS_fsm[7]_i_4_n_3 ),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state9),
        .I1(LineBuf_val_V_0_U_n_51),
        .O(\ap_CS_fsm[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(LineBuf_val_V_0_U_n_51),
        .I1(ap_enable_reg_pp1_iter11_reg_n_3),
        .I2(ap_enable_reg_pp1_iter10),
        .O(\ap_CS_fsm[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .O(\ap_CS_fsm[7]_i_4_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__2_n_3 ),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state21),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hDDD00000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_CS_fsm_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_condition_pp1_exit_iter0_state9),
        .I1(p_27_in),
        .I2(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp1_iter11_i_1
       (.I0(ap_CS_fsm_state8),
        .I1(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter11_reg_n_3),
        .I3(LineBuf_val_V_0_U_n_51),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter11_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter11_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter11_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(LineBuf_val_V_0_U_n_51),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[7]_i_2_n_3 ),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1_reg_n_3),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_100),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_99),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_98),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_97),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_96),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_95),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_94),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_93),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_92),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_91),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_90),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_89),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_88),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_87),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_86),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_85),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_84),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_83),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_82),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_81),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_80),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_79),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_78),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_77),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_76),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_75),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_74),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_73),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_72),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_71),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_70),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_69),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_68),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_67),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_66),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_65),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_64),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_63),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_62),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_61),
        .Q(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[0]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[1]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[2]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[3]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[4]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[5]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[6]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[7]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[8]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[9]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[10]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[11]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[12]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[13]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[14]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[15]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[16]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[17]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[18]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[19]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[20]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[21]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[22]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[23]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[24]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[25]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[26]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[27]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[28]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[29]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[30]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[31]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[32]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[33]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[34]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[35]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[36]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[37]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[38]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[39]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[40]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[41]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[42]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[43]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[44]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[45]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[46]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_4_q1[47]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[0]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[1]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[2]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[3]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[4]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[5]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[6]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[7]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[8]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[9]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[10]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[11]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[12]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[13]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[14]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[15]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[16]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[17]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[18]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[19]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[20]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[21]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[22]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[23]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[24]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[25]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[26]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[27]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[28]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[29]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[30]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[31]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[32]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[33]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[34]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[35]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[36]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[37]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[38]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[39]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[40]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[41]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[42]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[43]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[44]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[45]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[46]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_3_q1[47]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[0]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[1]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[2]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[3]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[4]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[5]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[6]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[7]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[8]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[9]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[10]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[11]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[12]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[13]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[14]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[15]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[16]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[17]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[18]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[19]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[20]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[21]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[22]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[23]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[24]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[25]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[26]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[27]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[28]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[29]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[30]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[31]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[32]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[33]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[34]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[35]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[36]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[37]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[38]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[39]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[40]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[41]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[42]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[43]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[44]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[45]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[46]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_2_q1[47]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[0]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[1]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[2]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[3]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[4]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[5]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[6]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[7]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[8]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[9]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[10]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[11]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[12]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[13]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[14]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[15]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[16]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[17]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[18]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[19]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[20]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[21]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[22]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[23]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[24]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[25]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[26]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[27]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[28]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[29]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[30]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[31]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[32]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[33]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[34]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[35]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[36]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[37]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[38]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[39]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[40]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[41]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[42]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[43]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[44]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[45]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[46]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_1_q1[47]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[0]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[1]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[2]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[3]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[4]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[5]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[6]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[7]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[8]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[9]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[10]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[11]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[12]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[13]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[14]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[15]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[16]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[17]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[18]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[19]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[20]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[21]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[22]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[23]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[24]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[25]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[26]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[27]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[28]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[29]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[30]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[31]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[32]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[33]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[34]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[35]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[36]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[37]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[38]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[39]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[7]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_60),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_59),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_58),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_57),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_56),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_55),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_54),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_U_n_53),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[40]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[0]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[41]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[1]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[42]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[2]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[43]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[3]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[44]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[4]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[45]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[5]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[46]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[6]),
        .R(LineBuf_val_V_5_U_n_3));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(LineBuf_val_V_0_q1[47]),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[7]),
        .R(LineBuf_val_V_5_U_n_3));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_8_reg_3345[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_8_reg_3352[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_8_reg_3359[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_8_reg_3366[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_8_reg_3373[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1 
       (.I0(brmerge_i_reg_3176),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_3_5_reg_3380[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_7_reg_3303[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_7_reg_3310[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_7_reg_3317[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_7_reg_3324[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_7_reg_3331[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_4_5_reg_3338[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_0_6_reg_3255[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_1_6_reg_3263[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_2_6_reg_3271[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_3_6_reg_3279[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArrayVal_val_V_4_6_reg_3287[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(PixArray_val_V_5_5_2_reg_3295[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[0]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[1]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[2]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[3]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[4]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[5]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[6]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1 
       (.I0(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I1(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744[7]),
        .O(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_ce0),
        .D(\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFD0)) 
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_i_1
       (.I0(int_ap_ready_reg_i_2_n_5),
        .I1(icmp_ln260_reg_3062),
        .I2(ap_CS_fsm_state7),
        .I3(int_ap_ready_reg),
        .O(ap_sync_vscale_core_polyphase_U0_ap_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \brmerge_i_reg_3176[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .O(p_1_in9_in));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \brmerge_i_reg_3176[0]_i_2 
       (.I0(\icmp124_reg_3109_reg_n_3_[0] ),
        .I1(\GetNewLine_reg_560_reg_n_3_[0] ),
        .I2(icmp_ln269_reg_3078),
        .I3(GetNewLine_1_reg_3087),
        .O(brmerge_i_fu_1405_p2));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \brmerge_i_reg_3176[0]_rep_i_1 
       (.I0(\icmp124_reg_3109_reg_n_3_[0] ),
        .I1(\GetNewLine_reg_560_reg_n_3_[0] ),
        .I2(icmp_ln269_reg_3078),
        .I3(GetNewLine_1_reg_3087),
        .O(\brmerge_i_reg_3176[0]_rep_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \brmerge_i_reg_3176[0]_rep_i_1__0 
       (.I0(\icmp124_reg_3109_reg_n_3_[0] ),
        .I1(\GetNewLine_reg_560_reg_n_3_[0] ),
        .I2(icmp_ln269_reg_3078),
        .I3(GetNewLine_1_reg_3087),
        .O(\brmerge_i_reg_3176[0]_rep_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \brmerge_i_reg_3176[0]_rep_i_1__1 
       (.I0(\icmp124_reg_3109_reg_n_3_[0] ),
        .I1(\GetNewLine_reg_560_reg_n_3_[0] ),
        .I2(icmp_ln269_reg_3078),
        .I3(GetNewLine_1_reg_3087),
        .O(\brmerge_i_reg_3176[0]_rep_i_1__1_n_3 ));
  (* ORIG_CELL_NAME = "brmerge_i_reg_3176_reg[0]" *) 
  FDRE \brmerge_i_reg_3176_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(brmerge_i_fu_1405_p2),
        .Q(brmerge_i_reg_3176),
        .R(1'b0));
  (* ORIG_CELL_NAME = "brmerge_i_reg_3176_reg[0]" *) 
  FDRE \brmerge_i_reg_3176_reg[0]_rep 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\brmerge_i_reg_3176[0]_rep_i_1_n_3 ),
        .Q(\brmerge_i_reg_3176_reg[0]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "brmerge_i_reg_3176_reg[0]" *) 
  FDRE \brmerge_i_reg_3176_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\brmerge_i_reg_3176[0]_rep_i_1__0_n_3 ),
        .Q(\brmerge_i_reg_3176_reg[0]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "brmerge_i_reg_3176_reg[0]" *) 
  FDRE \brmerge_i_reg_3176_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(p_1_in9_in),
        .D(\brmerge_i_reg_3176[0]_rep_i_1__1_n_3 ),
        .Q(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA0AAAAAAA3AAAAA)) 
    \cmp106_i_reg_3114[0]_i_1 
       (.I0(\cmp106_i_reg_3114_reg_n_3_[0] ),
        .I1(\cmp106_i_reg_3114[0]_i_2_n_3 ),
        .I2(int_ap_ready_reg_i_2_n_5),
        .I3(icmp_ln260_reg_3062),
        .I4(ap_CS_fsm_state7),
        .I5(\icmp124_reg_3109[0]_i_3_n_3 ),
        .O(\cmp106_i_reg_3114[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp106_i_reg_3114[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[8]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(\cmp106_i_reg_3114[0]_i_3_n_3 ),
        .O(\cmp106_i_reg_3114[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp106_i_reg_3114[0]_i_3 
       (.I0(\y_reg_549_reg_n_3_[1] ),
        .I1(\y_reg_549_reg_n_3_[0] ),
        .I2(sel0[4]),
        .I3(sel0[0]),
        .O(\cmp106_i_reg_3114[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAA0AAAAAAA3AAAAA)) 
    \cmp106_i_reg_3114[0]_rep_i_1 
       (.I0(\cmp106_i_reg_3114_reg_n_3_[0] ),
        .I1(\cmp106_i_reg_3114[0]_i_2_n_3 ),
        .I2(int_ap_ready_reg_i_2_n_5),
        .I3(icmp_ln260_reg_3062),
        .I4(ap_CS_fsm_state7),
        .I5(\icmp124_reg_3109[0]_i_3_n_3 ),
        .O(\cmp106_i_reg_3114[0]_rep_i_1_n_3 ));
  (* ORIG_CELL_NAME = "cmp106_i_reg_3114_reg[0]" *) 
  FDRE \cmp106_i_reg_3114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp106_i_reg_3114[0]_i_1_n_3 ),
        .Q(\cmp106_i_reg_3114_reg_n_3_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp106_i_reg_3114_reg[0]" *) 
  FDRE \cmp106_i_reg_3114_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp106_i_reg_3114[0]_rep_i_1_n_3 ),
        .Q(\cmp106_i_reg_3114_reg[0]_rep_n_3 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hD0F2)) 
    \cmp40233_i_reg_3066[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln260_fu_1183_p2),
        .I2(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .I3(\cmp40233_i_reg_3066[0]_i_2_n_3 ),
        .O(\cmp40233_i_reg_3066[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp40233_i_reg_3066[0]_i_2 
       (.I0(XLoopSize_reg_3004[0]),
        .I1(XLoopSize_reg_3004[6]),
        .I2(XLoopSize_reg_3004[2]),
        .I3(XLoopSize_reg_3004[7]),
        .I4(\cmp40233_i_reg_3066[0]_i_3_n_3 ),
        .I5(\cmp40233_i_reg_3066[0]_i_4_n_3 ),
        .O(\cmp40233_i_reg_3066[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp40233_i_reg_3066[0]_i_3 
       (.I0(XLoopSize_reg_3004[8]),
        .I1(XLoopSize_reg_3004[3]),
        .I2(XLoopSize_reg_3004[9]),
        .I3(XLoopSize_reg_3004[4]),
        .O(\cmp40233_i_reg_3066[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp40233_i_reg_3066[0]_i_4 
       (.I0(XLoopSize_reg_3004[10]),
        .I1(XLoopSize_reg_3004[11]),
        .I2(XLoopSize_reg_3004[5]),
        .I3(XLoopSize_reg_3004[1]),
        .O(\cmp40233_i_reg_3066[0]_i_4_n_3 ));
  FDRE \cmp40233_i_reg_3066_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp40233_i_reg_3066[0]_i_1_n_3 ),
        .Q(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_3172[0]_i_10 
       (.I0(PixArrayLoc_3_reg_3103[14]),
        .I1(PixArrayLoc_3_reg_3103[15]),
        .O(\cmp81_i_reg_3172[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_3172[0]_i_11 
       (.I0(PixArrayLoc_3_reg_3103[13]),
        .I1(PixArrayLoc_3_reg_3103[14]),
        .O(\cmp81_i_reg_3172[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_3172[0]_i_12 
       (.I0(PixArrayLoc_3_reg_3103[12]),
        .I1(PixArrayLoc_3_reg_3103[13]),
        .O(\cmp81_i_reg_3172[0]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \cmp81_i_reg_3172[0]_i_13 
       (.I0(zext_ln225_reg_3015_reg[11]),
        .I1(PixArrayLoc_3_reg_3103[11]),
        .I2(PixArrayLoc_3_reg_3103[12]),
        .O(\cmp81_i_reg_3172[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_14 
       (.I0(zext_ln225_reg_3015_reg[10]),
        .I1(PixArrayLoc_3_reg_3103[10]),
        .I2(zext_ln225_reg_3015_reg[11]),
        .I3(PixArrayLoc_3_reg_3103[11]),
        .O(\cmp81_i_reg_3172[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_15 
       (.I0(zext_ln225_reg_3015_reg[9]),
        .I1(PixArrayLoc_3_reg_3103[9]),
        .I2(zext_ln225_reg_3015_reg[10]),
        .I3(PixArrayLoc_3_reg_3103[10]),
        .O(\cmp81_i_reg_3172[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_16 
       (.I0(zext_ln225_reg_3015_reg[8]),
        .I1(PixArrayLoc_3_reg_3103[8]),
        .I2(zext_ln225_reg_3015_reg[9]),
        .I3(PixArrayLoc_3_reg_3103[9]),
        .O(\cmp81_i_reg_3172[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_17 
       (.I0(zext_ln225_reg_3015_reg[7]),
        .I1(PixArrayLoc_3_reg_3103[7]),
        .I2(zext_ln225_reg_3015_reg[8]),
        .I3(PixArrayLoc_3_reg_3103[8]),
        .O(\cmp81_i_reg_3172[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_18 
       (.I0(PixArrayLoc_3_reg_3103[6]),
        .I1(zext_ln225_reg_3015_reg[6]),
        .O(\cmp81_i_reg_3172[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_19 
       (.I0(PixArrayLoc_3_reg_3103[5]),
        .I1(zext_ln225_reg_3015_reg[5]),
        .O(\cmp81_i_reg_3172[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_20 
       (.I0(PixArrayLoc_3_reg_3103[4]),
        .I1(zext_ln225_reg_3015_reg[4]),
        .O(\cmp81_i_reg_3172[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_21 
       (.I0(PixArrayLoc_3_reg_3103[3]),
        .I1(zext_ln225_reg_3015_reg[3]),
        .O(\cmp81_i_reg_3172[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp81_i_reg_3172[0]_i_22 
       (.I0(zext_ln225_reg_3015_reg[2]),
        .O(\cmp81_i_reg_3172[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_23 
       (.I0(zext_ln225_reg_3015_reg[6]),
        .I1(PixArrayLoc_3_reg_3103[6]),
        .I2(zext_ln225_reg_3015_reg[7]),
        .I3(PixArrayLoc_3_reg_3103[7]),
        .O(\cmp81_i_reg_3172[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_24 
       (.I0(zext_ln225_reg_3015_reg[5]),
        .I1(PixArrayLoc_3_reg_3103[5]),
        .I2(zext_ln225_reg_3015_reg[6]),
        .I3(PixArrayLoc_3_reg_3103[6]),
        .O(\cmp81_i_reg_3172[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_25 
       (.I0(zext_ln225_reg_3015_reg[4]),
        .I1(PixArrayLoc_3_reg_3103[4]),
        .I2(zext_ln225_reg_3015_reg[5]),
        .I3(PixArrayLoc_3_reg_3103[5]),
        .O(\cmp81_i_reg_3172[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_3172[0]_i_26 
       (.I0(zext_ln225_reg_3015_reg[3]),
        .I1(PixArrayLoc_3_reg_3103[3]),
        .I2(zext_ln225_reg_3015_reg[4]),
        .I3(PixArrayLoc_3_reg_3103[4]),
        .O(\cmp81_i_reg_3172[0]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cmp81_i_reg_3172[0]_i_27 
       (.I0(zext_ln225_reg_3015_reg[2]),
        .I1(zext_ln225_reg_3015_reg[3]),
        .I2(PixArrayLoc_3_reg_3103[3]),
        .O(\cmp81_i_reg_3172[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cmp81_i_reg_3172[0]_i_28 
       (.I0(zext_ln225_reg_3015_reg[2]),
        .I1(PixArrayLoc_3_reg_3103[2]),
        .O(\cmp81_i_reg_3172[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_3172[0]_i_29 
       (.I0(PixArrayLoc_3_reg_3103[1]),
        .I1(zext_ln225_reg_3015_reg[1]),
        .O(\cmp81_i_reg_3172[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp81_i_reg_3172[0]_i_3 
       (.I0(PixArrayLoc_3_reg_3103[15]),
        .O(\cmp81_i_reg_3172[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_3172[0]_i_30 
       (.I0(PixArrayLoc_3_reg_3103[0]),
        .I1(zext_ln225_reg_3015_reg[0]),
        .O(\cmp81_i_reg_3172[0]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_5 
       (.I0(PixArrayLoc_3_reg_3103[11]),
        .I1(zext_ln225_reg_3015_reg[11]),
        .O(\cmp81_i_reg_3172[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_6 
       (.I0(PixArrayLoc_3_reg_3103[10]),
        .I1(zext_ln225_reg_3015_reg[10]),
        .O(\cmp81_i_reg_3172[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_7 
       (.I0(PixArrayLoc_3_reg_3103[9]),
        .I1(zext_ln225_reg_3015_reg[9]),
        .O(\cmp81_i_reg_3172[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_8 
       (.I0(PixArrayLoc_3_reg_3103[8]),
        .I1(zext_ln225_reg_3015_reg[8]),
        .O(\cmp81_i_reg_3172[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_3172[0]_i_9 
       (.I0(PixArrayLoc_3_reg_3103[7]),
        .I1(zext_ln225_reg_3015_reg[7]),
        .O(\cmp81_i_reg_3172[0]_i_9_n_3 ));
  FDRE \cmp81_i_reg_3172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(cmp81_i_fu_1400_p2),
        .Q(cmp81_i_reg_3172),
        .R(1'b0));
  CARRY8 \cmp81_i_reg_3172_reg[0]_i_1 
       (.CI(\cmp81_i_reg_3172_reg[0]_i_2_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp81_i_reg_3172_reg[0]_i_1_CO_UNCONNECTED [7:1],\cmp81_i_reg_3172_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PixArrayLoc_3_reg_3103[15]}),
        .O({\NLW_cmp81_i_reg_3172_reg[0]_i_1_O_UNCONNECTED [7:2],cmp81_i_fu_1400_p2,\NLW_cmp81_i_reg_3172_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\cmp81_i_reg_3172[0]_i_3_n_3 }));
  CARRY8 \cmp81_i_reg_3172_reg[0]_i_2 
       (.CI(\cmp81_i_reg_3172_reg[0]_i_4_n_3 ),
        .CI_TOP(1'b0),
        .CO({\cmp81_i_reg_3172_reg[0]_i_2_n_3 ,\cmp81_i_reg_3172_reg[0]_i_2_n_4 ,\cmp81_i_reg_3172_reg[0]_i_2_n_5 ,\cmp81_i_reg_3172_reg[0]_i_2_n_6 ,\cmp81_i_reg_3172_reg[0]_i_2_n_7 ,\cmp81_i_reg_3172_reg[0]_i_2_n_8 ,\cmp81_i_reg_3172_reg[0]_i_2_n_9 ,\cmp81_i_reg_3172_reg[0]_i_2_n_10 }),
        .DI({PixArrayLoc_3_reg_3103[14:12],\cmp81_i_reg_3172[0]_i_5_n_3 ,\cmp81_i_reg_3172[0]_i_6_n_3 ,\cmp81_i_reg_3172[0]_i_7_n_3 ,\cmp81_i_reg_3172[0]_i_8_n_3 ,\cmp81_i_reg_3172[0]_i_9_n_3 }),
        .O(\NLW_cmp81_i_reg_3172_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\cmp81_i_reg_3172[0]_i_10_n_3 ,\cmp81_i_reg_3172[0]_i_11_n_3 ,\cmp81_i_reg_3172[0]_i_12_n_3 ,\cmp81_i_reg_3172[0]_i_13_n_3 ,\cmp81_i_reg_3172[0]_i_14_n_3 ,\cmp81_i_reg_3172[0]_i_15_n_3 ,\cmp81_i_reg_3172[0]_i_16_n_3 ,\cmp81_i_reg_3172[0]_i_17_n_3 }));
  CARRY8 \cmp81_i_reg_3172_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\cmp81_i_reg_3172_reg[0]_i_4_n_3 ,\cmp81_i_reg_3172_reg[0]_i_4_n_4 ,\cmp81_i_reg_3172_reg[0]_i_4_n_5 ,\cmp81_i_reg_3172_reg[0]_i_4_n_6 ,\cmp81_i_reg_3172_reg[0]_i_4_n_7 ,\cmp81_i_reg_3172_reg[0]_i_4_n_8 ,\cmp81_i_reg_3172_reg[0]_i_4_n_9 ,\cmp81_i_reg_3172_reg[0]_i_4_n_10 }),
        .DI({\cmp81_i_reg_3172[0]_i_18_n_3 ,\cmp81_i_reg_3172[0]_i_19_n_3 ,\cmp81_i_reg_3172[0]_i_20_n_3 ,\cmp81_i_reg_3172[0]_i_21_n_3 ,\cmp81_i_reg_3172[0]_i_22_n_3 ,zext_ln225_reg_3015_reg[2],PixArrayLoc_3_reg_3103[1:0]}),
        .O(\NLW_cmp81_i_reg_3172_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\cmp81_i_reg_3172[0]_i_23_n_3 ,\cmp81_i_reg_3172[0]_i_24_n_3 ,\cmp81_i_reg_3172[0]_i_25_n_3 ,\cmp81_i_reg_3172[0]_i_26_n_3 ,\cmp81_i_reg_3172[0]_i_27_n_3 ,\cmp81_i_reg_3172[0]_i_28_n_3 ,\cmp81_i_reg_3172[0]_i_29_n_3 ,\cmp81_i_reg_3172[0]_i_30_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(\gen_write[1].mem_reg_i_21_n_3 ),
        .I1(tmp_cast_fu_1136_p3[7]),
        .I2(select_ln250_1_reg_3040_reg[6]),
        .O(ADDRBWRADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h96966996)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(\gen_write[1].mem_reg_i_22_n_3 ),
        .I1(select_ln250_1_reg_3040_reg[5]),
        .I2(tmp_cast_fu_1136_p3[6]),
        .I3(tmp_cast_fu_1136_p3[5]),
        .I4(select_ln250_1_reg_3040_reg[4]),
        .O(ADDRBWRADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(tmp_cast_fu_1136_p3[5]),
        .I1(select_ln250_1_reg_3040_reg[4]),
        .I2(select_ln250_1_reg_3040_reg[3]),
        .I3(tmp_cast_fu_1136_p3[4]),
        .I4(\gen_write[1].mem_reg_i_23_n_3 ),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(tmp_cast_fu_1136_p3[4]),
        .I1(select_ln250_1_reg_3040_reg[3]),
        .I2(\gen_write[1].mem_reg_i_23_n_3 ),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(tmp_cast_fu_1136_p3[3]),
        .I1(select_ln250_1_reg_3040_reg[2]),
        .I2(select_ln250_1_reg_3040_reg[1]),
        .I3(select_ln250_reg_3035[2]),
        .I4(select_ln250_reg_3035[1]),
        .I5(select_ln250_1_reg_3040_reg[0]),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h6966)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(select_ln250_1_reg_3040_reg[1]),
        .I1(select_ln250_reg_3035[2]),
        .I2(select_ln250_reg_3035[1]),
        .I3(select_ln250_1_reg_3040_reg[0]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(select_ln250_1_reg_3040_reg[0]),
        .I1(select_ln250_reg_3035[1]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h4F04FF0F)) 
    \gen_write[1].mem_reg_i_21 
       (.I0(select_ln250_1_reg_3040_reg[4]),
        .I1(tmp_cast_fu_1136_p3[5]),
        .I2(select_ln250_1_reg_3040_reg[5]),
        .I3(tmp_cast_fu_1136_p3[6]),
        .I4(\gen_write[1].mem_reg_i_22_n_3 ),
        .O(\gen_write[1].mem_reg_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hF6FF66F6)) 
    \gen_write[1].mem_reg_i_22 
       (.I0(tmp_cast_fu_1136_p3[5]),
        .I1(select_ln250_1_reg_3040_reg[4]),
        .I2(select_ln250_1_reg_3040_reg[3]),
        .I3(tmp_cast_fu_1136_p3[4]),
        .I4(\gen_write[1].mem_reg_i_23_n_3 ),
        .O(\gen_write[1].mem_reg_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \gen_write[1].mem_reg_i_23 
       (.I0(select_ln250_1_reg_3040_reg[1]),
        .I1(select_ln250_reg_3035[2]),
        .I2(select_ln250_reg_3035[1]),
        .I3(select_ln250_1_reg_3040_reg[0]),
        .I4(tmp_cast_fu_1136_p3[3]),
        .I5(select_ln250_1_reg_3040_reg[2]),
        .O(\gen_write[1].mem_reg_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h9A59)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(tmp_cast_fu_1136_p3[8]),
        .I1(\gen_write[1].mem_reg_i_21_n_3 ),
        .I2(select_ln250_1_reg_3040_reg[6]),
        .I3(tmp_cast_fu_1136_p3[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \i_reg_527[6]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln250_reg_3031),
        .O(i_reg_527));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_527[6]_i_2 
       (.I0(icmp_ln250_reg_3031),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(i_reg_5270));
  FDRE \i_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[0]),
        .Q(\i_reg_527_reg_n_3_[0] ),
        .R(i_reg_527));
  FDRE \i_reg_527_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[1]),
        .Q(\i_reg_527_reg_n_3_[1] ),
        .R(i_reg_527));
  FDRE \i_reg_527_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[2]),
        .Q(\i_reg_527_reg_n_3_[2] ),
        .R(i_reg_527));
  FDRE \i_reg_527_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[3]),
        .Q(\i_reg_527_reg_n_3_[3] ),
        .R(i_reg_527));
  FDRE \i_reg_527_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[4]),
        .Q(\i_reg_527_reg_n_3_[4] ),
        .R(i_reg_527));
  FDRE \i_reg_527_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[5]),
        .Q(\i_reg_527_reg_n_3_[5] ),
        .R(i_reg_527));
  FDRE \i_reg_527_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_5270),
        .D(select_ln250_1_reg_3040_reg[6]),
        .Q(\i_reg_527_reg_n_3_[6] ),
        .R(i_reg_527));
  LUT6 #(
    .INIT(64'hAA0AAAAAAA3AAAAA)) 
    \icmp124_reg_3109[0]_i_1 
       (.I0(\icmp124_reg_3109_reg_n_3_[0] ),
        .I1(\icmp124_reg_3109[0]_i_2_n_3 ),
        .I2(int_ap_ready_reg_i_2_n_5),
        .I3(icmp_ln260_reg_3062),
        .I4(ap_CS_fsm_state7),
        .I5(\icmp124_reg_3109[0]_i_3_n_3 ),
        .O(\icmp124_reg_3109[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp124_reg_3109[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[8]),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[0]),
        .O(\icmp124_reg_3109[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp124_reg_3109[0]_i_3 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[9]),
        .I3(sel0[3]),
        .O(\icmp124_reg_3109[0]_i_3_n_3 ));
  FDRE \icmp124_reg_3109_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp124_reg_3109[0]_i_1_n_3 ),
        .Q(\icmp124_reg_3109_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln250_reg_3031[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(icmp_ln250_fu_1092_p2));
  FDRE \icmp_ln250_reg_3031_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln250_fu_1092_p2),
        .Q(icmp_ln250_reg_3031),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln260_reg_3062[0]_i_1 
       (.I0(icmp_ln260_fu_1183_p2),
        .I1(ap_CS_fsm_state6),
        .I2(icmp_ln260_reg_3062),
        .O(\icmp_ln260_reg_3062[0]_i_1_n_3 ));
  FDRE \icmp_ln260_reg_3062_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln260_reg_3062[0]_i_1_n_3 ),
        .Q(icmp_ln260_reg_3062),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln269_reg_3078[0]_i_1 
       (.I0(\icmp_ln269_reg_3078[0]_i_2_n_3 ),
        .O(p_1_in7_in));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h00000070)) 
    \icmp_ln269_reg_3078[0]_i_2 
       (.I0(\y_reg_549_reg_n_3_[0] ),
        .I1(\y_reg_549_reg_n_3_[1] ),
        .I2(\icmp_ln269_reg_3078[0]_i_3_n_3 ),
        .I3(\icmp_ln269_reg_3078[0]_i_4_n_3 ),
        .I4(\icmp124_reg_3109[0]_i_3_n_3 ),
        .O(\icmp_ln269_reg_3078[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln269_reg_3078[0]_i_3 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .O(\icmp_ln269_reg_3078[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln269_reg_3078[0]_i_4 
       (.I0(sel0[4]),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .O(\icmp_ln269_reg_3078[0]_i_4_n_3 ));
  FDRE \icmp_ln269_reg_3078_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_1_in7_in),
        .Q(icmp_ln269_reg_3078),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_10 
       (.I0(WriteLocNext_3_reg_583[17]),
        .I1(WriteLocNext_3_reg_583[16]),
        .O(\icmp_ln288_1_reg_3098[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln288_1_reg_3098[0]_i_11 
       (.I0(zext_ln222_reg_3010[11]),
        .I1(WriteLocNext_3_reg_583[11]),
        .I2(zext_ln222_reg_3010[10]),
        .I3(WriteLocNext_3_reg_583[10]),
        .O(\icmp_ln288_1_reg_3098[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln288_1_reg_3098[0]_i_12 
       (.I0(zext_ln222_reg_3010[9]),
        .I1(WriteLocNext_3_reg_583[9]),
        .I2(zext_ln222_reg_3010[8]),
        .I3(WriteLocNext_3_reg_583[8]),
        .O(\icmp_ln288_1_reg_3098[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln288_1_reg_3098[0]_i_13 
       (.I0(zext_ln222_reg_3010[7]),
        .I1(WriteLocNext_3_reg_583[7]),
        .I2(zext_ln222_reg_3010[6]),
        .I3(WriteLocNext_3_reg_583[6]),
        .O(\icmp_ln288_1_reg_3098[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln288_1_reg_3098[0]_i_14 
       (.I0(zext_ln222_reg_3010[5]),
        .I1(WriteLocNext_3_reg_583[5]),
        .I2(zext_ln222_reg_3010[4]),
        .I3(WriteLocNext_3_reg_583[4]),
        .O(\icmp_ln288_1_reg_3098[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln288_1_reg_3098[0]_i_15 
       (.I0(zext_ln222_reg_3010[3]),
        .I1(WriteLocNext_3_reg_583[3]),
        .I2(zext_ln222_reg_3010[2]),
        .I3(WriteLocNext_3_reg_583[2]),
        .O(\icmp_ln288_1_reg_3098[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln288_1_reg_3098[0]_i_16 
       (.I0(zext_ln222_reg_3010[1]),
        .I1(WriteLocNext_3_reg_583[1]),
        .I2(zext_ln222_reg_3010[0]),
        .I3(WriteLocNext_3_reg_583[0]),
        .O(\icmp_ln288_1_reg_3098[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_17 
       (.I0(WriteLocNext_3_reg_583[15]),
        .I1(WriteLocNext_3_reg_583[14]),
        .O(\icmp_ln288_1_reg_3098[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_18 
       (.I0(WriteLocNext_3_reg_583[13]),
        .I1(WriteLocNext_3_reg_583[12]),
        .O(\icmp_ln288_1_reg_3098[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln288_1_reg_3098[0]_i_19 
       (.I0(WriteLocNext_3_reg_583[11]),
        .I1(zext_ln222_reg_3010[11]),
        .I2(WriteLocNext_3_reg_583[10]),
        .I3(zext_ln222_reg_3010[10]),
        .O(\icmp_ln288_1_reg_3098[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln288_1_reg_3098[0]_i_20 
       (.I0(WriteLocNext_3_reg_583[9]),
        .I1(zext_ln222_reg_3010[9]),
        .I2(WriteLocNext_3_reg_583[8]),
        .I3(zext_ln222_reg_3010[8]),
        .O(\icmp_ln288_1_reg_3098[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln288_1_reg_3098[0]_i_21 
       (.I0(WriteLocNext_3_reg_583[7]),
        .I1(zext_ln222_reg_3010[7]),
        .I2(WriteLocNext_3_reg_583[6]),
        .I3(zext_ln222_reg_3010[6]),
        .O(\icmp_ln288_1_reg_3098[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln288_1_reg_3098[0]_i_22 
       (.I0(WriteLocNext_3_reg_583[5]),
        .I1(zext_ln222_reg_3010[5]),
        .I2(WriteLocNext_3_reg_583[4]),
        .I3(zext_ln222_reg_3010[4]),
        .O(\icmp_ln288_1_reg_3098[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln288_1_reg_3098[0]_i_23 
       (.I0(WriteLocNext_3_reg_583[3]),
        .I1(zext_ln222_reg_3010[3]),
        .I2(WriteLocNext_3_reg_583[2]),
        .I3(zext_ln222_reg_3010[2]),
        .O(\icmp_ln288_1_reg_3098[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln288_1_reg_3098[0]_i_24 
       (.I0(WriteLocNext_3_reg_583[1]),
        .I1(zext_ln222_reg_3010[1]),
        .I2(WriteLocNext_3_reg_583[0]),
        .I3(zext_ln222_reg_3010[0]),
        .O(\icmp_ln288_1_reg_3098[0]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_3 
       (.I0(WriteLocNext_3_reg_583[31]),
        .I1(WriteLocNext_3_reg_583[30]),
        .O(\icmp_ln288_1_reg_3098[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_4 
       (.I0(WriteLocNext_3_reg_583[29]),
        .I1(WriteLocNext_3_reg_583[28]),
        .O(\icmp_ln288_1_reg_3098[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_5 
       (.I0(WriteLocNext_3_reg_583[27]),
        .I1(WriteLocNext_3_reg_583[26]),
        .O(\icmp_ln288_1_reg_3098[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_6 
       (.I0(WriteLocNext_3_reg_583[25]),
        .I1(WriteLocNext_3_reg_583[24]),
        .O(\icmp_ln288_1_reg_3098[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_7 
       (.I0(WriteLocNext_3_reg_583[23]),
        .I1(WriteLocNext_3_reg_583[22]),
        .O(\icmp_ln288_1_reg_3098[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_8 
       (.I0(WriteLocNext_3_reg_583[21]),
        .I1(WriteLocNext_3_reg_583[20]),
        .O(\icmp_ln288_1_reg_3098[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln288_1_reg_3098[0]_i_9 
       (.I0(WriteLocNext_3_reg_583[19]),
        .I1(WriteLocNext_3_reg_583[18]),
        .O(\icmp_ln288_1_reg_3098[0]_i_9_n_3 ));
  FDRE \icmp_ln288_1_reg_3098_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(icmp_ln288_1_fu_1246_p2),
        .Q(icmp_ln288_1_reg_3098),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln288_1_reg_3098_reg[0]_i_1 
       (.CI(\icmp_ln288_1_reg_3098_reg[0]_i_2_n_3 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln288_1_fu_1246_p2,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_4 ,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_5 ,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_6 ,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_7 ,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_8 ,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_9 ,\icmp_ln288_1_reg_3098_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln288_1_reg_3098_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln288_1_reg_3098[0]_i_3_n_3 ,\icmp_ln288_1_reg_3098[0]_i_4_n_3 ,\icmp_ln288_1_reg_3098[0]_i_5_n_3 ,\icmp_ln288_1_reg_3098[0]_i_6_n_3 ,\icmp_ln288_1_reg_3098[0]_i_7_n_3 ,\icmp_ln288_1_reg_3098[0]_i_8_n_3 ,\icmp_ln288_1_reg_3098[0]_i_9_n_3 ,\icmp_ln288_1_reg_3098[0]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln288_1_reg_3098_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln288_1_reg_3098_reg[0]_i_2_n_3 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_4 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_5 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_6 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_7 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_8 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_9 ,\icmp_ln288_1_reg_3098_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,\icmp_ln288_1_reg_3098[0]_i_11_n_3 ,\icmp_ln288_1_reg_3098[0]_i_12_n_3 ,\icmp_ln288_1_reg_3098[0]_i_13_n_3 ,\icmp_ln288_1_reg_3098[0]_i_14_n_3 ,\icmp_ln288_1_reg_3098[0]_i_15_n_3 ,\icmp_ln288_1_reg_3098[0]_i_16_n_3 }),
        .O(\NLW_icmp_ln288_1_reg_3098_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln288_1_reg_3098[0]_i_17_n_3 ,\icmp_ln288_1_reg_3098[0]_i_18_n_3 ,\icmp_ln288_1_reg_3098[0]_i_19_n_3 ,\icmp_ln288_1_reg_3098[0]_i_20_n_3 ,\icmp_ln288_1_reg_3098[0]_i_21_n_3 ,\icmp_ln288_1_reg_3098[0]_i_22_n_3 ,\icmp_ln288_1_reg_3098[0]_i_23_n_3 ,\icmp_ln288_1_reg_3098[0]_i_24_n_3 }));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln299_reg_3215[0]_i_1 
       (.I0(\icmp_ln299_reg_3215[0]_i_2_n_3 ),
        .I1(\icmp_ln299_reg_3215[0]_i_3_n_3 ),
        .I2(\icmp_ln299_reg_3215[0]_i_4_n_3 ),
        .I3(\icmp_ln299_reg_3215[0]_i_5_n_3 ),
        .O(ap_condition_pp1_exit_iter0_state9));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln299_reg_3215[0]_i_2 
       (.I0(x_reg_619_reg[6]),
        .I1(XLoopSize_reg_3004[6]),
        .I2(XLoopSize_reg_3004[7]),
        .I3(x_reg_619_reg[7]),
        .I4(XLoopSize_reg_3004[8]),
        .I5(x_reg_619_reg[8]),
        .O(\icmp_ln299_reg_3215[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln299_reg_3215[0]_i_3 
       (.I0(XLoopSize_reg_3004[11]),
        .I1(x_reg_619_reg__0),
        .I2(XLoopSize_reg_3004[10]),
        .I3(x_reg_619_reg[10]),
        .I4(x_reg_619_reg[9]),
        .I5(XLoopSize_reg_3004[9]),
        .O(\icmp_ln299_reg_3215[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln299_reg_3215[0]_i_4 
       (.I0(XLoopSize_reg_3004[0]),
        .I1(x_reg_619_reg[0]),
        .I2(XLoopSize_reg_3004[2]),
        .I3(x_reg_619_reg[2]),
        .I4(XLoopSize_reg_3004[1]),
        .I5(x_reg_619_reg[1]),
        .O(\icmp_ln299_reg_3215[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln299_reg_3215[0]_i_5 
       (.I0(x_reg_619_reg[3]),
        .I1(XLoopSize_reg_3004[3]),
        .I2(XLoopSize_reg_3004[4]),
        .I3(x_reg_619_reg[4]),
        .I4(XLoopSize_reg_3004[5]),
        .I5(x_reg_619_reg[5]),
        .O(\icmp_ln299_reg_3215[0]_i_5_n_3 ));
  FDRE \icmp_ln299_reg_3215_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .Q(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln299_reg_3215_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(ap_condition_pp1_exit_iter0_state9),
        .Q(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_516[0]_i_1 
       (.I0(indvar_flatten_reg_516_reg[0]),
        .O(add_ln250_1_fu_1086_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_516[1]_i_1 
       (.I0(indvar_flatten_reg_516_reg[0]),
        .I1(indvar_flatten_reg_516_reg[1]),
        .O(add_ln250_1_fu_1086_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_516[2]_i_1 
       (.I0(indvar_flatten_reg_516_reg[2]),
        .I1(indvar_flatten_reg_516_reg[0]),
        .I2(indvar_flatten_reg_516_reg[1]),
        .O(add_ln250_1_fu_1086_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_516[3]_i_1 
       (.I0(indvar_flatten_reg_516_reg[3]),
        .I1(indvar_flatten_reg_516_reg[1]),
        .I2(indvar_flatten_reg_516_reg[0]),
        .I3(indvar_flatten_reg_516_reg[2]),
        .O(add_ln250_1_fu_1086_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_516[4]_i_1 
       (.I0(indvar_flatten_reg_516_reg[4]),
        .I1(indvar_flatten_reg_516_reg[2]),
        .I2(indvar_flatten_reg_516_reg[0]),
        .I3(indvar_flatten_reg_516_reg[1]),
        .I4(indvar_flatten_reg_516_reg[3]),
        .O(add_ln250_1_fu_1086_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_516[5]_i_1 
       (.I0(indvar_flatten_reg_516_reg[5]),
        .I1(indvar_flatten_reg_516_reg[3]),
        .I2(indvar_flatten_reg_516_reg[1]),
        .I3(indvar_flatten_reg_516_reg[0]),
        .I4(indvar_flatten_reg_516_reg[2]),
        .I5(indvar_flatten_reg_516_reg[4]),
        .O(add_ln250_1_fu_1086_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_516[6]_i_1 
       (.I0(indvar_flatten_reg_516_reg[6]),
        .I1(\indvar_flatten_reg_516[8]_i_2_n_3 ),
        .O(add_ln250_1_fu_1086_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \indvar_flatten_reg_516[7]_i_1 
       (.I0(\indvar_flatten_reg_516[8]_i_2_n_3 ),
        .I1(indvar_flatten_reg_516_reg[6]),
        .I2(indvar_flatten_reg_516_reg[7]),
        .O(add_ln250_1_fu_1086_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \indvar_flatten_reg_516[8]_i_1 
       (.I0(indvar_flatten_reg_516_reg[8]),
        .I1(\indvar_flatten_reg_516[8]_i_2_n_3 ),
        .I2(indvar_flatten_reg_516_reg[6]),
        .I3(indvar_flatten_reg_516_reg[7]),
        .O(add_ln250_1_fu_1086_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_516[8]_i_2 
       (.I0(indvar_flatten_reg_516_reg[4]),
        .I1(indvar_flatten_reg_516_reg[2]),
        .I2(indvar_flatten_reg_516_reg[0]),
        .I3(indvar_flatten_reg_516_reg[1]),
        .I4(indvar_flatten_reg_516_reg[3]),
        .I5(indvar_flatten_reg_516_reg[5]),
        .O(\indvar_flatten_reg_516[8]_i_2_n_3 ));
  FDRE \indvar_flatten_reg_516_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[0]),
        .Q(indvar_flatten_reg_516_reg[0]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[1]),
        .Q(indvar_flatten_reg_516_reg[1]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[2]),
        .Q(indvar_flatten_reg_516_reg[2]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[3]),
        .Q(indvar_flatten_reg_516_reg[3]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[4]),
        .Q(indvar_flatten_reg_516_reg[4]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[5]),
        .Q(indvar_flatten_reg_516_reg[5]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[6]),
        .Q(indvar_flatten_reg_516_reg[6]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[7]),
        .Q(indvar_flatten_reg_516_reg[7]),
        .R(indvar_flatten_reg_516));
  FDRE \indvar_flatten_reg_516_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln250_1_fu_1086_p2[8]),
        .Q(indvar_flatten_reg_516_reg[8]),
        .R(indvar_flatten_reg_516));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEE0000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_reg),
        .I1(ap_CS_fsm_state7),
        .I2(icmp_ln260_reg_3062),
        .I3(int_ap_ready_reg_i_2_n_5),
        .I4(Block_split4_proc_U0_ap_ready),
        .I5(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .O(ap_sync_ready));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_10
       (.I0(sel0[9]),
        .I1(YLoopSize_reg_3020[11]),
        .I2(sel0[8]),
        .I3(YLoopSize_reg_3020[10]),
        .O(int_ap_ready_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_11
       (.I0(sel0[7]),
        .I1(YLoopSize_reg_3020[9]),
        .I2(sel0[6]),
        .I3(YLoopSize_reg_3020[8]),
        .O(int_ap_ready_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_12
       (.I0(sel0[5]),
        .I1(YLoopSize_reg_3020[7]),
        .I2(sel0[4]),
        .I3(YLoopSize_reg_3020[6]),
        .O(int_ap_ready_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_13
       (.I0(sel0[3]),
        .I1(YLoopSize_reg_3020[5]),
        .I2(sel0[2]),
        .I3(YLoopSize_reg_3020[4]),
        .O(int_ap_ready_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_14
       (.I0(sel0[1]),
        .I1(YLoopSize_reg_3020[3]),
        .I2(sel0[0]),
        .I3(YLoopSize_reg_3020[2]),
        .O(int_ap_ready_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_15
       (.I0(\y_reg_549_reg_n_3_[1] ),
        .I1(YLoopSize_reg_3020[1]),
        .I2(\y_reg_549_reg_n_3_[0] ),
        .I3(YLoopSize_reg_3020[0]),
        .O(int_ap_ready_i_15_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_4
       (.I0(YLoopSize_reg_3020[11]),
        .I1(sel0[9]),
        .I2(YLoopSize_reg_3020[10]),
        .I3(sel0[8]),
        .O(int_ap_ready_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_5
       (.I0(YLoopSize_reg_3020[9]),
        .I1(sel0[7]),
        .I2(YLoopSize_reg_3020[8]),
        .I3(sel0[6]),
        .O(int_ap_ready_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_6
       (.I0(YLoopSize_reg_3020[7]),
        .I1(sel0[5]),
        .I2(YLoopSize_reg_3020[6]),
        .I3(sel0[4]),
        .O(int_ap_ready_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_7
       (.I0(YLoopSize_reg_3020[5]),
        .I1(sel0[3]),
        .I2(YLoopSize_reg_3020[4]),
        .I3(sel0[2]),
        .O(int_ap_ready_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_8
       (.I0(YLoopSize_reg_3020[3]),
        .I1(sel0[1]),
        .I2(YLoopSize_reg_3020[2]),
        .I3(sel0[0]),
        .O(int_ap_ready_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_9
       (.I0(YLoopSize_reg_3020[1]),
        .I1(\y_reg_549_reg_n_3_[1] ),
        .I2(YLoopSize_reg_3020[0]),
        .I3(\y_reg_549_reg_n_3_[0] ),
        .O(int_ap_ready_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 int_ap_ready_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED[7:6],int_ap_ready_reg_i_2_n_5,int_ap_ready_reg_i_2_n_6,int_ap_ready_reg_i_2_n_7,int_ap_ready_reg_i_2_n_8,int_ap_ready_reg_i_2_n_9,int_ap_ready_reg_i_2_n_10}),
        .DI({1'b0,1'b0,int_ap_ready_i_4_n_3,int_ap_ready_i_5_n_3,int_ap_ready_i_6_n_3,int_ap_ready_i_7_n_3,int_ap_ready_i_8_n_3,int_ap_ready_i_9_n_3}),
        .O(NLW_int_ap_ready_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,int_ap_ready_i_10_n_3,int_ap_ready_i_11_n_3,int_ap_ready_i_12_n_3,int_ap_ready_i_13_n_3,int_ap_ready_i_14_n_3,int_ap_ready_i_15_n_3}));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_vfltCoeff_shift[0]_i_1 
       (.I0(\int_vfltCoeff_shift_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(vscale_core_polyphase_U0_vfltCoeff_address0),
        .O(\int_vfltCoeff_shift_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n_i_2__15_n_3),
        .I1(internal_full_n),
        .I2(SrcYUV422_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__15
       (.I0(SrcYUV422_empty_n),
        .I1(p_40_in),
        .I2(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .I3(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I4(cmp81_i_reg_3172),
        .I5(\mOutPtr_reg[4] ),
        .O(internal_full_n_i_2__15_n_3));
  LUT4 #(
    .INIT(16'hEFFF)) 
    internal_full_n_i_3__2
       (.I0(start_once_reg),
        .I1(int_ap_ready_reg),
        .I2(ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_538[0]_i_1 
       (.I0(j_reg_538[0]),
        .O(add_ln253_fu_1130_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \j_reg_538[1]_i_1 
       (.I0(j_reg_538[0]),
        .I1(j_reg_538[1]),
        .I2(j_reg_538[2]),
        .O(add_ln253_fu_1130_p2[1]));
  LUT4 #(
    .INIT(16'h70F0)) 
    \j_reg_538[2]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_516));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_538[2]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_5160));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \j_reg_538[2]_i_3 
       (.I0(j_reg_538[2]),
        .I1(j_reg_538[0]),
        .I2(j_reg_538[1]),
        .O(add_ln253_fu_1130_p2[2]));
  FDRE \j_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln253_fu_1130_p2[0]),
        .Q(j_reg_538[0]),
        .R(indvar_flatten_reg_516));
  FDRE \j_reg_538_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln253_fu_1130_p2[1]),
        .Q(j_reg_538[1]),
        .R(indvar_flatten_reg_516));
  FDRE \j_reg_538_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(add_ln253_fu_1130_p2[2]),
        .Q(j_reg_538[2]),
        .R(indvar_flatten_reg_516));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(cmp81_i_reg_3172),
        .I2(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I3(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .I4(p_40_in),
        .I5(SrcYUV422_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h7F777777FFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(OutputWriteEn_reg_3163),
        .I1(ap_enable_reg_pp1_iter11_reg_n_3),
        .I2(SrcYUV422_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(\cmp81_i_reg_3172_reg[0]_0 ),
        .I5(OutYUV_full_n),
        .O(\OutputWriteEn_reg_3163_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(cmp81_i_reg_3172),
        .I1(\brmerge_i_reg_3176_reg[0]_rep__1_n_3 ),
        .I2(\icmp_ln299_reg_3215_reg_n_3_[0] ),
        .I3(p_40_in),
        .I4(SrcYUV422_empty_n),
        .I5(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 mac_muladd_8ns_16s_13ns_24_4_1_U46
       (.A(grp_fu_2661_p0),
        .CEB1(FiltCoeff_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26}),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 mac_muladd_8ns_16s_13ns_24_4_1_U47
       (.CEB1(FiltCoeff_0_ce0),
        .DSP_ALU_INST(grp_fu_2670_p0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26}),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22 mac_muladd_8ns_16s_13ns_24_4_1_U48
       (.CEB1(FiltCoeff_0_ce0),
        .DSP_ALU_INST(grp_fu_2679_p0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26}),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23 mac_muladd_8ns_16s_13ns_24_4_1_U49
       (.CEB1(FiltCoeff_0_ce0),
        .DSP_ALU_INST(grp_fu_2688_p0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U49_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_26}),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24 mac_muladd_8ns_16s_13ns_24_4_1_U50
       (.CEB1(FiltCoeff_0_ce0),
        .DSP_ALU_INST(grp_fu_2697_p0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U50_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_26}),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25 mac_muladd_8ns_16s_13ns_24_4_1_U51
       (.CEB1(FiltCoeff_0_ce0),
        .DSP_ALU_INST(grp_fu_2706_p0),
        .E(p_40_in),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U51_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_26}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_27_in(p_27_in),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 mac_muladd_8ns_16s_24s_25_4_1_U52
       (.CEB1(FiltCoeff_1_ce0),
        .DSP_ALU_INST(LineBuf_val_V_0_ce0),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26}),
        .DSP_A_B_DATA_INST(\brmerge_i_reg_3176_reg[0]_rep_n_3 ),
        .DSP_A_B_DATA_INST_0(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U52_n_3,mac_muladd_8ns_16s_24s_25_4_1_U52_n_4,mac_muladd_8ns_16s_24s_25_4_1_U52_n_5,mac_muladd_8ns_16s_24s_25_4_1_U52_n_6,mac_muladd_8ns_16s_24s_25_4_1_U52_n_7,mac_muladd_8ns_16s_24s_25_4_1_U52_n_8,mac_muladd_8ns_16s_24s_25_4_1_U52_n_9,mac_muladd_8ns_16s_24s_25_4_1_U52_n_10,mac_muladd_8ns_16s_24s_25_4_1_U52_n_11,mac_muladd_8ns_16s_24s_25_4_1_U52_n_12,mac_muladd_8ns_16s_24s_25_4_1_U52_n_13,mac_muladd_8ns_16s_24s_25_4_1_U52_n_14,mac_muladd_8ns_16s_24s_25_4_1_U52_n_15,mac_muladd_8ns_16s_24s_25_4_1_U52_n_16,mac_muladd_8ns_16s_24s_25_4_1_U52_n_17,mac_muladd_8ns_16s_24s_25_4_1_U52_n_18,mac_muladd_8ns_16s_24s_25_4_1_U52_n_19,mac_muladd_8ns_16s_24s_25_4_1_U52_n_20,mac_muladd_8ns_16s_24s_25_4_1_U52_n_21,mac_muladd_8ns_16s_24s_25_4_1_U52_n_22,mac_muladd_8ns_16s_24s_25_4_1_U52_n_23,mac_muladd_8ns_16s_24s_25_4_1_U52_n_24,mac_muladd_8ns_16s_24s_25_4_1_U52_n_25,mac_muladd_8ns_16s_24s_25_4_1_U52_n_26,mac_muladd_8ns_16s_24s_25_4_1_U52_n_27}),
        .Q(PixArrayVal_val_V_0_9_reg_3387),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26 mac_muladd_8ns_16s_24s_25_4_1_U53
       (.CEB1(FiltCoeff_1_ce0),
        .DSP_ALU_INST(LineBuf_val_V_0_ce0),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26}),
        .DSP_A_B_DATA_INST(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U53_n_3,mac_muladd_8ns_16s_24s_25_4_1_U53_n_4,mac_muladd_8ns_16s_24s_25_4_1_U53_n_5,mac_muladd_8ns_16s_24s_25_4_1_U53_n_6,mac_muladd_8ns_16s_24s_25_4_1_U53_n_7,mac_muladd_8ns_16s_24s_25_4_1_U53_n_8,mac_muladd_8ns_16s_24s_25_4_1_U53_n_9,mac_muladd_8ns_16s_24s_25_4_1_U53_n_10,mac_muladd_8ns_16s_24s_25_4_1_U53_n_11,mac_muladd_8ns_16s_24s_25_4_1_U53_n_12,mac_muladd_8ns_16s_24s_25_4_1_U53_n_13,mac_muladd_8ns_16s_24s_25_4_1_U53_n_14,mac_muladd_8ns_16s_24s_25_4_1_U53_n_15,mac_muladd_8ns_16s_24s_25_4_1_U53_n_16,mac_muladd_8ns_16s_24s_25_4_1_U53_n_17,mac_muladd_8ns_16s_24s_25_4_1_U53_n_18,mac_muladd_8ns_16s_24s_25_4_1_U53_n_19,mac_muladd_8ns_16s_24s_25_4_1_U53_n_20,mac_muladd_8ns_16s_24s_25_4_1_U53_n_21,mac_muladd_8ns_16s_24s_25_4_1_U53_n_22,mac_muladd_8ns_16s_24s_25_4_1_U53_n_23,mac_muladd_8ns_16s_24s_25_4_1_U53_n_24,mac_muladd_8ns_16s_24s_25_4_1_U53_n_25,mac_muladd_8ns_16s_24s_25_4_1_U53_n_26,mac_muladd_8ns_16s_24s_25_4_1_U53_n_27}),
        .Q(PixArrayVal_val_V_1_9_reg_3394),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27 mac_muladd_8ns_16s_24s_25_4_1_U54
       (.CEB1(FiltCoeff_1_ce0),
        .DSP_ALU_INST(LineBuf_val_V_0_ce0),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26}),
        .DSP_A_B_DATA_INST(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U54_n_3,mac_muladd_8ns_16s_24s_25_4_1_U54_n_4,mac_muladd_8ns_16s_24s_25_4_1_U54_n_5,mac_muladd_8ns_16s_24s_25_4_1_U54_n_6,mac_muladd_8ns_16s_24s_25_4_1_U54_n_7,mac_muladd_8ns_16s_24s_25_4_1_U54_n_8,mac_muladd_8ns_16s_24s_25_4_1_U54_n_9,mac_muladd_8ns_16s_24s_25_4_1_U54_n_10,mac_muladd_8ns_16s_24s_25_4_1_U54_n_11,mac_muladd_8ns_16s_24s_25_4_1_U54_n_12,mac_muladd_8ns_16s_24s_25_4_1_U54_n_13,mac_muladd_8ns_16s_24s_25_4_1_U54_n_14,mac_muladd_8ns_16s_24s_25_4_1_U54_n_15,mac_muladd_8ns_16s_24s_25_4_1_U54_n_16,mac_muladd_8ns_16s_24s_25_4_1_U54_n_17,mac_muladd_8ns_16s_24s_25_4_1_U54_n_18,mac_muladd_8ns_16s_24s_25_4_1_U54_n_19,mac_muladd_8ns_16s_24s_25_4_1_U54_n_20,mac_muladd_8ns_16s_24s_25_4_1_U54_n_21,mac_muladd_8ns_16s_24s_25_4_1_U54_n_22,mac_muladd_8ns_16s_24s_25_4_1_U54_n_23,mac_muladd_8ns_16s_24s_25_4_1_U54_n_24,mac_muladd_8ns_16s_24s_25_4_1_U54_n_25,mac_muladd_8ns_16s_24s_25_4_1_U54_n_26,mac_muladd_8ns_16s_24s_25_4_1_U54_n_27}),
        .Q(PixArrayVal_val_V_2_9_reg_3401),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28 mac_muladd_8ns_16s_24s_25_4_1_U55
       (.CEB1(FiltCoeff_1_ce0),
        .DSP_ALU_INST(LineBuf_val_V_0_ce0),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U49_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U49_n_26}),
        .DSP_A_B_DATA_INST(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U55_n_3,mac_muladd_8ns_16s_24s_25_4_1_U55_n_4,mac_muladd_8ns_16s_24s_25_4_1_U55_n_5,mac_muladd_8ns_16s_24s_25_4_1_U55_n_6,mac_muladd_8ns_16s_24s_25_4_1_U55_n_7,mac_muladd_8ns_16s_24s_25_4_1_U55_n_8,mac_muladd_8ns_16s_24s_25_4_1_U55_n_9,mac_muladd_8ns_16s_24s_25_4_1_U55_n_10,mac_muladd_8ns_16s_24s_25_4_1_U55_n_11,mac_muladd_8ns_16s_24s_25_4_1_U55_n_12,mac_muladd_8ns_16s_24s_25_4_1_U55_n_13,mac_muladd_8ns_16s_24s_25_4_1_U55_n_14,mac_muladd_8ns_16s_24s_25_4_1_U55_n_15,mac_muladd_8ns_16s_24s_25_4_1_U55_n_16,mac_muladd_8ns_16s_24s_25_4_1_U55_n_17,mac_muladd_8ns_16s_24s_25_4_1_U55_n_18,mac_muladd_8ns_16s_24s_25_4_1_U55_n_19,mac_muladd_8ns_16s_24s_25_4_1_U55_n_20,mac_muladd_8ns_16s_24s_25_4_1_U55_n_21,mac_muladd_8ns_16s_24s_25_4_1_U55_n_22,mac_muladd_8ns_16s_24s_25_4_1_U55_n_23,mac_muladd_8ns_16s_24s_25_4_1_U55_n_24,mac_muladd_8ns_16s_24s_25_4_1_U55_n_25,mac_muladd_8ns_16s_24s_25_4_1_U55_n_26,mac_muladd_8ns_16s_24s_25_4_1_U55_n_27}),
        .Q(PixArrayVal_val_V_3_9_reg_3408),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29 mac_muladd_8ns_16s_24s_25_4_1_U56
       (.CEB1(FiltCoeff_1_ce0),
        .DSP_ALU_INST(LineBuf_val_V_0_ce0),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U50_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U50_n_26}),
        .DSP_A_B_DATA_INST(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U56_n_3,mac_muladd_8ns_16s_24s_25_4_1_U56_n_4,mac_muladd_8ns_16s_24s_25_4_1_U56_n_5,mac_muladd_8ns_16s_24s_25_4_1_U56_n_6,mac_muladd_8ns_16s_24s_25_4_1_U56_n_7,mac_muladd_8ns_16s_24s_25_4_1_U56_n_8,mac_muladd_8ns_16s_24s_25_4_1_U56_n_9,mac_muladd_8ns_16s_24s_25_4_1_U56_n_10,mac_muladd_8ns_16s_24s_25_4_1_U56_n_11,mac_muladd_8ns_16s_24s_25_4_1_U56_n_12,mac_muladd_8ns_16s_24s_25_4_1_U56_n_13,mac_muladd_8ns_16s_24s_25_4_1_U56_n_14,mac_muladd_8ns_16s_24s_25_4_1_U56_n_15,mac_muladd_8ns_16s_24s_25_4_1_U56_n_16,mac_muladd_8ns_16s_24s_25_4_1_U56_n_17,mac_muladd_8ns_16s_24s_25_4_1_U56_n_18,mac_muladd_8ns_16s_24s_25_4_1_U56_n_19,mac_muladd_8ns_16s_24s_25_4_1_U56_n_20,mac_muladd_8ns_16s_24s_25_4_1_U56_n_21,mac_muladd_8ns_16s_24s_25_4_1_U56_n_22,mac_muladd_8ns_16s_24s_25_4_1_U56_n_23,mac_muladd_8ns_16s_24s_25_4_1_U56_n_24,mac_muladd_8ns_16s_24s_25_4_1_U56_n_25,mac_muladd_8ns_16s_24s_25_4_1_U56_n_26,mac_muladd_8ns_16s_24s_25_4_1_U56_n_27}),
        .Q(PixArrayVal_val_V_4_9_reg_3415),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30 mac_muladd_8ns_16s_24s_25_4_1_U57
       (.CEB1(FiltCoeff_1_ce0),
        .DSP_ALU_INST(LineBuf_val_V_0_ce0),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U51_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U51_n_26}),
        .DSP_A_B_DATA_INST(LineBuf_val_V_0_U_n_51),
        .DSP_A_B_DATA_INST_0(\icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U57_n_3,mac_muladd_8ns_16s_24s_25_4_1_U57_n_4,mac_muladd_8ns_16s_24s_25_4_1_U57_n_5,mac_muladd_8ns_16s_24s_25_4_1_U57_n_6,mac_muladd_8ns_16s_24s_25_4_1_U57_n_7,mac_muladd_8ns_16s_24s_25_4_1_U57_n_8,mac_muladd_8ns_16s_24s_25_4_1_U57_n_9,mac_muladd_8ns_16s_24s_25_4_1_U57_n_10,mac_muladd_8ns_16s_24s_25_4_1_U57_n_11,mac_muladd_8ns_16s_24s_25_4_1_U57_n_12,mac_muladd_8ns_16s_24s_25_4_1_U57_n_13,mac_muladd_8ns_16s_24s_25_4_1_U57_n_14,mac_muladd_8ns_16s_24s_25_4_1_U57_n_15,mac_muladd_8ns_16s_24s_25_4_1_U57_n_16,mac_muladd_8ns_16s_24s_25_4_1_U57_n_17,mac_muladd_8ns_16s_24s_25_4_1_U57_n_18,mac_muladd_8ns_16s_24s_25_4_1_U57_n_19,mac_muladd_8ns_16s_24s_25_4_1_U57_n_20,mac_muladd_8ns_16s_24s_25_4_1_U57_n_21,mac_muladd_8ns_16s_24s_25_4_1_U57_n_22,mac_muladd_8ns_16s_24s_25_4_1_U57_n_23,mac_muladd_8ns_16s_24s_25_4_1_U57_n_24,mac_muladd_8ns_16s_24s_25_4_1_U57_n_25,mac_muladd_8ns_16s_24s_25_4_1_U57_n_26,mac_muladd_8ns_16s_24s_25_4_1_U57_n_27}),
        .Q(PixArray_val_V_2_5_reg_3422),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 mac_muladd_8ns_16s_25s_26_4_1_U58
       (.CEA1(PixArray_val_V_2_0_0_i_reg_9800),
        .CEB1(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U52_n_3,mac_muladd_8ns_16s_24s_25_4_1_U52_n_4,mac_muladd_8ns_16s_24s_25_4_1_U52_n_5,mac_muladd_8ns_16s_24s_25_4_1_U52_n_6,mac_muladd_8ns_16s_24s_25_4_1_U52_n_7,mac_muladd_8ns_16s_24s_25_4_1_U52_n_8,mac_muladd_8ns_16s_24s_25_4_1_U52_n_9,mac_muladd_8ns_16s_24s_25_4_1_U52_n_10,mac_muladd_8ns_16s_24s_25_4_1_U52_n_11,mac_muladd_8ns_16s_24s_25_4_1_U52_n_12,mac_muladd_8ns_16s_24s_25_4_1_U52_n_13,mac_muladd_8ns_16s_24s_25_4_1_U52_n_14,mac_muladd_8ns_16s_24s_25_4_1_U52_n_15,mac_muladd_8ns_16s_24s_25_4_1_U52_n_16,mac_muladd_8ns_16s_24s_25_4_1_U52_n_17,mac_muladd_8ns_16s_24s_25_4_1_U52_n_18,mac_muladd_8ns_16s_24s_25_4_1_U52_n_19,mac_muladd_8ns_16s_24s_25_4_1_U52_n_20,mac_muladd_8ns_16s_24s_25_4_1_U52_n_21,mac_muladd_8ns_16s_24s_25_4_1_U52_n_22,mac_muladd_8ns_16s_24s_25_4_1_U52_n_23,mac_muladd_8ns_16s_24s_25_4_1_U52_n_24,mac_muladd_8ns_16s_24s_25_4_1_U52_n_25,mac_muladd_8ns_16s_24s_25_4_1_U52_n_26,mac_muladd_8ns_16s_24s_25_4_1_U52_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U58_n_3,mac_muladd_8ns_16s_25s_26_4_1_U58_n_4,mac_muladd_8ns_16s_25s_26_4_1_U58_n_5,mac_muladd_8ns_16s_25s_26_4_1_U58_n_6,mac_muladd_8ns_16s_25s_26_4_1_U58_n_7,mac_muladd_8ns_16s_25s_26_4_1_U58_n_8,mac_muladd_8ns_16s_25s_26_4_1_U58_n_9,mac_muladd_8ns_16s_25s_26_4_1_U58_n_10,mac_muladd_8ns_16s_25s_26_4_1_U58_n_11,mac_muladd_8ns_16s_25s_26_4_1_U58_n_12,mac_muladd_8ns_16s_25s_26_4_1_U58_n_13,mac_muladd_8ns_16s_25s_26_4_1_U58_n_14,mac_muladd_8ns_16s_25s_26_4_1_U58_n_15,mac_muladd_8ns_16s_25s_26_4_1_U58_n_16,mac_muladd_8ns_16s_25s_26_4_1_U58_n_17,mac_muladd_8ns_16s_25s_26_4_1_U58_n_18,mac_muladd_8ns_16s_25s_26_4_1_U58_n_19,mac_muladd_8ns_16s_25s_26_4_1_U58_n_20,mac_muladd_8ns_16s_25s_26_4_1_U58_n_21,mac_muladd_8ns_16s_25s_26_4_1_U58_n_22,mac_muladd_8ns_16s_25s_26_4_1_U58_n_23,mac_muladd_8ns_16s_25s_26_4_1_U58_n_24,mac_muladd_8ns_16s_25s_26_4_1_U58_n_25,mac_muladd_8ns_16s_25s_26_4_1_U58_n_26,mac_muladd_8ns_16s_25s_26_4_1_U58_n_27,mac_muladd_8ns_16s_25s_26_4_1_U58_n_28,mac_muladd_8ns_16s_25s_26_4_1_U58_n_29,mac_muladd_8ns_16s_25s_26_4_1_U58_n_30,mac_muladd_8ns_16s_25s_26_4_1_U58_n_31,mac_muladd_8ns_16s_25s_26_4_1_U58_n_32,mac_muladd_8ns_16s_25s_26_4_1_U58_n_33,mac_muladd_8ns_16s_25s_26_4_1_U58_n_34,mac_muladd_8ns_16s_25s_26_4_1_U58_n_35,mac_muladd_8ns_16s_25s_26_4_1_U58_n_36,mac_muladd_8ns_16s_25s_26_4_1_U58_n_37,mac_muladd_8ns_16s_25s_26_4_1_U58_n_38,mac_muladd_8ns_16s_25s_26_4_1_U58_n_39,mac_muladd_8ns_16s_25s_26_4_1_U58_n_40,mac_muladd_8ns_16s_25s_26_4_1_U58_n_41,mac_muladd_8ns_16s_25s_26_4_1_U58_n_42,mac_muladd_8ns_16s_25s_26_4_1_U58_n_43,mac_muladd_8ns_16s_25s_26_4_1_U58_n_44,mac_muladd_8ns_16s_25s_26_4_1_U58_n_45,mac_muladd_8ns_16s_25s_26_4_1_U58_n_46,mac_muladd_8ns_16s_25s_26_4_1_U58_n_47,mac_muladd_8ns_16s_25s_26_4_1_U58_n_48,mac_muladd_8ns_16s_25s_26_4_1_U58_n_49,mac_muladd_8ns_16s_25s_26_4_1_U58_n_50}),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31 mac_muladd_8ns_16s_25s_26_4_1_U59
       (.CEA1(PixArray_val_V_2_0_0_i_reg_9800),
        .CEB1(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U53_n_3,mac_muladd_8ns_16s_24s_25_4_1_U53_n_4,mac_muladd_8ns_16s_24s_25_4_1_U53_n_5,mac_muladd_8ns_16s_24s_25_4_1_U53_n_6,mac_muladd_8ns_16s_24s_25_4_1_U53_n_7,mac_muladd_8ns_16s_24s_25_4_1_U53_n_8,mac_muladd_8ns_16s_24s_25_4_1_U53_n_9,mac_muladd_8ns_16s_24s_25_4_1_U53_n_10,mac_muladd_8ns_16s_24s_25_4_1_U53_n_11,mac_muladd_8ns_16s_24s_25_4_1_U53_n_12,mac_muladd_8ns_16s_24s_25_4_1_U53_n_13,mac_muladd_8ns_16s_24s_25_4_1_U53_n_14,mac_muladd_8ns_16s_24s_25_4_1_U53_n_15,mac_muladd_8ns_16s_24s_25_4_1_U53_n_16,mac_muladd_8ns_16s_24s_25_4_1_U53_n_17,mac_muladd_8ns_16s_24s_25_4_1_U53_n_18,mac_muladd_8ns_16s_24s_25_4_1_U53_n_19,mac_muladd_8ns_16s_24s_25_4_1_U53_n_20,mac_muladd_8ns_16s_24s_25_4_1_U53_n_21,mac_muladd_8ns_16s_24s_25_4_1_U53_n_22,mac_muladd_8ns_16s_24s_25_4_1_U53_n_23,mac_muladd_8ns_16s_24s_25_4_1_U53_n_24,mac_muladd_8ns_16s_24s_25_4_1_U53_n_25,mac_muladd_8ns_16s_24s_25_4_1_U53_n_26,mac_muladd_8ns_16s_24s_25_4_1_U53_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U59_n_3,mac_muladd_8ns_16s_25s_26_4_1_U59_n_4,mac_muladd_8ns_16s_25s_26_4_1_U59_n_5,mac_muladd_8ns_16s_25s_26_4_1_U59_n_6,mac_muladd_8ns_16s_25s_26_4_1_U59_n_7,mac_muladd_8ns_16s_25s_26_4_1_U59_n_8,mac_muladd_8ns_16s_25s_26_4_1_U59_n_9,mac_muladd_8ns_16s_25s_26_4_1_U59_n_10,mac_muladd_8ns_16s_25s_26_4_1_U59_n_11,mac_muladd_8ns_16s_25s_26_4_1_U59_n_12,mac_muladd_8ns_16s_25s_26_4_1_U59_n_13,mac_muladd_8ns_16s_25s_26_4_1_U59_n_14,mac_muladd_8ns_16s_25s_26_4_1_U59_n_15,mac_muladd_8ns_16s_25s_26_4_1_U59_n_16,mac_muladd_8ns_16s_25s_26_4_1_U59_n_17,mac_muladd_8ns_16s_25s_26_4_1_U59_n_18,mac_muladd_8ns_16s_25s_26_4_1_U59_n_19,mac_muladd_8ns_16s_25s_26_4_1_U59_n_20,mac_muladd_8ns_16s_25s_26_4_1_U59_n_21,mac_muladd_8ns_16s_25s_26_4_1_U59_n_22,mac_muladd_8ns_16s_25s_26_4_1_U59_n_23,mac_muladd_8ns_16s_25s_26_4_1_U59_n_24,mac_muladd_8ns_16s_25s_26_4_1_U59_n_25,mac_muladd_8ns_16s_25s_26_4_1_U59_n_26,mac_muladd_8ns_16s_25s_26_4_1_U59_n_27,mac_muladd_8ns_16s_25s_26_4_1_U59_n_28,mac_muladd_8ns_16s_25s_26_4_1_U59_n_29,mac_muladd_8ns_16s_25s_26_4_1_U59_n_30,mac_muladd_8ns_16s_25s_26_4_1_U59_n_31,mac_muladd_8ns_16s_25s_26_4_1_U59_n_32,mac_muladd_8ns_16s_25s_26_4_1_U59_n_33,mac_muladd_8ns_16s_25s_26_4_1_U59_n_34,mac_muladd_8ns_16s_25s_26_4_1_U59_n_35,mac_muladd_8ns_16s_25s_26_4_1_U59_n_36,mac_muladd_8ns_16s_25s_26_4_1_U59_n_37,mac_muladd_8ns_16s_25s_26_4_1_U59_n_38,mac_muladd_8ns_16s_25s_26_4_1_U59_n_39,mac_muladd_8ns_16s_25s_26_4_1_U59_n_40,mac_muladd_8ns_16s_25s_26_4_1_U59_n_41,mac_muladd_8ns_16s_25s_26_4_1_U59_n_42,mac_muladd_8ns_16s_25s_26_4_1_U59_n_43,mac_muladd_8ns_16s_25s_26_4_1_U59_n_44,mac_muladd_8ns_16s_25s_26_4_1_U59_n_45,mac_muladd_8ns_16s_25s_26_4_1_U59_n_46,mac_muladd_8ns_16s_25s_26_4_1_U59_n_47,mac_muladd_8ns_16s_25s_26_4_1_U59_n_48,mac_muladd_8ns_16s_25s_26_4_1_U59_n_49,mac_muladd_8ns_16s_25s_26_4_1_U59_n_50}),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32 mac_muladd_8ns_16s_25s_26_4_1_U60
       (.CEA1(PixArray_val_V_2_0_0_i_reg_9800),
        .CEB1(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U54_n_3,mac_muladd_8ns_16s_24s_25_4_1_U54_n_4,mac_muladd_8ns_16s_24s_25_4_1_U54_n_5,mac_muladd_8ns_16s_24s_25_4_1_U54_n_6,mac_muladd_8ns_16s_24s_25_4_1_U54_n_7,mac_muladd_8ns_16s_24s_25_4_1_U54_n_8,mac_muladd_8ns_16s_24s_25_4_1_U54_n_9,mac_muladd_8ns_16s_24s_25_4_1_U54_n_10,mac_muladd_8ns_16s_24s_25_4_1_U54_n_11,mac_muladd_8ns_16s_24s_25_4_1_U54_n_12,mac_muladd_8ns_16s_24s_25_4_1_U54_n_13,mac_muladd_8ns_16s_24s_25_4_1_U54_n_14,mac_muladd_8ns_16s_24s_25_4_1_U54_n_15,mac_muladd_8ns_16s_24s_25_4_1_U54_n_16,mac_muladd_8ns_16s_24s_25_4_1_U54_n_17,mac_muladd_8ns_16s_24s_25_4_1_U54_n_18,mac_muladd_8ns_16s_24s_25_4_1_U54_n_19,mac_muladd_8ns_16s_24s_25_4_1_U54_n_20,mac_muladd_8ns_16s_24s_25_4_1_U54_n_21,mac_muladd_8ns_16s_24s_25_4_1_U54_n_22,mac_muladd_8ns_16s_24s_25_4_1_U54_n_23,mac_muladd_8ns_16s_24s_25_4_1_U54_n_24,mac_muladd_8ns_16s_24s_25_4_1_U54_n_25,mac_muladd_8ns_16s_24s_25_4_1_U54_n_26,mac_muladd_8ns_16s_24s_25_4_1_U54_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U60_n_3,mac_muladd_8ns_16s_25s_26_4_1_U60_n_4,mac_muladd_8ns_16s_25s_26_4_1_U60_n_5,mac_muladd_8ns_16s_25s_26_4_1_U60_n_6,mac_muladd_8ns_16s_25s_26_4_1_U60_n_7,mac_muladd_8ns_16s_25s_26_4_1_U60_n_8,mac_muladd_8ns_16s_25s_26_4_1_U60_n_9,mac_muladd_8ns_16s_25s_26_4_1_U60_n_10,mac_muladd_8ns_16s_25s_26_4_1_U60_n_11,mac_muladd_8ns_16s_25s_26_4_1_U60_n_12,mac_muladd_8ns_16s_25s_26_4_1_U60_n_13,mac_muladd_8ns_16s_25s_26_4_1_U60_n_14,mac_muladd_8ns_16s_25s_26_4_1_U60_n_15,mac_muladd_8ns_16s_25s_26_4_1_U60_n_16,mac_muladd_8ns_16s_25s_26_4_1_U60_n_17,mac_muladd_8ns_16s_25s_26_4_1_U60_n_18,mac_muladd_8ns_16s_25s_26_4_1_U60_n_19,mac_muladd_8ns_16s_25s_26_4_1_U60_n_20,mac_muladd_8ns_16s_25s_26_4_1_U60_n_21,mac_muladd_8ns_16s_25s_26_4_1_U60_n_22,mac_muladd_8ns_16s_25s_26_4_1_U60_n_23,mac_muladd_8ns_16s_25s_26_4_1_U60_n_24,mac_muladd_8ns_16s_25s_26_4_1_U60_n_25,mac_muladd_8ns_16s_25s_26_4_1_U60_n_26,mac_muladd_8ns_16s_25s_26_4_1_U60_n_27,mac_muladd_8ns_16s_25s_26_4_1_U60_n_28,mac_muladd_8ns_16s_25s_26_4_1_U60_n_29,mac_muladd_8ns_16s_25s_26_4_1_U60_n_30,mac_muladd_8ns_16s_25s_26_4_1_U60_n_31,mac_muladd_8ns_16s_25s_26_4_1_U60_n_32,mac_muladd_8ns_16s_25s_26_4_1_U60_n_33,mac_muladd_8ns_16s_25s_26_4_1_U60_n_34,mac_muladd_8ns_16s_25s_26_4_1_U60_n_35,mac_muladd_8ns_16s_25s_26_4_1_U60_n_36,mac_muladd_8ns_16s_25s_26_4_1_U60_n_37,mac_muladd_8ns_16s_25s_26_4_1_U60_n_38,mac_muladd_8ns_16s_25s_26_4_1_U60_n_39,mac_muladd_8ns_16s_25s_26_4_1_U60_n_40,mac_muladd_8ns_16s_25s_26_4_1_U60_n_41,mac_muladd_8ns_16s_25s_26_4_1_U60_n_42,mac_muladd_8ns_16s_25s_26_4_1_U60_n_43,mac_muladd_8ns_16s_25s_26_4_1_U60_n_44,mac_muladd_8ns_16s_25s_26_4_1_U60_n_45,mac_muladd_8ns_16s_25s_26_4_1_U60_n_46,mac_muladd_8ns_16s_25s_26_4_1_U60_n_47,mac_muladd_8ns_16s_25s_26_4_1_U60_n_48,mac_muladd_8ns_16s_25s_26_4_1_U60_n_49,mac_muladd_8ns_16s_25s_26_4_1_U60_n_50}),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33 mac_muladd_8ns_16s_25s_26_4_1_U61
       (.CEA1(PixArray_val_V_2_0_0_i_reg_9800),
        .CEB1(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U55_n_3,mac_muladd_8ns_16s_24s_25_4_1_U55_n_4,mac_muladd_8ns_16s_24s_25_4_1_U55_n_5,mac_muladd_8ns_16s_24s_25_4_1_U55_n_6,mac_muladd_8ns_16s_24s_25_4_1_U55_n_7,mac_muladd_8ns_16s_24s_25_4_1_U55_n_8,mac_muladd_8ns_16s_24s_25_4_1_U55_n_9,mac_muladd_8ns_16s_24s_25_4_1_U55_n_10,mac_muladd_8ns_16s_24s_25_4_1_U55_n_11,mac_muladd_8ns_16s_24s_25_4_1_U55_n_12,mac_muladd_8ns_16s_24s_25_4_1_U55_n_13,mac_muladd_8ns_16s_24s_25_4_1_U55_n_14,mac_muladd_8ns_16s_24s_25_4_1_U55_n_15,mac_muladd_8ns_16s_24s_25_4_1_U55_n_16,mac_muladd_8ns_16s_24s_25_4_1_U55_n_17,mac_muladd_8ns_16s_24s_25_4_1_U55_n_18,mac_muladd_8ns_16s_24s_25_4_1_U55_n_19,mac_muladd_8ns_16s_24s_25_4_1_U55_n_20,mac_muladd_8ns_16s_24s_25_4_1_U55_n_21,mac_muladd_8ns_16s_24s_25_4_1_U55_n_22,mac_muladd_8ns_16s_24s_25_4_1_U55_n_23,mac_muladd_8ns_16s_24s_25_4_1_U55_n_24,mac_muladd_8ns_16s_24s_25_4_1_U55_n_25,mac_muladd_8ns_16s_24s_25_4_1_U55_n_26,mac_muladd_8ns_16s_24s_25_4_1_U55_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U61_n_3,mac_muladd_8ns_16s_25s_26_4_1_U61_n_4,mac_muladd_8ns_16s_25s_26_4_1_U61_n_5,mac_muladd_8ns_16s_25s_26_4_1_U61_n_6,mac_muladd_8ns_16s_25s_26_4_1_U61_n_7,mac_muladd_8ns_16s_25s_26_4_1_U61_n_8,mac_muladd_8ns_16s_25s_26_4_1_U61_n_9,mac_muladd_8ns_16s_25s_26_4_1_U61_n_10,mac_muladd_8ns_16s_25s_26_4_1_U61_n_11,mac_muladd_8ns_16s_25s_26_4_1_U61_n_12,mac_muladd_8ns_16s_25s_26_4_1_U61_n_13,mac_muladd_8ns_16s_25s_26_4_1_U61_n_14,mac_muladd_8ns_16s_25s_26_4_1_U61_n_15,mac_muladd_8ns_16s_25s_26_4_1_U61_n_16,mac_muladd_8ns_16s_25s_26_4_1_U61_n_17,mac_muladd_8ns_16s_25s_26_4_1_U61_n_18,mac_muladd_8ns_16s_25s_26_4_1_U61_n_19,mac_muladd_8ns_16s_25s_26_4_1_U61_n_20,mac_muladd_8ns_16s_25s_26_4_1_U61_n_21,mac_muladd_8ns_16s_25s_26_4_1_U61_n_22,mac_muladd_8ns_16s_25s_26_4_1_U61_n_23,mac_muladd_8ns_16s_25s_26_4_1_U61_n_24,mac_muladd_8ns_16s_25s_26_4_1_U61_n_25,mac_muladd_8ns_16s_25s_26_4_1_U61_n_26,mac_muladd_8ns_16s_25s_26_4_1_U61_n_27,mac_muladd_8ns_16s_25s_26_4_1_U61_n_28,mac_muladd_8ns_16s_25s_26_4_1_U61_n_29,mac_muladd_8ns_16s_25s_26_4_1_U61_n_30,mac_muladd_8ns_16s_25s_26_4_1_U61_n_31,mac_muladd_8ns_16s_25s_26_4_1_U61_n_32,mac_muladd_8ns_16s_25s_26_4_1_U61_n_33,mac_muladd_8ns_16s_25s_26_4_1_U61_n_34,mac_muladd_8ns_16s_25s_26_4_1_U61_n_35,mac_muladd_8ns_16s_25s_26_4_1_U61_n_36,mac_muladd_8ns_16s_25s_26_4_1_U61_n_37,mac_muladd_8ns_16s_25s_26_4_1_U61_n_38,mac_muladd_8ns_16s_25s_26_4_1_U61_n_39,mac_muladd_8ns_16s_25s_26_4_1_U61_n_40,mac_muladd_8ns_16s_25s_26_4_1_U61_n_41,mac_muladd_8ns_16s_25s_26_4_1_U61_n_42,mac_muladd_8ns_16s_25s_26_4_1_U61_n_43,mac_muladd_8ns_16s_25s_26_4_1_U61_n_44,mac_muladd_8ns_16s_25s_26_4_1_U61_n_45,mac_muladd_8ns_16s_25s_26_4_1_U61_n_46,mac_muladd_8ns_16s_25s_26_4_1_U61_n_47,mac_muladd_8ns_16s_25s_26_4_1_U61_n_48,mac_muladd_8ns_16s_25s_26_4_1_U61_n_49,mac_muladd_8ns_16s_25s_26_4_1_U61_n_50}),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34 mac_muladd_8ns_16s_25s_26_4_1_U62
       (.CEA1(PixArray_val_V_2_0_0_i_reg_9800),
        .CEB1(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U56_n_3,mac_muladd_8ns_16s_24s_25_4_1_U56_n_4,mac_muladd_8ns_16s_24s_25_4_1_U56_n_5,mac_muladd_8ns_16s_24s_25_4_1_U56_n_6,mac_muladd_8ns_16s_24s_25_4_1_U56_n_7,mac_muladd_8ns_16s_24s_25_4_1_U56_n_8,mac_muladd_8ns_16s_24s_25_4_1_U56_n_9,mac_muladd_8ns_16s_24s_25_4_1_U56_n_10,mac_muladd_8ns_16s_24s_25_4_1_U56_n_11,mac_muladd_8ns_16s_24s_25_4_1_U56_n_12,mac_muladd_8ns_16s_24s_25_4_1_U56_n_13,mac_muladd_8ns_16s_24s_25_4_1_U56_n_14,mac_muladd_8ns_16s_24s_25_4_1_U56_n_15,mac_muladd_8ns_16s_24s_25_4_1_U56_n_16,mac_muladd_8ns_16s_24s_25_4_1_U56_n_17,mac_muladd_8ns_16s_24s_25_4_1_U56_n_18,mac_muladd_8ns_16s_24s_25_4_1_U56_n_19,mac_muladd_8ns_16s_24s_25_4_1_U56_n_20,mac_muladd_8ns_16s_24s_25_4_1_U56_n_21,mac_muladd_8ns_16s_24s_25_4_1_U56_n_22,mac_muladd_8ns_16s_24s_25_4_1_U56_n_23,mac_muladd_8ns_16s_24s_25_4_1_U56_n_24,mac_muladd_8ns_16s_24s_25_4_1_U56_n_25,mac_muladd_8ns_16s_24s_25_4_1_U56_n_26,mac_muladd_8ns_16s_24s_25_4_1_U56_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U62_n_3,mac_muladd_8ns_16s_25s_26_4_1_U62_n_4,mac_muladd_8ns_16s_25s_26_4_1_U62_n_5,mac_muladd_8ns_16s_25s_26_4_1_U62_n_6,mac_muladd_8ns_16s_25s_26_4_1_U62_n_7,mac_muladd_8ns_16s_25s_26_4_1_U62_n_8,mac_muladd_8ns_16s_25s_26_4_1_U62_n_9,mac_muladd_8ns_16s_25s_26_4_1_U62_n_10,mac_muladd_8ns_16s_25s_26_4_1_U62_n_11,mac_muladd_8ns_16s_25s_26_4_1_U62_n_12,mac_muladd_8ns_16s_25s_26_4_1_U62_n_13,mac_muladd_8ns_16s_25s_26_4_1_U62_n_14,mac_muladd_8ns_16s_25s_26_4_1_U62_n_15,mac_muladd_8ns_16s_25s_26_4_1_U62_n_16,mac_muladd_8ns_16s_25s_26_4_1_U62_n_17,mac_muladd_8ns_16s_25s_26_4_1_U62_n_18,mac_muladd_8ns_16s_25s_26_4_1_U62_n_19,mac_muladd_8ns_16s_25s_26_4_1_U62_n_20,mac_muladd_8ns_16s_25s_26_4_1_U62_n_21,mac_muladd_8ns_16s_25s_26_4_1_U62_n_22,mac_muladd_8ns_16s_25s_26_4_1_U62_n_23,mac_muladd_8ns_16s_25s_26_4_1_U62_n_24,mac_muladd_8ns_16s_25s_26_4_1_U62_n_25,mac_muladd_8ns_16s_25s_26_4_1_U62_n_26,mac_muladd_8ns_16s_25s_26_4_1_U62_n_27,mac_muladd_8ns_16s_25s_26_4_1_U62_n_28,mac_muladd_8ns_16s_25s_26_4_1_U62_n_29,mac_muladd_8ns_16s_25s_26_4_1_U62_n_30,mac_muladd_8ns_16s_25s_26_4_1_U62_n_31,mac_muladd_8ns_16s_25s_26_4_1_U62_n_32,mac_muladd_8ns_16s_25s_26_4_1_U62_n_33,mac_muladd_8ns_16s_25s_26_4_1_U62_n_34,mac_muladd_8ns_16s_25s_26_4_1_U62_n_35,mac_muladd_8ns_16s_25s_26_4_1_U62_n_36,mac_muladd_8ns_16s_25s_26_4_1_U62_n_37,mac_muladd_8ns_16s_25s_26_4_1_U62_n_38,mac_muladd_8ns_16s_25s_26_4_1_U62_n_39,mac_muladd_8ns_16s_25s_26_4_1_U62_n_40,mac_muladd_8ns_16s_25s_26_4_1_U62_n_41,mac_muladd_8ns_16s_25s_26_4_1_U62_n_42,mac_muladd_8ns_16s_25s_26_4_1_U62_n_43,mac_muladd_8ns_16s_25s_26_4_1_U62_n_44,mac_muladd_8ns_16s_25s_26_4_1_U62_n_45,mac_muladd_8ns_16s_25s_26_4_1_U62_n_46,mac_muladd_8ns_16s_25s_26_4_1_U62_n_47,mac_muladd_8ns_16s_25s_26_4_1_U62_n_48,mac_muladd_8ns_16s_25s_26_4_1_U62_n_49,mac_muladd_8ns_16s_25s_26_4_1_U62_n_50}),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35 mac_muladd_8ns_16s_25s_26_4_1_U63
       (.CEA1(PixArray_val_V_2_0_0_i_reg_9800),
        .CEB1(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U57_n_3,mac_muladd_8ns_16s_24s_25_4_1_U57_n_4,mac_muladd_8ns_16s_24s_25_4_1_U57_n_5,mac_muladd_8ns_16s_24s_25_4_1_U57_n_6,mac_muladd_8ns_16s_24s_25_4_1_U57_n_7,mac_muladd_8ns_16s_24s_25_4_1_U57_n_8,mac_muladd_8ns_16s_24s_25_4_1_U57_n_9,mac_muladd_8ns_16s_24s_25_4_1_U57_n_10,mac_muladd_8ns_16s_24s_25_4_1_U57_n_11,mac_muladd_8ns_16s_24s_25_4_1_U57_n_12,mac_muladd_8ns_16s_24s_25_4_1_U57_n_13,mac_muladd_8ns_16s_24s_25_4_1_U57_n_14,mac_muladd_8ns_16s_24s_25_4_1_U57_n_15,mac_muladd_8ns_16s_24s_25_4_1_U57_n_16,mac_muladd_8ns_16s_24s_25_4_1_U57_n_17,mac_muladd_8ns_16s_24s_25_4_1_U57_n_18,mac_muladd_8ns_16s_24s_25_4_1_U57_n_19,mac_muladd_8ns_16s_24s_25_4_1_U57_n_20,mac_muladd_8ns_16s_24s_25_4_1_U57_n_21,mac_muladd_8ns_16s_24s_25_4_1_U57_n_22,mac_muladd_8ns_16s_24s_25_4_1_U57_n_23,mac_muladd_8ns_16s_24s_25_4_1_U57_n_24,mac_muladd_8ns_16s_24s_25_4_1_U57_n_25,mac_muladd_8ns_16s_24s_25_4_1_U57_n_26,mac_muladd_8ns_16s_24s_25_4_1_U57_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U63_n_3,mac_muladd_8ns_16s_25s_26_4_1_U63_n_4,mac_muladd_8ns_16s_25s_26_4_1_U63_n_5,mac_muladd_8ns_16s_25s_26_4_1_U63_n_6,mac_muladd_8ns_16s_25s_26_4_1_U63_n_7,mac_muladd_8ns_16s_25s_26_4_1_U63_n_8,mac_muladd_8ns_16s_25s_26_4_1_U63_n_9,mac_muladd_8ns_16s_25s_26_4_1_U63_n_10,mac_muladd_8ns_16s_25s_26_4_1_U63_n_11,mac_muladd_8ns_16s_25s_26_4_1_U63_n_12,mac_muladd_8ns_16s_25s_26_4_1_U63_n_13,mac_muladd_8ns_16s_25s_26_4_1_U63_n_14,mac_muladd_8ns_16s_25s_26_4_1_U63_n_15,mac_muladd_8ns_16s_25s_26_4_1_U63_n_16,mac_muladd_8ns_16s_25s_26_4_1_U63_n_17,mac_muladd_8ns_16s_25s_26_4_1_U63_n_18,mac_muladd_8ns_16s_25s_26_4_1_U63_n_19,mac_muladd_8ns_16s_25s_26_4_1_U63_n_20,mac_muladd_8ns_16s_25s_26_4_1_U63_n_21,mac_muladd_8ns_16s_25s_26_4_1_U63_n_22,mac_muladd_8ns_16s_25s_26_4_1_U63_n_23,mac_muladd_8ns_16s_25s_26_4_1_U63_n_24,mac_muladd_8ns_16s_25s_26_4_1_U63_n_25,mac_muladd_8ns_16s_25s_26_4_1_U63_n_26,mac_muladd_8ns_16s_25s_26_4_1_U63_n_27,mac_muladd_8ns_16s_25s_26_4_1_U63_n_28,mac_muladd_8ns_16s_25s_26_4_1_U63_n_29,mac_muladd_8ns_16s_25s_26_4_1_U63_n_30,mac_muladd_8ns_16s_25s_26_4_1_U63_n_31,mac_muladd_8ns_16s_25s_26_4_1_U63_n_32,mac_muladd_8ns_16s_25s_26_4_1_U63_n_33,mac_muladd_8ns_16s_25s_26_4_1_U63_n_34,mac_muladd_8ns_16s_25s_26_4_1_U63_n_35,mac_muladd_8ns_16s_25s_26_4_1_U63_n_36,mac_muladd_8ns_16s_25s_26_4_1_U63_n_37,mac_muladd_8ns_16s_25s_26_4_1_U63_n_38,mac_muladd_8ns_16s_25s_26_4_1_U63_n_39,mac_muladd_8ns_16s_25s_26_4_1_U63_n_40,mac_muladd_8ns_16s_25s_26_4_1_U63_n_41,mac_muladd_8ns_16s_25s_26_4_1_U63_n_42,mac_muladd_8ns_16s_25s_26_4_1_U63_n_43,mac_muladd_8ns_16s_25s_26_4_1_U63_n_44,mac_muladd_8ns_16s_25s_26_4_1_U63_n_45,mac_muladd_8ns_16s_25s_26_4_1_U63_n_46,mac_muladd_8ns_16s_25s_26_4_1_U63_n_47,mac_muladd_8ns_16s_25s_26_4_1_U63_n_48,mac_muladd_8ns_16s_25s_26_4_1_U63_n_49,mac_muladd_8ns_16s_25s_26_4_1_U63_n_50}),
        .\PixArray_val_V_5_5_1_i_reg_744_reg[0] (LineBuf_val_V_0_U_n_51),
        .Q(ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 mac_muladd_8ns_16s_26s_26_4_1_U64
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U64_n_3,mac_muladd_8ns_16s_26s_26_4_1_U64_n_4,mac_muladd_8ns_16s_26s_26_4_1_U64_n_5,mac_muladd_8ns_16s_26s_26_4_1_U64_n_6,mac_muladd_8ns_16s_26s_26_4_1_U64_n_7,mac_muladd_8ns_16s_26s_26_4_1_U64_n_8,mac_muladd_8ns_16s_26s_26_4_1_U64_n_9,mac_muladd_8ns_16s_26s_26_4_1_U64_n_10,mac_muladd_8ns_16s_26s_26_4_1_U64_n_11,mac_muladd_8ns_16s_26s_26_4_1_U64_n_12,mac_muladd_8ns_16s_26s_26_4_1_U64_n_13,mac_muladd_8ns_16s_26s_26_4_1_U64_n_14,mac_muladd_8ns_16s_26s_26_4_1_U64_n_15,mac_muladd_8ns_16s_26s_26_4_1_U64_n_16,mac_muladd_8ns_16s_26s_26_4_1_U64_n_17,mac_muladd_8ns_16s_26s_26_4_1_U64_n_18,mac_muladd_8ns_16s_26s_26_4_1_U64_n_19,mac_muladd_8ns_16s_26s_26_4_1_U64_n_20,mac_muladd_8ns_16s_26s_26_4_1_U64_n_21,mac_muladd_8ns_16s_26s_26_4_1_U64_n_22,mac_muladd_8ns_16s_26s_26_4_1_U64_n_23,mac_muladd_8ns_16s_26s_26_4_1_U64_n_24,mac_muladd_8ns_16s_26s_26_4_1_U64_n_25,mac_muladd_8ns_16s_26s_26_4_1_U64_n_26,mac_muladd_8ns_16s_26s_26_4_1_U64_n_27,mac_muladd_8ns_16s_26s_26_4_1_U64_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U58_n_3,mac_muladd_8ns_16s_25s_26_4_1_U58_n_4,mac_muladd_8ns_16s_25s_26_4_1_U58_n_5,mac_muladd_8ns_16s_25s_26_4_1_U58_n_6,mac_muladd_8ns_16s_25s_26_4_1_U58_n_7,mac_muladd_8ns_16s_25s_26_4_1_U58_n_8,mac_muladd_8ns_16s_25s_26_4_1_U58_n_9,mac_muladd_8ns_16s_25s_26_4_1_U58_n_10,mac_muladd_8ns_16s_25s_26_4_1_U58_n_11,mac_muladd_8ns_16s_25s_26_4_1_U58_n_12,mac_muladd_8ns_16s_25s_26_4_1_U58_n_13,mac_muladd_8ns_16s_25s_26_4_1_U58_n_14,mac_muladd_8ns_16s_25s_26_4_1_U58_n_15,mac_muladd_8ns_16s_25s_26_4_1_U58_n_16,mac_muladd_8ns_16s_25s_26_4_1_U58_n_17,mac_muladd_8ns_16s_25s_26_4_1_U58_n_18,mac_muladd_8ns_16s_25s_26_4_1_U58_n_19,mac_muladd_8ns_16s_25s_26_4_1_U58_n_20,mac_muladd_8ns_16s_25s_26_4_1_U58_n_21,mac_muladd_8ns_16s_25s_26_4_1_U58_n_22,mac_muladd_8ns_16s_25s_26_4_1_U58_n_23,mac_muladd_8ns_16s_25s_26_4_1_U58_n_24,mac_muladd_8ns_16s_25s_26_4_1_U58_n_25,mac_muladd_8ns_16s_25s_26_4_1_U58_n_26,mac_muladd_8ns_16s_25s_26_4_1_U58_n_27,mac_muladd_8ns_16s_25s_26_4_1_U58_n_28,mac_muladd_8ns_16s_25s_26_4_1_U58_n_29,mac_muladd_8ns_16s_25s_26_4_1_U58_n_30,mac_muladd_8ns_16s_25s_26_4_1_U58_n_31,mac_muladd_8ns_16s_25s_26_4_1_U58_n_32,mac_muladd_8ns_16s_25s_26_4_1_U58_n_33,mac_muladd_8ns_16s_25s_26_4_1_U58_n_34,mac_muladd_8ns_16s_25s_26_4_1_U58_n_35,mac_muladd_8ns_16s_25s_26_4_1_U58_n_36,mac_muladd_8ns_16s_25s_26_4_1_U58_n_37,mac_muladd_8ns_16s_25s_26_4_1_U58_n_38,mac_muladd_8ns_16s_25s_26_4_1_U58_n_39,mac_muladd_8ns_16s_25s_26_4_1_U58_n_40,mac_muladd_8ns_16s_25s_26_4_1_U58_n_41,mac_muladd_8ns_16s_25s_26_4_1_U58_n_42,mac_muladd_8ns_16s_25s_26_4_1_U58_n_43,mac_muladd_8ns_16s_25s_26_4_1_U58_n_44,mac_muladd_8ns_16s_25s_26_4_1_U58_n_45,mac_muladd_8ns_16s_25s_26_4_1_U58_n_46,mac_muladd_8ns_16s_25s_26_4_1_U58_n_47,mac_muladd_8ns_16s_25s_26_4_1_U58_n_48,mac_muladd_8ns_16s_25s_26_4_1_U58_n_49,mac_muladd_8ns_16s_25s_26_4_1_U58_n_50}),
        .Q(PixArray_val_V_3_0_0_i_reg_920),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36 mac_muladd_8ns_16s_26s_26_4_1_U65
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U65_n_3,mac_muladd_8ns_16s_26s_26_4_1_U65_n_4,mac_muladd_8ns_16s_26s_26_4_1_U65_n_5,mac_muladd_8ns_16s_26s_26_4_1_U65_n_6,mac_muladd_8ns_16s_26s_26_4_1_U65_n_7,mac_muladd_8ns_16s_26s_26_4_1_U65_n_8,mac_muladd_8ns_16s_26s_26_4_1_U65_n_9,mac_muladd_8ns_16s_26s_26_4_1_U65_n_10,mac_muladd_8ns_16s_26s_26_4_1_U65_n_11,mac_muladd_8ns_16s_26s_26_4_1_U65_n_12,mac_muladd_8ns_16s_26s_26_4_1_U65_n_13,mac_muladd_8ns_16s_26s_26_4_1_U65_n_14,mac_muladd_8ns_16s_26s_26_4_1_U65_n_15,mac_muladd_8ns_16s_26s_26_4_1_U65_n_16,mac_muladd_8ns_16s_26s_26_4_1_U65_n_17,mac_muladd_8ns_16s_26s_26_4_1_U65_n_18,mac_muladd_8ns_16s_26s_26_4_1_U65_n_19,mac_muladd_8ns_16s_26s_26_4_1_U65_n_20,mac_muladd_8ns_16s_26s_26_4_1_U65_n_21,mac_muladd_8ns_16s_26s_26_4_1_U65_n_22,mac_muladd_8ns_16s_26s_26_4_1_U65_n_23,mac_muladd_8ns_16s_26s_26_4_1_U65_n_24,mac_muladd_8ns_16s_26s_26_4_1_U65_n_25,mac_muladd_8ns_16s_26s_26_4_1_U65_n_26,mac_muladd_8ns_16s_26s_26_4_1_U65_n_27,mac_muladd_8ns_16s_26s_26_4_1_U65_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U59_n_3,mac_muladd_8ns_16s_25s_26_4_1_U59_n_4,mac_muladd_8ns_16s_25s_26_4_1_U59_n_5,mac_muladd_8ns_16s_25s_26_4_1_U59_n_6,mac_muladd_8ns_16s_25s_26_4_1_U59_n_7,mac_muladd_8ns_16s_25s_26_4_1_U59_n_8,mac_muladd_8ns_16s_25s_26_4_1_U59_n_9,mac_muladd_8ns_16s_25s_26_4_1_U59_n_10,mac_muladd_8ns_16s_25s_26_4_1_U59_n_11,mac_muladd_8ns_16s_25s_26_4_1_U59_n_12,mac_muladd_8ns_16s_25s_26_4_1_U59_n_13,mac_muladd_8ns_16s_25s_26_4_1_U59_n_14,mac_muladd_8ns_16s_25s_26_4_1_U59_n_15,mac_muladd_8ns_16s_25s_26_4_1_U59_n_16,mac_muladd_8ns_16s_25s_26_4_1_U59_n_17,mac_muladd_8ns_16s_25s_26_4_1_U59_n_18,mac_muladd_8ns_16s_25s_26_4_1_U59_n_19,mac_muladd_8ns_16s_25s_26_4_1_U59_n_20,mac_muladd_8ns_16s_25s_26_4_1_U59_n_21,mac_muladd_8ns_16s_25s_26_4_1_U59_n_22,mac_muladd_8ns_16s_25s_26_4_1_U59_n_23,mac_muladd_8ns_16s_25s_26_4_1_U59_n_24,mac_muladd_8ns_16s_25s_26_4_1_U59_n_25,mac_muladd_8ns_16s_25s_26_4_1_U59_n_26,mac_muladd_8ns_16s_25s_26_4_1_U59_n_27,mac_muladd_8ns_16s_25s_26_4_1_U59_n_28,mac_muladd_8ns_16s_25s_26_4_1_U59_n_29,mac_muladd_8ns_16s_25s_26_4_1_U59_n_30,mac_muladd_8ns_16s_25s_26_4_1_U59_n_31,mac_muladd_8ns_16s_25s_26_4_1_U59_n_32,mac_muladd_8ns_16s_25s_26_4_1_U59_n_33,mac_muladd_8ns_16s_25s_26_4_1_U59_n_34,mac_muladd_8ns_16s_25s_26_4_1_U59_n_35,mac_muladd_8ns_16s_25s_26_4_1_U59_n_36,mac_muladd_8ns_16s_25s_26_4_1_U59_n_37,mac_muladd_8ns_16s_25s_26_4_1_U59_n_38,mac_muladd_8ns_16s_25s_26_4_1_U59_n_39,mac_muladd_8ns_16s_25s_26_4_1_U59_n_40,mac_muladd_8ns_16s_25s_26_4_1_U59_n_41,mac_muladd_8ns_16s_25s_26_4_1_U59_n_42,mac_muladd_8ns_16s_25s_26_4_1_U59_n_43,mac_muladd_8ns_16s_25s_26_4_1_U59_n_44,mac_muladd_8ns_16s_25s_26_4_1_U59_n_45,mac_muladd_8ns_16s_25s_26_4_1_U59_n_46,mac_muladd_8ns_16s_25s_26_4_1_U59_n_47,mac_muladd_8ns_16s_25s_26_4_1_U59_n_48,mac_muladd_8ns_16s_25s_26_4_1_U59_n_49,mac_muladd_8ns_16s_25s_26_4_1_U59_n_50}),
        .Q(PixArray_val_V_3_1_0_i_reg_910),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37 mac_muladd_8ns_16s_26s_26_4_1_U66
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U66_n_3,mac_muladd_8ns_16s_26s_26_4_1_U66_n_4,mac_muladd_8ns_16s_26s_26_4_1_U66_n_5,mac_muladd_8ns_16s_26s_26_4_1_U66_n_6,mac_muladd_8ns_16s_26s_26_4_1_U66_n_7,mac_muladd_8ns_16s_26s_26_4_1_U66_n_8,mac_muladd_8ns_16s_26s_26_4_1_U66_n_9,mac_muladd_8ns_16s_26s_26_4_1_U66_n_10,mac_muladd_8ns_16s_26s_26_4_1_U66_n_11,mac_muladd_8ns_16s_26s_26_4_1_U66_n_12,mac_muladd_8ns_16s_26s_26_4_1_U66_n_13,mac_muladd_8ns_16s_26s_26_4_1_U66_n_14,mac_muladd_8ns_16s_26s_26_4_1_U66_n_15,mac_muladd_8ns_16s_26s_26_4_1_U66_n_16,mac_muladd_8ns_16s_26s_26_4_1_U66_n_17,mac_muladd_8ns_16s_26s_26_4_1_U66_n_18,mac_muladd_8ns_16s_26s_26_4_1_U66_n_19,mac_muladd_8ns_16s_26s_26_4_1_U66_n_20,mac_muladd_8ns_16s_26s_26_4_1_U66_n_21,mac_muladd_8ns_16s_26s_26_4_1_U66_n_22,mac_muladd_8ns_16s_26s_26_4_1_U66_n_23,mac_muladd_8ns_16s_26s_26_4_1_U66_n_24,mac_muladd_8ns_16s_26s_26_4_1_U66_n_25,mac_muladd_8ns_16s_26s_26_4_1_U66_n_26,mac_muladd_8ns_16s_26s_26_4_1_U66_n_27,mac_muladd_8ns_16s_26s_26_4_1_U66_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U60_n_3,mac_muladd_8ns_16s_25s_26_4_1_U60_n_4,mac_muladd_8ns_16s_25s_26_4_1_U60_n_5,mac_muladd_8ns_16s_25s_26_4_1_U60_n_6,mac_muladd_8ns_16s_25s_26_4_1_U60_n_7,mac_muladd_8ns_16s_25s_26_4_1_U60_n_8,mac_muladd_8ns_16s_25s_26_4_1_U60_n_9,mac_muladd_8ns_16s_25s_26_4_1_U60_n_10,mac_muladd_8ns_16s_25s_26_4_1_U60_n_11,mac_muladd_8ns_16s_25s_26_4_1_U60_n_12,mac_muladd_8ns_16s_25s_26_4_1_U60_n_13,mac_muladd_8ns_16s_25s_26_4_1_U60_n_14,mac_muladd_8ns_16s_25s_26_4_1_U60_n_15,mac_muladd_8ns_16s_25s_26_4_1_U60_n_16,mac_muladd_8ns_16s_25s_26_4_1_U60_n_17,mac_muladd_8ns_16s_25s_26_4_1_U60_n_18,mac_muladd_8ns_16s_25s_26_4_1_U60_n_19,mac_muladd_8ns_16s_25s_26_4_1_U60_n_20,mac_muladd_8ns_16s_25s_26_4_1_U60_n_21,mac_muladd_8ns_16s_25s_26_4_1_U60_n_22,mac_muladd_8ns_16s_25s_26_4_1_U60_n_23,mac_muladd_8ns_16s_25s_26_4_1_U60_n_24,mac_muladd_8ns_16s_25s_26_4_1_U60_n_25,mac_muladd_8ns_16s_25s_26_4_1_U60_n_26,mac_muladd_8ns_16s_25s_26_4_1_U60_n_27,mac_muladd_8ns_16s_25s_26_4_1_U60_n_28,mac_muladd_8ns_16s_25s_26_4_1_U60_n_29,mac_muladd_8ns_16s_25s_26_4_1_U60_n_30,mac_muladd_8ns_16s_25s_26_4_1_U60_n_31,mac_muladd_8ns_16s_25s_26_4_1_U60_n_32,mac_muladd_8ns_16s_25s_26_4_1_U60_n_33,mac_muladd_8ns_16s_25s_26_4_1_U60_n_34,mac_muladd_8ns_16s_25s_26_4_1_U60_n_35,mac_muladd_8ns_16s_25s_26_4_1_U60_n_36,mac_muladd_8ns_16s_25s_26_4_1_U60_n_37,mac_muladd_8ns_16s_25s_26_4_1_U60_n_38,mac_muladd_8ns_16s_25s_26_4_1_U60_n_39,mac_muladd_8ns_16s_25s_26_4_1_U60_n_40,mac_muladd_8ns_16s_25s_26_4_1_U60_n_41,mac_muladd_8ns_16s_25s_26_4_1_U60_n_42,mac_muladd_8ns_16s_25s_26_4_1_U60_n_43,mac_muladd_8ns_16s_25s_26_4_1_U60_n_44,mac_muladd_8ns_16s_25s_26_4_1_U60_n_45,mac_muladd_8ns_16s_25s_26_4_1_U60_n_46,mac_muladd_8ns_16s_25s_26_4_1_U60_n_47,mac_muladd_8ns_16s_25s_26_4_1_U60_n_48,mac_muladd_8ns_16s_25s_26_4_1_U60_n_49,mac_muladd_8ns_16s_25s_26_4_1_U60_n_50}),
        .Q(PixArray_val_V_3_2_0_i_reg_900),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38 mac_muladd_8ns_16s_26s_26_4_1_U67
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U67_n_3,mac_muladd_8ns_16s_26s_26_4_1_U67_n_4,mac_muladd_8ns_16s_26s_26_4_1_U67_n_5,mac_muladd_8ns_16s_26s_26_4_1_U67_n_6,mac_muladd_8ns_16s_26s_26_4_1_U67_n_7,mac_muladd_8ns_16s_26s_26_4_1_U67_n_8,mac_muladd_8ns_16s_26s_26_4_1_U67_n_9,mac_muladd_8ns_16s_26s_26_4_1_U67_n_10,mac_muladd_8ns_16s_26s_26_4_1_U67_n_11,mac_muladd_8ns_16s_26s_26_4_1_U67_n_12,mac_muladd_8ns_16s_26s_26_4_1_U67_n_13,mac_muladd_8ns_16s_26s_26_4_1_U67_n_14,mac_muladd_8ns_16s_26s_26_4_1_U67_n_15,mac_muladd_8ns_16s_26s_26_4_1_U67_n_16,mac_muladd_8ns_16s_26s_26_4_1_U67_n_17,mac_muladd_8ns_16s_26s_26_4_1_U67_n_18,mac_muladd_8ns_16s_26s_26_4_1_U67_n_19,mac_muladd_8ns_16s_26s_26_4_1_U67_n_20,mac_muladd_8ns_16s_26s_26_4_1_U67_n_21,mac_muladd_8ns_16s_26s_26_4_1_U67_n_22,mac_muladd_8ns_16s_26s_26_4_1_U67_n_23,mac_muladd_8ns_16s_26s_26_4_1_U67_n_24,mac_muladd_8ns_16s_26s_26_4_1_U67_n_25,mac_muladd_8ns_16s_26s_26_4_1_U67_n_26,mac_muladd_8ns_16s_26s_26_4_1_U67_n_27,mac_muladd_8ns_16s_26s_26_4_1_U67_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U61_n_3,mac_muladd_8ns_16s_25s_26_4_1_U61_n_4,mac_muladd_8ns_16s_25s_26_4_1_U61_n_5,mac_muladd_8ns_16s_25s_26_4_1_U61_n_6,mac_muladd_8ns_16s_25s_26_4_1_U61_n_7,mac_muladd_8ns_16s_25s_26_4_1_U61_n_8,mac_muladd_8ns_16s_25s_26_4_1_U61_n_9,mac_muladd_8ns_16s_25s_26_4_1_U61_n_10,mac_muladd_8ns_16s_25s_26_4_1_U61_n_11,mac_muladd_8ns_16s_25s_26_4_1_U61_n_12,mac_muladd_8ns_16s_25s_26_4_1_U61_n_13,mac_muladd_8ns_16s_25s_26_4_1_U61_n_14,mac_muladd_8ns_16s_25s_26_4_1_U61_n_15,mac_muladd_8ns_16s_25s_26_4_1_U61_n_16,mac_muladd_8ns_16s_25s_26_4_1_U61_n_17,mac_muladd_8ns_16s_25s_26_4_1_U61_n_18,mac_muladd_8ns_16s_25s_26_4_1_U61_n_19,mac_muladd_8ns_16s_25s_26_4_1_U61_n_20,mac_muladd_8ns_16s_25s_26_4_1_U61_n_21,mac_muladd_8ns_16s_25s_26_4_1_U61_n_22,mac_muladd_8ns_16s_25s_26_4_1_U61_n_23,mac_muladd_8ns_16s_25s_26_4_1_U61_n_24,mac_muladd_8ns_16s_25s_26_4_1_U61_n_25,mac_muladd_8ns_16s_25s_26_4_1_U61_n_26,mac_muladd_8ns_16s_25s_26_4_1_U61_n_27,mac_muladd_8ns_16s_25s_26_4_1_U61_n_28,mac_muladd_8ns_16s_25s_26_4_1_U61_n_29,mac_muladd_8ns_16s_25s_26_4_1_U61_n_30,mac_muladd_8ns_16s_25s_26_4_1_U61_n_31,mac_muladd_8ns_16s_25s_26_4_1_U61_n_32,mac_muladd_8ns_16s_25s_26_4_1_U61_n_33,mac_muladd_8ns_16s_25s_26_4_1_U61_n_34,mac_muladd_8ns_16s_25s_26_4_1_U61_n_35,mac_muladd_8ns_16s_25s_26_4_1_U61_n_36,mac_muladd_8ns_16s_25s_26_4_1_U61_n_37,mac_muladd_8ns_16s_25s_26_4_1_U61_n_38,mac_muladd_8ns_16s_25s_26_4_1_U61_n_39,mac_muladd_8ns_16s_25s_26_4_1_U61_n_40,mac_muladd_8ns_16s_25s_26_4_1_U61_n_41,mac_muladd_8ns_16s_25s_26_4_1_U61_n_42,mac_muladd_8ns_16s_25s_26_4_1_U61_n_43,mac_muladd_8ns_16s_25s_26_4_1_U61_n_44,mac_muladd_8ns_16s_25s_26_4_1_U61_n_45,mac_muladd_8ns_16s_25s_26_4_1_U61_n_46,mac_muladd_8ns_16s_25s_26_4_1_U61_n_47,mac_muladd_8ns_16s_25s_26_4_1_U61_n_48,mac_muladd_8ns_16s_25s_26_4_1_U61_n_49,mac_muladd_8ns_16s_25s_26_4_1_U61_n_50}),
        .Q(PixArray_val_V_3_3_0_i_reg_890),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39 mac_muladd_8ns_16s_26s_26_4_1_U68
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U68_n_3,mac_muladd_8ns_16s_26s_26_4_1_U68_n_4,mac_muladd_8ns_16s_26s_26_4_1_U68_n_5,mac_muladd_8ns_16s_26s_26_4_1_U68_n_6,mac_muladd_8ns_16s_26s_26_4_1_U68_n_7,mac_muladd_8ns_16s_26s_26_4_1_U68_n_8,mac_muladd_8ns_16s_26s_26_4_1_U68_n_9,mac_muladd_8ns_16s_26s_26_4_1_U68_n_10,mac_muladd_8ns_16s_26s_26_4_1_U68_n_11,mac_muladd_8ns_16s_26s_26_4_1_U68_n_12,mac_muladd_8ns_16s_26s_26_4_1_U68_n_13,mac_muladd_8ns_16s_26s_26_4_1_U68_n_14,mac_muladd_8ns_16s_26s_26_4_1_U68_n_15,mac_muladd_8ns_16s_26s_26_4_1_U68_n_16,mac_muladd_8ns_16s_26s_26_4_1_U68_n_17,mac_muladd_8ns_16s_26s_26_4_1_U68_n_18,mac_muladd_8ns_16s_26s_26_4_1_U68_n_19,mac_muladd_8ns_16s_26s_26_4_1_U68_n_20,mac_muladd_8ns_16s_26s_26_4_1_U68_n_21,mac_muladd_8ns_16s_26s_26_4_1_U68_n_22,mac_muladd_8ns_16s_26s_26_4_1_U68_n_23,mac_muladd_8ns_16s_26s_26_4_1_U68_n_24,mac_muladd_8ns_16s_26s_26_4_1_U68_n_25,mac_muladd_8ns_16s_26s_26_4_1_U68_n_26,mac_muladd_8ns_16s_26s_26_4_1_U68_n_27,mac_muladd_8ns_16s_26s_26_4_1_U68_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U62_n_3,mac_muladd_8ns_16s_25s_26_4_1_U62_n_4,mac_muladd_8ns_16s_25s_26_4_1_U62_n_5,mac_muladd_8ns_16s_25s_26_4_1_U62_n_6,mac_muladd_8ns_16s_25s_26_4_1_U62_n_7,mac_muladd_8ns_16s_25s_26_4_1_U62_n_8,mac_muladd_8ns_16s_25s_26_4_1_U62_n_9,mac_muladd_8ns_16s_25s_26_4_1_U62_n_10,mac_muladd_8ns_16s_25s_26_4_1_U62_n_11,mac_muladd_8ns_16s_25s_26_4_1_U62_n_12,mac_muladd_8ns_16s_25s_26_4_1_U62_n_13,mac_muladd_8ns_16s_25s_26_4_1_U62_n_14,mac_muladd_8ns_16s_25s_26_4_1_U62_n_15,mac_muladd_8ns_16s_25s_26_4_1_U62_n_16,mac_muladd_8ns_16s_25s_26_4_1_U62_n_17,mac_muladd_8ns_16s_25s_26_4_1_U62_n_18,mac_muladd_8ns_16s_25s_26_4_1_U62_n_19,mac_muladd_8ns_16s_25s_26_4_1_U62_n_20,mac_muladd_8ns_16s_25s_26_4_1_U62_n_21,mac_muladd_8ns_16s_25s_26_4_1_U62_n_22,mac_muladd_8ns_16s_25s_26_4_1_U62_n_23,mac_muladd_8ns_16s_25s_26_4_1_U62_n_24,mac_muladd_8ns_16s_25s_26_4_1_U62_n_25,mac_muladd_8ns_16s_25s_26_4_1_U62_n_26,mac_muladd_8ns_16s_25s_26_4_1_U62_n_27,mac_muladd_8ns_16s_25s_26_4_1_U62_n_28,mac_muladd_8ns_16s_25s_26_4_1_U62_n_29,mac_muladd_8ns_16s_25s_26_4_1_U62_n_30,mac_muladd_8ns_16s_25s_26_4_1_U62_n_31,mac_muladd_8ns_16s_25s_26_4_1_U62_n_32,mac_muladd_8ns_16s_25s_26_4_1_U62_n_33,mac_muladd_8ns_16s_25s_26_4_1_U62_n_34,mac_muladd_8ns_16s_25s_26_4_1_U62_n_35,mac_muladd_8ns_16s_25s_26_4_1_U62_n_36,mac_muladd_8ns_16s_25s_26_4_1_U62_n_37,mac_muladd_8ns_16s_25s_26_4_1_U62_n_38,mac_muladd_8ns_16s_25s_26_4_1_U62_n_39,mac_muladd_8ns_16s_25s_26_4_1_U62_n_40,mac_muladd_8ns_16s_25s_26_4_1_U62_n_41,mac_muladd_8ns_16s_25s_26_4_1_U62_n_42,mac_muladd_8ns_16s_25s_26_4_1_U62_n_43,mac_muladd_8ns_16s_25s_26_4_1_U62_n_44,mac_muladd_8ns_16s_25s_26_4_1_U62_n_45,mac_muladd_8ns_16s_25s_26_4_1_U62_n_46,mac_muladd_8ns_16s_25s_26_4_1_U62_n_47,mac_muladd_8ns_16s_25s_26_4_1_U62_n_48,mac_muladd_8ns_16s_25s_26_4_1_U62_n_49,mac_muladd_8ns_16s_25s_26_4_1_U62_n_50}),
        .Q(PixArray_val_V_3_4_0_i_reg_880),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40 mac_muladd_8ns_16s_26s_26_4_1_U69
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_3_ce0),
        .DSP_A_B_DATA_INST(LineBuf_val_V_0_U_n_51),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U69_n_3,mac_muladd_8ns_16s_26s_26_4_1_U69_n_4,mac_muladd_8ns_16s_26s_26_4_1_U69_n_5,mac_muladd_8ns_16s_26s_26_4_1_U69_n_6,mac_muladd_8ns_16s_26s_26_4_1_U69_n_7,mac_muladd_8ns_16s_26s_26_4_1_U69_n_8,mac_muladd_8ns_16s_26s_26_4_1_U69_n_9,mac_muladd_8ns_16s_26s_26_4_1_U69_n_10,mac_muladd_8ns_16s_26s_26_4_1_U69_n_11,mac_muladd_8ns_16s_26s_26_4_1_U69_n_12,mac_muladd_8ns_16s_26s_26_4_1_U69_n_13,mac_muladd_8ns_16s_26s_26_4_1_U69_n_14,mac_muladd_8ns_16s_26s_26_4_1_U69_n_15,mac_muladd_8ns_16s_26s_26_4_1_U69_n_16,mac_muladd_8ns_16s_26s_26_4_1_U69_n_17,mac_muladd_8ns_16s_26s_26_4_1_U69_n_18,mac_muladd_8ns_16s_26s_26_4_1_U69_n_19,mac_muladd_8ns_16s_26s_26_4_1_U69_n_20,mac_muladd_8ns_16s_26s_26_4_1_U69_n_21,mac_muladd_8ns_16s_26s_26_4_1_U69_n_22,mac_muladd_8ns_16s_26s_26_4_1_U69_n_23,mac_muladd_8ns_16s_26s_26_4_1_U69_n_24,mac_muladd_8ns_16s_26s_26_4_1_U69_n_25,mac_muladd_8ns_16s_26s_26_4_1_U69_n_26,mac_muladd_8ns_16s_26s_26_4_1_U69_n_27,mac_muladd_8ns_16s_26s_26_4_1_U69_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U63_n_3,mac_muladd_8ns_16s_25s_26_4_1_U63_n_4,mac_muladd_8ns_16s_25s_26_4_1_U63_n_5,mac_muladd_8ns_16s_25s_26_4_1_U63_n_6,mac_muladd_8ns_16s_25s_26_4_1_U63_n_7,mac_muladd_8ns_16s_25s_26_4_1_U63_n_8,mac_muladd_8ns_16s_25s_26_4_1_U63_n_9,mac_muladd_8ns_16s_25s_26_4_1_U63_n_10,mac_muladd_8ns_16s_25s_26_4_1_U63_n_11,mac_muladd_8ns_16s_25s_26_4_1_U63_n_12,mac_muladd_8ns_16s_25s_26_4_1_U63_n_13,mac_muladd_8ns_16s_25s_26_4_1_U63_n_14,mac_muladd_8ns_16s_25s_26_4_1_U63_n_15,mac_muladd_8ns_16s_25s_26_4_1_U63_n_16,mac_muladd_8ns_16s_25s_26_4_1_U63_n_17,mac_muladd_8ns_16s_25s_26_4_1_U63_n_18,mac_muladd_8ns_16s_25s_26_4_1_U63_n_19,mac_muladd_8ns_16s_25s_26_4_1_U63_n_20,mac_muladd_8ns_16s_25s_26_4_1_U63_n_21,mac_muladd_8ns_16s_25s_26_4_1_U63_n_22,mac_muladd_8ns_16s_25s_26_4_1_U63_n_23,mac_muladd_8ns_16s_25s_26_4_1_U63_n_24,mac_muladd_8ns_16s_25s_26_4_1_U63_n_25,mac_muladd_8ns_16s_25s_26_4_1_U63_n_26,mac_muladd_8ns_16s_25s_26_4_1_U63_n_27,mac_muladd_8ns_16s_25s_26_4_1_U63_n_28,mac_muladd_8ns_16s_25s_26_4_1_U63_n_29,mac_muladd_8ns_16s_25s_26_4_1_U63_n_30,mac_muladd_8ns_16s_25s_26_4_1_U63_n_31,mac_muladd_8ns_16s_25s_26_4_1_U63_n_32,mac_muladd_8ns_16s_25s_26_4_1_U63_n_33,mac_muladd_8ns_16s_25s_26_4_1_U63_n_34,mac_muladd_8ns_16s_25s_26_4_1_U63_n_35,mac_muladd_8ns_16s_25s_26_4_1_U63_n_36,mac_muladd_8ns_16s_25s_26_4_1_U63_n_37,mac_muladd_8ns_16s_25s_26_4_1_U63_n_38,mac_muladd_8ns_16s_25s_26_4_1_U63_n_39,mac_muladd_8ns_16s_25s_26_4_1_U63_n_40,mac_muladd_8ns_16s_25s_26_4_1_U63_n_41,mac_muladd_8ns_16s_25s_26_4_1_U63_n_42,mac_muladd_8ns_16s_25s_26_4_1_U63_n_43,mac_muladd_8ns_16s_25s_26_4_1_U63_n_44,mac_muladd_8ns_16s_25s_26_4_1_U63_n_45,mac_muladd_8ns_16s_25s_26_4_1_U63_n_46,mac_muladd_8ns_16s_25s_26_4_1_U63_n_47,mac_muladd_8ns_16s_25s_26_4_1_U63_n_48,mac_muladd_8ns_16s_25s_26_4_1_U63_n_49,mac_muladd_8ns_16s_25s_26_4_1_U63_n_50}),
        .Q(PixArray_val_V_3_5_0_i_reg_870),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 mac_muladd_8ns_16s_26s_27_4_1_U70
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U64_n_3,mac_muladd_8ns_16s_26s_26_4_1_U64_n_4,mac_muladd_8ns_16s_26s_26_4_1_U64_n_5,mac_muladd_8ns_16s_26s_26_4_1_U64_n_6,mac_muladd_8ns_16s_26s_26_4_1_U64_n_7,mac_muladd_8ns_16s_26s_26_4_1_U64_n_8,mac_muladd_8ns_16s_26s_26_4_1_U64_n_9,mac_muladd_8ns_16s_26s_26_4_1_U64_n_10,mac_muladd_8ns_16s_26s_26_4_1_U64_n_11,mac_muladd_8ns_16s_26s_26_4_1_U64_n_12,mac_muladd_8ns_16s_26s_26_4_1_U64_n_13,mac_muladd_8ns_16s_26s_26_4_1_U64_n_14,mac_muladd_8ns_16s_26s_26_4_1_U64_n_15,mac_muladd_8ns_16s_26s_26_4_1_U64_n_16,mac_muladd_8ns_16s_26s_26_4_1_U64_n_17,mac_muladd_8ns_16s_26s_26_4_1_U64_n_18,mac_muladd_8ns_16s_26s_26_4_1_U64_n_19,mac_muladd_8ns_16s_26s_26_4_1_U64_n_20,mac_muladd_8ns_16s_26s_26_4_1_U64_n_21,mac_muladd_8ns_16s_26s_26_4_1_U64_n_22,mac_muladd_8ns_16s_26s_26_4_1_U64_n_23,mac_muladd_8ns_16s_26s_26_4_1_U64_n_24,mac_muladd_8ns_16s_26s_26_4_1_U64_n_25,mac_muladd_8ns_16s_26s_26_4_1_U64_n_26,mac_muladd_8ns_16s_26s_26_4_1_U64_n_27,mac_muladd_8ns_16s_26s_26_4_1_U64_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U70_n_3,mac_muladd_8ns_16s_26s_27_4_1_U70_n_4,mac_muladd_8ns_16s_26s_27_4_1_U70_n_5,mac_muladd_8ns_16s_26s_27_4_1_U70_n_6,mac_muladd_8ns_16s_26s_27_4_1_U70_n_7,mac_muladd_8ns_16s_26s_27_4_1_U70_n_8,mac_muladd_8ns_16s_26s_27_4_1_U70_n_9,mac_muladd_8ns_16s_26s_27_4_1_U70_n_10,mac_muladd_8ns_16s_26s_27_4_1_U70_n_11,mac_muladd_8ns_16s_26s_27_4_1_U70_n_12,mac_muladd_8ns_16s_26s_27_4_1_U70_n_13,mac_muladd_8ns_16s_26s_27_4_1_U70_n_14,mac_muladd_8ns_16s_26s_27_4_1_U70_n_15,mac_muladd_8ns_16s_26s_27_4_1_U70_n_16,mac_muladd_8ns_16s_26s_27_4_1_U70_n_17,mac_muladd_8ns_16s_26s_27_4_1_U70_n_18,mac_muladd_8ns_16s_26s_27_4_1_U70_n_19,mac_muladd_8ns_16s_26s_27_4_1_U70_n_20,mac_muladd_8ns_16s_26s_27_4_1_U70_n_21,mac_muladd_8ns_16s_26s_27_4_1_U70_n_22,mac_muladd_8ns_16s_26s_27_4_1_U70_n_23,mac_muladd_8ns_16s_26s_27_4_1_U70_n_24,mac_muladd_8ns_16s_26s_27_4_1_U70_n_25,mac_muladd_8ns_16s_26s_27_4_1_U70_n_26,mac_muladd_8ns_16s_26s_27_4_1_U70_n_27,mac_muladd_8ns_16s_26s_27_4_1_U70_n_28,mac_muladd_8ns_16s_26s_27_4_1_U70_n_29,mac_muladd_8ns_16s_26s_27_4_1_U70_n_30,mac_muladd_8ns_16s_26s_27_4_1_U70_n_31,mac_muladd_8ns_16s_26s_27_4_1_U70_n_32,mac_muladd_8ns_16s_26s_27_4_1_U70_n_33,mac_muladd_8ns_16s_26s_27_4_1_U70_n_34,mac_muladd_8ns_16s_26s_27_4_1_U70_n_35,mac_muladd_8ns_16s_26s_27_4_1_U70_n_36,mac_muladd_8ns_16s_26s_27_4_1_U70_n_37,mac_muladd_8ns_16s_26s_27_4_1_U70_n_38,mac_muladd_8ns_16s_26s_27_4_1_U70_n_39,mac_muladd_8ns_16s_26s_27_4_1_U70_n_40,mac_muladd_8ns_16s_26s_27_4_1_U70_n_41,mac_muladd_8ns_16s_26s_27_4_1_U70_n_42,mac_muladd_8ns_16s_26s_27_4_1_U70_n_43,mac_muladd_8ns_16s_26s_27_4_1_U70_n_44,mac_muladd_8ns_16s_26s_27_4_1_U70_n_45,mac_muladd_8ns_16s_26s_27_4_1_U70_n_46,mac_muladd_8ns_16s_26s_27_4_1_U70_n_47,mac_muladd_8ns_16s_26s_27_4_1_U70_n_48,mac_muladd_8ns_16s_26s_27_4_1_U70_n_49,mac_muladd_8ns_16s_26s_27_4_1_U70_n_50}),
        .Q(PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41 mac_muladd_8ns_16s_26s_27_4_1_U71
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U65_n_3,mac_muladd_8ns_16s_26s_26_4_1_U65_n_4,mac_muladd_8ns_16s_26s_26_4_1_U65_n_5,mac_muladd_8ns_16s_26s_26_4_1_U65_n_6,mac_muladd_8ns_16s_26s_26_4_1_U65_n_7,mac_muladd_8ns_16s_26s_26_4_1_U65_n_8,mac_muladd_8ns_16s_26s_26_4_1_U65_n_9,mac_muladd_8ns_16s_26s_26_4_1_U65_n_10,mac_muladd_8ns_16s_26s_26_4_1_U65_n_11,mac_muladd_8ns_16s_26s_26_4_1_U65_n_12,mac_muladd_8ns_16s_26s_26_4_1_U65_n_13,mac_muladd_8ns_16s_26s_26_4_1_U65_n_14,mac_muladd_8ns_16s_26s_26_4_1_U65_n_15,mac_muladd_8ns_16s_26s_26_4_1_U65_n_16,mac_muladd_8ns_16s_26s_26_4_1_U65_n_17,mac_muladd_8ns_16s_26s_26_4_1_U65_n_18,mac_muladd_8ns_16s_26s_26_4_1_U65_n_19,mac_muladd_8ns_16s_26s_26_4_1_U65_n_20,mac_muladd_8ns_16s_26s_26_4_1_U65_n_21,mac_muladd_8ns_16s_26s_26_4_1_U65_n_22,mac_muladd_8ns_16s_26s_26_4_1_U65_n_23,mac_muladd_8ns_16s_26s_26_4_1_U65_n_24,mac_muladd_8ns_16s_26s_26_4_1_U65_n_25,mac_muladd_8ns_16s_26s_26_4_1_U65_n_26,mac_muladd_8ns_16s_26s_26_4_1_U65_n_27,mac_muladd_8ns_16s_26s_26_4_1_U65_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U71_n_3,mac_muladd_8ns_16s_26s_27_4_1_U71_n_4,mac_muladd_8ns_16s_26s_27_4_1_U71_n_5,mac_muladd_8ns_16s_26s_27_4_1_U71_n_6,mac_muladd_8ns_16s_26s_27_4_1_U71_n_7,mac_muladd_8ns_16s_26s_27_4_1_U71_n_8,mac_muladd_8ns_16s_26s_27_4_1_U71_n_9,mac_muladd_8ns_16s_26s_27_4_1_U71_n_10,mac_muladd_8ns_16s_26s_27_4_1_U71_n_11,mac_muladd_8ns_16s_26s_27_4_1_U71_n_12,mac_muladd_8ns_16s_26s_27_4_1_U71_n_13,mac_muladd_8ns_16s_26s_27_4_1_U71_n_14,mac_muladd_8ns_16s_26s_27_4_1_U71_n_15,mac_muladd_8ns_16s_26s_27_4_1_U71_n_16,mac_muladd_8ns_16s_26s_27_4_1_U71_n_17,mac_muladd_8ns_16s_26s_27_4_1_U71_n_18,mac_muladd_8ns_16s_26s_27_4_1_U71_n_19,mac_muladd_8ns_16s_26s_27_4_1_U71_n_20,mac_muladd_8ns_16s_26s_27_4_1_U71_n_21,mac_muladd_8ns_16s_26s_27_4_1_U71_n_22,mac_muladd_8ns_16s_26s_27_4_1_U71_n_23,mac_muladd_8ns_16s_26s_27_4_1_U71_n_24,mac_muladd_8ns_16s_26s_27_4_1_U71_n_25,mac_muladd_8ns_16s_26s_27_4_1_U71_n_26,mac_muladd_8ns_16s_26s_27_4_1_U71_n_27,mac_muladd_8ns_16s_26s_27_4_1_U71_n_28,mac_muladd_8ns_16s_26s_27_4_1_U71_n_29,mac_muladd_8ns_16s_26s_27_4_1_U71_n_30,mac_muladd_8ns_16s_26s_27_4_1_U71_n_31,mac_muladd_8ns_16s_26s_27_4_1_U71_n_32,mac_muladd_8ns_16s_26s_27_4_1_U71_n_33,mac_muladd_8ns_16s_26s_27_4_1_U71_n_34,mac_muladd_8ns_16s_26s_27_4_1_U71_n_35,mac_muladd_8ns_16s_26s_27_4_1_U71_n_36,mac_muladd_8ns_16s_26s_27_4_1_U71_n_37,mac_muladd_8ns_16s_26s_27_4_1_U71_n_38,mac_muladd_8ns_16s_26s_27_4_1_U71_n_39,mac_muladd_8ns_16s_26s_27_4_1_U71_n_40,mac_muladd_8ns_16s_26s_27_4_1_U71_n_41,mac_muladd_8ns_16s_26s_27_4_1_U71_n_42,mac_muladd_8ns_16s_26s_27_4_1_U71_n_43,mac_muladd_8ns_16s_26s_27_4_1_U71_n_44,mac_muladd_8ns_16s_26s_27_4_1_U71_n_45,mac_muladd_8ns_16s_26s_27_4_1_U71_n_46,mac_muladd_8ns_16s_26s_27_4_1_U71_n_47,mac_muladd_8ns_16s_26s_27_4_1_U71_n_48,mac_muladd_8ns_16s_26s_27_4_1_U71_n_49,mac_muladd_8ns_16s_26s_27_4_1_U71_n_50}),
        .Q(PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42 mac_muladd_8ns_16s_26s_27_4_1_U72
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U66_n_3,mac_muladd_8ns_16s_26s_26_4_1_U66_n_4,mac_muladd_8ns_16s_26s_26_4_1_U66_n_5,mac_muladd_8ns_16s_26s_26_4_1_U66_n_6,mac_muladd_8ns_16s_26s_26_4_1_U66_n_7,mac_muladd_8ns_16s_26s_26_4_1_U66_n_8,mac_muladd_8ns_16s_26s_26_4_1_U66_n_9,mac_muladd_8ns_16s_26s_26_4_1_U66_n_10,mac_muladd_8ns_16s_26s_26_4_1_U66_n_11,mac_muladd_8ns_16s_26s_26_4_1_U66_n_12,mac_muladd_8ns_16s_26s_26_4_1_U66_n_13,mac_muladd_8ns_16s_26s_26_4_1_U66_n_14,mac_muladd_8ns_16s_26s_26_4_1_U66_n_15,mac_muladd_8ns_16s_26s_26_4_1_U66_n_16,mac_muladd_8ns_16s_26s_26_4_1_U66_n_17,mac_muladd_8ns_16s_26s_26_4_1_U66_n_18,mac_muladd_8ns_16s_26s_26_4_1_U66_n_19,mac_muladd_8ns_16s_26s_26_4_1_U66_n_20,mac_muladd_8ns_16s_26s_26_4_1_U66_n_21,mac_muladd_8ns_16s_26s_26_4_1_U66_n_22,mac_muladd_8ns_16s_26s_26_4_1_U66_n_23,mac_muladd_8ns_16s_26s_26_4_1_U66_n_24,mac_muladd_8ns_16s_26s_26_4_1_U66_n_25,mac_muladd_8ns_16s_26s_26_4_1_U66_n_26,mac_muladd_8ns_16s_26s_26_4_1_U66_n_27,mac_muladd_8ns_16s_26s_26_4_1_U66_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U72_n_3,mac_muladd_8ns_16s_26s_27_4_1_U72_n_4,mac_muladd_8ns_16s_26s_27_4_1_U72_n_5,mac_muladd_8ns_16s_26s_27_4_1_U72_n_6,mac_muladd_8ns_16s_26s_27_4_1_U72_n_7,mac_muladd_8ns_16s_26s_27_4_1_U72_n_8,mac_muladd_8ns_16s_26s_27_4_1_U72_n_9,mac_muladd_8ns_16s_26s_27_4_1_U72_n_10,mac_muladd_8ns_16s_26s_27_4_1_U72_n_11,mac_muladd_8ns_16s_26s_27_4_1_U72_n_12,mac_muladd_8ns_16s_26s_27_4_1_U72_n_13,mac_muladd_8ns_16s_26s_27_4_1_U72_n_14,mac_muladd_8ns_16s_26s_27_4_1_U72_n_15,mac_muladd_8ns_16s_26s_27_4_1_U72_n_16,mac_muladd_8ns_16s_26s_27_4_1_U72_n_17,mac_muladd_8ns_16s_26s_27_4_1_U72_n_18,mac_muladd_8ns_16s_26s_27_4_1_U72_n_19,mac_muladd_8ns_16s_26s_27_4_1_U72_n_20,mac_muladd_8ns_16s_26s_27_4_1_U72_n_21,mac_muladd_8ns_16s_26s_27_4_1_U72_n_22,mac_muladd_8ns_16s_26s_27_4_1_U72_n_23,mac_muladd_8ns_16s_26s_27_4_1_U72_n_24,mac_muladd_8ns_16s_26s_27_4_1_U72_n_25,mac_muladd_8ns_16s_26s_27_4_1_U72_n_26,mac_muladd_8ns_16s_26s_27_4_1_U72_n_27,mac_muladd_8ns_16s_26s_27_4_1_U72_n_28,mac_muladd_8ns_16s_26s_27_4_1_U72_n_29,mac_muladd_8ns_16s_26s_27_4_1_U72_n_30,mac_muladd_8ns_16s_26s_27_4_1_U72_n_31,mac_muladd_8ns_16s_26s_27_4_1_U72_n_32,mac_muladd_8ns_16s_26s_27_4_1_U72_n_33,mac_muladd_8ns_16s_26s_27_4_1_U72_n_34,mac_muladd_8ns_16s_26s_27_4_1_U72_n_35,mac_muladd_8ns_16s_26s_27_4_1_U72_n_36,mac_muladd_8ns_16s_26s_27_4_1_U72_n_37,mac_muladd_8ns_16s_26s_27_4_1_U72_n_38,mac_muladd_8ns_16s_26s_27_4_1_U72_n_39,mac_muladd_8ns_16s_26s_27_4_1_U72_n_40,mac_muladd_8ns_16s_26s_27_4_1_U72_n_41,mac_muladd_8ns_16s_26s_27_4_1_U72_n_42,mac_muladd_8ns_16s_26s_27_4_1_U72_n_43,mac_muladd_8ns_16s_26s_27_4_1_U72_n_44,mac_muladd_8ns_16s_26s_27_4_1_U72_n_45,mac_muladd_8ns_16s_26s_27_4_1_U72_n_46,mac_muladd_8ns_16s_26s_27_4_1_U72_n_47,mac_muladd_8ns_16s_26s_27_4_1_U72_n_48,mac_muladd_8ns_16s_26s_27_4_1_U72_n_49,mac_muladd_8ns_16s_26s_27_4_1_U72_n_50}),
        .Q(PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43 mac_muladd_8ns_16s_26s_27_4_1_U73
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U67_n_3,mac_muladd_8ns_16s_26s_26_4_1_U67_n_4,mac_muladd_8ns_16s_26s_26_4_1_U67_n_5,mac_muladd_8ns_16s_26s_26_4_1_U67_n_6,mac_muladd_8ns_16s_26s_26_4_1_U67_n_7,mac_muladd_8ns_16s_26s_26_4_1_U67_n_8,mac_muladd_8ns_16s_26s_26_4_1_U67_n_9,mac_muladd_8ns_16s_26s_26_4_1_U67_n_10,mac_muladd_8ns_16s_26s_26_4_1_U67_n_11,mac_muladd_8ns_16s_26s_26_4_1_U67_n_12,mac_muladd_8ns_16s_26s_26_4_1_U67_n_13,mac_muladd_8ns_16s_26s_26_4_1_U67_n_14,mac_muladd_8ns_16s_26s_26_4_1_U67_n_15,mac_muladd_8ns_16s_26s_26_4_1_U67_n_16,mac_muladd_8ns_16s_26s_26_4_1_U67_n_17,mac_muladd_8ns_16s_26s_26_4_1_U67_n_18,mac_muladd_8ns_16s_26s_26_4_1_U67_n_19,mac_muladd_8ns_16s_26s_26_4_1_U67_n_20,mac_muladd_8ns_16s_26s_26_4_1_U67_n_21,mac_muladd_8ns_16s_26s_26_4_1_U67_n_22,mac_muladd_8ns_16s_26s_26_4_1_U67_n_23,mac_muladd_8ns_16s_26s_26_4_1_U67_n_24,mac_muladd_8ns_16s_26s_26_4_1_U67_n_25,mac_muladd_8ns_16s_26s_26_4_1_U67_n_26,mac_muladd_8ns_16s_26s_26_4_1_U67_n_27,mac_muladd_8ns_16s_26s_26_4_1_U67_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U73_n_3,mac_muladd_8ns_16s_26s_27_4_1_U73_n_4,mac_muladd_8ns_16s_26s_27_4_1_U73_n_5,mac_muladd_8ns_16s_26s_27_4_1_U73_n_6,mac_muladd_8ns_16s_26s_27_4_1_U73_n_7,mac_muladd_8ns_16s_26s_27_4_1_U73_n_8,mac_muladd_8ns_16s_26s_27_4_1_U73_n_9,mac_muladd_8ns_16s_26s_27_4_1_U73_n_10,mac_muladd_8ns_16s_26s_27_4_1_U73_n_11,mac_muladd_8ns_16s_26s_27_4_1_U73_n_12,mac_muladd_8ns_16s_26s_27_4_1_U73_n_13,mac_muladd_8ns_16s_26s_27_4_1_U73_n_14,mac_muladd_8ns_16s_26s_27_4_1_U73_n_15,mac_muladd_8ns_16s_26s_27_4_1_U73_n_16,mac_muladd_8ns_16s_26s_27_4_1_U73_n_17,mac_muladd_8ns_16s_26s_27_4_1_U73_n_18,mac_muladd_8ns_16s_26s_27_4_1_U73_n_19,mac_muladd_8ns_16s_26s_27_4_1_U73_n_20,mac_muladd_8ns_16s_26s_27_4_1_U73_n_21,mac_muladd_8ns_16s_26s_27_4_1_U73_n_22,mac_muladd_8ns_16s_26s_27_4_1_U73_n_23,mac_muladd_8ns_16s_26s_27_4_1_U73_n_24,mac_muladd_8ns_16s_26s_27_4_1_U73_n_25,mac_muladd_8ns_16s_26s_27_4_1_U73_n_26,mac_muladd_8ns_16s_26s_27_4_1_U73_n_27,mac_muladd_8ns_16s_26s_27_4_1_U73_n_28,mac_muladd_8ns_16s_26s_27_4_1_U73_n_29,mac_muladd_8ns_16s_26s_27_4_1_U73_n_30,mac_muladd_8ns_16s_26s_27_4_1_U73_n_31,mac_muladd_8ns_16s_26s_27_4_1_U73_n_32,mac_muladd_8ns_16s_26s_27_4_1_U73_n_33,mac_muladd_8ns_16s_26s_27_4_1_U73_n_34,mac_muladd_8ns_16s_26s_27_4_1_U73_n_35,mac_muladd_8ns_16s_26s_27_4_1_U73_n_36,mac_muladd_8ns_16s_26s_27_4_1_U73_n_37,mac_muladd_8ns_16s_26s_27_4_1_U73_n_38,mac_muladd_8ns_16s_26s_27_4_1_U73_n_39,mac_muladd_8ns_16s_26s_27_4_1_U73_n_40,mac_muladd_8ns_16s_26s_27_4_1_U73_n_41,mac_muladd_8ns_16s_26s_27_4_1_U73_n_42,mac_muladd_8ns_16s_26s_27_4_1_U73_n_43,mac_muladd_8ns_16s_26s_27_4_1_U73_n_44,mac_muladd_8ns_16s_26s_27_4_1_U73_n_45,mac_muladd_8ns_16s_26s_27_4_1_U73_n_46,mac_muladd_8ns_16s_26s_27_4_1_U73_n_47,mac_muladd_8ns_16s_26s_27_4_1_U73_n_48,mac_muladd_8ns_16s_26s_27_4_1_U73_n_49,mac_muladd_8ns_16s_26s_27_4_1_U73_n_50}),
        .Q(PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44 mac_muladd_8ns_16s_26s_27_4_1_U74
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U68_n_3,mac_muladd_8ns_16s_26s_26_4_1_U68_n_4,mac_muladd_8ns_16s_26s_26_4_1_U68_n_5,mac_muladd_8ns_16s_26s_26_4_1_U68_n_6,mac_muladd_8ns_16s_26s_26_4_1_U68_n_7,mac_muladd_8ns_16s_26s_26_4_1_U68_n_8,mac_muladd_8ns_16s_26s_26_4_1_U68_n_9,mac_muladd_8ns_16s_26s_26_4_1_U68_n_10,mac_muladd_8ns_16s_26s_26_4_1_U68_n_11,mac_muladd_8ns_16s_26s_26_4_1_U68_n_12,mac_muladd_8ns_16s_26s_26_4_1_U68_n_13,mac_muladd_8ns_16s_26s_26_4_1_U68_n_14,mac_muladd_8ns_16s_26s_26_4_1_U68_n_15,mac_muladd_8ns_16s_26s_26_4_1_U68_n_16,mac_muladd_8ns_16s_26s_26_4_1_U68_n_17,mac_muladd_8ns_16s_26s_26_4_1_U68_n_18,mac_muladd_8ns_16s_26s_26_4_1_U68_n_19,mac_muladd_8ns_16s_26s_26_4_1_U68_n_20,mac_muladd_8ns_16s_26s_26_4_1_U68_n_21,mac_muladd_8ns_16s_26s_26_4_1_U68_n_22,mac_muladd_8ns_16s_26s_26_4_1_U68_n_23,mac_muladd_8ns_16s_26s_26_4_1_U68_n_24,mac_muladd_8ns_16s_26s_26_4_1_U68_n_25,mac_muladd_8ns_16s_26s_26_4_1_U68_n_26,mac_muladd_8ns_16s_26s_26_4_1_U68_n_27,mac_muladd_8ns_16s_26s_26_4_1_U68_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U74_n_3,mac_muladd_8ns_16s_26s_27_4_1_U74_n_4,mac_muladd_8ns_16s_26s_27_4_1_U74_n_5,mac_muladd_8ns_16s_26s_27_4_1_U74_n_6,mac_muladd_8ns_16s_26s_27_4_1_U74_n_7,mac_muladd_8ns_16s_26s_27_4_1_U74_n_8,mac_muladd_8ns_16s_26s_27_4_1_U74_n_9,mac_muladd_8ns_16s_26s_27_4_1_U74_n_10,mac_muladd_8ns_16s_26s_27_4_1_U74_n_11,mac_muladd_8ns_16s_26s_27_4_1_U74_n_12,mac_muladd_8ns_16s_26s_27_4_1_U74_n_13,mac_muladd_8ns_16s_26s_27_4_1_U74_n_14,mac_muladd_8ns_16s_26s_27_4_1_U74_n_15,mac_muladd_8ns_16s_26s_27_4_1_U74_n_16,mac_muladd_8ns_16s_26s_27_4_1_U74_n_17,mac_muladd_8ns_16s_26s_27_4_1_U74_n_18,mac_muladd_8ns_16s_26s_27_4_1_U74_n_19,mac_muladd_8ns_16s_26s_27_4_1_U74_n_20,mac_muladd_8ns_16s_26s_27_4_1_U74_n_21,mac_muladd_8ns_16s_26s_27_4_1_U74_n_22,mac_muladd_8ns_16s_26s_27_4_1_U74_n_23,mac_muladd_8ns_16s_26s_27_4_1_U74_n_24,mac_muladd_8ns_16s_26s_27_4_1_U74_n_25,mac_muladd_8ns_16s_26s_27_4_1_U74_n_26,mac_muladd_8ns_16s_26s_27_4_1_U74_n_27,mac_muladd_8ns_16s_26s_27_4_1_U74_n_28,mac_muladd_8ns_16s_26s_27_4_1_U74_n_29,mac_muladd_8ns_16s_26s_27_4_1_U74_n_30,mac_muladd_8ns_16s_26s_27_4_1_U74_n_31,mac_muladd_8ns_16s_26s_27_4_1_U74_n_32,mac_muladd_8ns_16s_26s_27_4_1_U74_n_33,mac_muladd_8ns_16s_26s_27_4_1_U74_n_34,mac_muladd_8ns_16s_26s_27_4_1_U74_n_35,mac_muladd_8ns_16s_26s_27_4_1_U74_n_36,mac_muladd_8ns_16s_26s_27_4_1_U74_n_37,mac_muladd_8ns_16s_26s_27_4_1_U74_n_38,mac_muladd_8ns_16s_26s_27_4_1_U74_n_39,mac_muladd_8ns_16s_26s_27_4_1_U74_n_40,mac_muladd_8ns_16s_26s_27_4_1_U74_n_41,mac_muladd_8ns_16s_26s_27_4_1_U74_n_42,mac_muladd_8ns_16s_26s_27_4_1_U74_n_43,mac_muladd_8ns_16s_26s_27_4_1_U74_n_44,mac_muladd_8ns_16s_26s_27_4_1_U74_n_45,mac_muladd_8ns_16s_26s_27_4_1_U74_n_46,mac_muladd_8ns_16s_26s_27_4_1_U74_n_47,mac_muladd_8ns_16s_26s_27_4_1_U74_n_48,mac_muladd_8ns_16s_26s_27_4_1_U74_n_49,mac_muladd_8ns_16s_26s_27_4_1_U74_n_50}),
        .Q(PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45 mac_muladd_8ns_16s_26s_27_4_1_U75
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_4_ce0),
        .DSP_A_B_DATA_INST(LineBuf_val_V_0_U_n_51),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U69_n_3,mac_muladd_8ns_16s_26s_26_4_1_U69_n_4,mac_muladd_8ns_16s_26s_26_4_1_U69_n_5,mac_muladd_8ns_16s_26s_26_4_1_U69_n_6,mac_muladd_8ns_16s_26s_26_4_1_U69_n_7,mac_muladd_8ns_16s_26s_26_4_1_U69_n_8,mac_muladd_8ns_16s_26s_26_4_1_U69_n_9,mac_muladd_8ns_16s_26s_26_4_1_U69_n_10,mac_muladd_8ns_16s_26s_26_4_1_U69_n_11,mac_muladd_8ns_16s_26s_26_4_1_U69_n_12,mac_muladd_8ns_16s_26s_26_4_1_U69_n_13,mac_muladd_8ns_16s_26s_26_4_1_U69_n_14,mac_muladd_8ns_16s_26s_26_4_1_U69_n_15,mac_muladd_8ns_16s_26s_26_4_1_U69_n_16,mac_muladd_8ns_16s_26s_26_4_1_U69_n_17,mac_muladd_8ns_16s_26s_26_4_1_U69_n_18,mac_muladd_8ns_16s_26s_26_4_1_U69_n_19,mac_muladd_8ns_16s_26s_26_4_1_U69_n_20,mac_muladd_8ns_16s_26s_26_4_1_U69_n_21,mac_muladd_8ns_16s_26s_26_4_1_U69_n_22,mac_muladd_8ns_16s_26s_26_4_1_U69_n_23,mac_muladd_8ns_16s_26s_26_4_1_U69_n_24,mac_muladd_8ns_16s_26s_26_4_1_U69_n_25,mac_muladd_8ns_16s_26s_26_4_1_U69_n_26,mac_muladd_8ns_16s_26s_26_4_1_U69_n_27,mac_muladd_8ns_16s_26s_26_4_1_U69_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U75_n_3,mac_muladd_8ns_16s_26s_27_4_1_U75_n_4,mac_muladd_8ns_16s_26s_27_4_1_U75_n_5,mac_muladd_8ns_16s_26s_27_4_1_U75_n_6,mac_muladd_8ns_16s_26s_27_4_1_U75_n_7,mac_muladd_8ns_16s_26s_27_4_1_U75_n_8,mac_muladd_8ns_16s_26s_27_4_1_U75_n_9,mac_muladd_8ns_16s_26s_27_4_1_U75_n_10,mac_muladd_8ns_16s_26s_27_4_1_U75_n_11,mac_muladd_8ns_16s_26s_27_4_1_U75_n_12,mac_muladd_8ns_16s_26s_27_4_1_U75_n_13,mac_muladd_8ns_16s_26s_27_4_1_U75_n_14,mac_muladd_8ns_16s_26s_27_4_1_U75_n_15,mac_muladd_8ns_16s_26s_27_4_1_U75_n_16,mac_muladd_8ns_16s_26s_27_4_1_U75_n_17,mac_muladd_8ns_16s_26s_27_4_1_U75_n_18,mac_muladd_8ns_16s_26s_27_4_1_U75_n_19,mac_muladd_8ns_16s_26s_27_4_1_U75_n_20,mac_muladd_8ns_16s_26s_27_4_1_U75_n_21,mac_muladd_8ns_16s_26s_27_4_1_U75_n_22,mac_muladd_8ns_16s_26s_27_4_1_U75_n_23,mac_muladd_8ns_16s_26s_27_4_1_U75_n_24,mac_muladd_8ns_16s_26s_27_4_1_U75_n_25,mac_muladd_8ns_16s_26s_27_4_1_U75_n_26,mac_muladd_8ns_16s_26s_27_4_1_U75_n_27,mac_muladd_8ns_16s_26s_27_4_1_U75_n_28,mac_muladd_8ns_16s_26s_27_4_1_U75_n_29,mac_muladd_8ns_16s_26s_27_4_1_U75_n_30,mac_muladd_8ns_16s_26s_27_4_1_U75_n_31,mac_muladd_8ns_16s_26s_27_4_1_U75_n_32,mac_muladd_8ns_16s_26s_27_4_1_U75_n_33,mac_muladd_8ns_16s_26s_27_4_1_U75_n_34,mac_muladd_8ns_16s_26s_27_4_1_U75_n_35,mac_muladd_8ns_16s_26s_27_4_1_U75_n_36,mac_muladd_8ns_16s_26s_27_4_1_U75_n_37,mac_muladd_8ns_16s_26s_27_4_1_U75_n_38,mac_muladd_8ns_16s_26s_27_4_1_U75_n_39,mac_muladd_8ns_16s_26s_27_4_1_U75_n_40,mac_muladd_8ns_16s_26s_27_4_1_U75_n_41,mac_muladd_8ns_16s_26s_27_4_1_U75_n_42,mac_muladd_8ns_16s_26s_27_4_1_U75_n_43,mac_muladd_8ns_16s_26s_27_4_1_U75_n_44,mac_muladd_8ns_16s_26s_27_4_1_U75_n_45,mac_muladd_8ns_16s_26s_27_4_1_U75_n_46,mac_muladd_8ns_16s_26s_27_4_1_U75_n_47,mac_muladd_8ns_16s_26s_27_4_1_U75_n_48,mac_muladd_8ns_16s_26s_27_4_1_U75_n_49,mac_muladd_8ns_16s_26s_27_4_1_U75_n_50}),
        .Q(PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 mac_muladd_8ns_16s_27s_27_4_1_U76
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_5_ce0),
        .D(select_ln301_fu_2347_p3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U70_n_3,mac_muladd_8ns_16s_26s_27_4_1_U70_n_4,mac_muladd_8ns_16s_26s_27_4_1_U70_n_5,mac_muladd_8ns_16s_26s_27_4_1_U70_n_6,mac_muladd_8ns_16s_26s_27_4_1_U70_n_7,mac_muladd_8ns_16s_26s_27_4_1_U70_n_8,mac_muladd_8ns_16s_26s_27_4_1_U70_n_9,mac_muladd_8ns_16s_26s_27_4_1_U70_n_10,mac_muladd_8ns_16s_26s_27_4_1_U70_n_11,mac_muladd_8ns_16s_26s_27_4_1_U70_n_12,mac_muladd_8ns_16s_26s_27_4_1_U70_n_13,mac_muladd_8ns_16s_26s_27_4_1_U70_n_14,mac_muladd_8ns_16s_26s_27_4_1_U70_n_15,mac_muladd_8ns_16s_26s_27_4_1_U70_n_16,mac_muladd_8ns_16s_26s_27_4_1_U70_n_17,mac_muladd_8ns_16s_26s_27_4_1_U70_n_18,mac_muladd_8ns_16s_26s_27_4_1_U70_n_19,mac_muladd_8ns_16s_26s_27_4_1_U70_n_20,mac_muladd_8ns_16s_26s_27_4_1_U70_n_21,mac_muladd_8ns_16s_26s_27_4_1_U70_n_22,mac_muladd_8ns_16s_26s_27_4_1_U70_n_23,mac_muladd_8ns_16s_26s_27_4_1_U70_n_24,mac_muladd_8ns_16s_26s_27_4_1_U70_n_25,mac_muladd_8ns_16s_26s_27_4_1_U70_n_26,mac_muladd_8ns_16s_26s_27_4_1_U70_n_27,mac_muladd_8ns_16s_26s_27_4_1_U70_n_28,mac_muladd_8ns_16s_26s_27_4_1_U70_n_29,mac_muladd_8ns_16s_26s_27_4_1_U70_n_30,mac_muladd_8ns_16s_26s_27_4_1_U70_n_31,mac_muladd_8ns_16s_26s_27_4_1_U70_n_32,mac_muladd_8ns_16s_26s_27_4_1_U70_n_33,mac_muladd_8ns_16s_26s_27_4_1_U70_n_34,mac_muladd_8ns_16s_26s_27_4_1_U70_n_35,mac_muladd_8ns_16s_26s_27_4_1_U70_n_36,mac_muladd_8ns_16s_26s_27_4_1_U70_n_37,mac_muladd_8ns_16s_26s_27_4_1_U70_n_38,mac_muladd_8ns_16s_26s_27_4_1_U70_n_39,mac_muladd_8ns_16s_26s_27_4_1_U70_n_40,mac_muladd_8ns_16s_26s_27_4_1_U70_n_41,mac_muladd_8ns_16s_26s_27_4_1_U70_n_42,mac_muladd_8ns_16s_26s_27_4_1_U70_n_43,mac_muladd_8ns_16s_26s_27_4_1_U70_n_44,mac_muladd_8ns_16s_26s_27_4_1_U70_n_45,mac_muladd_8ns_16s_26s_27_4_1_U70_n_46,mac_muladd_8ns_16s_26s_27_4_1_U70_n_47,mac_muladd_8ns_16s_26s_27_4_1_U70_n_48,mac_muladd_8ns_16s_26s_27_4_1_U70_n_49,mac_muladd_8ns_16s_26s_27_4_1_U70_n_50}),
        .Q(PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46 mac_muladd_8ns_16s_27s_27_4_1_U77
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_5_ce0),
        .D(select_ln301_1_fu_2406_p3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U71_n_3,mac_muladd_8ns_16s_26s_27_4_1_U71_n_4,mac_muladd_8ns_16s_26s_27_4_1_U71_n_5,mac_muladd_8ns_16s_26s_27_4_1_U71_n_6,mac_muladd_8ns_16s_26s_27_4_1_U71_n_7,mac_muladd_8ns_16s_26s_27_4_1_U71_n_8,mac_muladd_8ns_16s_26s_27_4_1_U71_n_9,mac_muladd_8ns_16s_26s_27_4_1_U71_n_10,mac_muladd_8ns_16s_26s_27_4_1_U71_n_11,mac_muladd_8ns_16s_26s_27_4_1_U71_n_12,mac_muladd_8ns_16s_26s_27_4_1_U71_n_13,mac_muladd_8ns_16s_26s_27_4_1_U71_n_14,mac_muladd_8ns_16s_26s_27_4_1_U71_n_15,mac_muladd_8ns_16s_26s_27_4_1_U71_n_16,mac_muladd_8ns_16s_26s_27_4_1_U71_n_17,mac_muladd_8ns_16s_26s_27_4_1_U71_n_18,mac_muladd_8ns_16s_26s_27_4_1_U71_n_19,mac_muladd_8ns_16s_26s_27_4_1_U71_n_20,mac_muladd_8ns_16s_26s_27_4_1_U71_n_21,mac_muladd_8ns_16s_26s_27_4_1_U71_n_22,mac_muladd_8ns_16s_26s_27_4_1_U71_n_23,mac_muladd_8ns_16s_26s_27_4_1_U71_n_24,mac_muladd_8ns_16s_26s_27_4_1_U71_n_25,mac_muladd_8ns_16s_26s_27_4_1_U71_n_26,mac_muladd_8ns_16s_26s_27_4_1_U71_n_27,mac_muladd_8ns_16s_26s_27_4_1_U71_n_28,mac_muladd_8ns_16s_26s_27_4_1_U71_n_29,mac_muladd_8ns_16s_26s_27_4_1_U71_n_30,mac_muladd_8ns_16s_26s_27_4_1_U71_n_31,mac_muladd_8ns_16s_26s_27_4_1_U71_n_32,mac_muladd_8ns_16s_26s_27_4_1_U71_n_33,mac_muladd_8ns_16s_26s_27_4_1_U71_n_34,mac_muladd_8ns_16s_26s_27_4_1_U71_n_35,mac_muladd_8ns_16s_26s_27_4_1_U71_n_36,mac_muladd_8ns_16s_26s_27_4_1_U71_n_37,mac_muladd_8ns_16s_26s_27_4_1_U71_n_38,mac_muladd_8ns_16s_26s_27_4_1_U71_n_39,mac_muladd_8ns_16s_26s_27_4_1_U71_n_40,mac_muladd_8ns_16s_26s_27_4_1_U71_n_41,mac_muladd_8ns_16s_26s_27_4_1_U71_n_42,mac_muladd_8ns_16s_26s_27_4_1_U71_n_43,mac_muladd_8ns_16s_26s_27_4_1_U71_n_44,mac_muladd_8ns_16s_26s_27_4_1_U71_n_45,mac_muladd_8ns_16s_26s_27_4_1_U71_n_46,mac_muladd_8ns_16s_26s_27_4_1_U71_n_47,mac_muladd_8ns_16s_26s_27_4_1_U71_n_48,mac_muladd_8ns_16s_26s_27_4_1_U71_n_49,mac_muladd_8ns_16s_26s_27_4_1_U71_n_50}),
        .Q(PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47 mac_muladd_8ns_16s_27s_27_4_1_U78
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_5_ce0),
        .D(select_ln301_2_fu_2465_p3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U72_n_3,mac_muladd_8ns_16s_26s_27_4_1_U72_n_4,mac_muladd_8ns_16s_26s_27_4_1_U72_n_5,mac_muladd_8ns_16s_26s_27_4_1_U72_n_6,mac_muladd_8ns_16s_26s_27_4_1_U72_n_7,mac_muladd_8ns_16s_26s_27_4_1_U72_n_8,mac_muladd_8ns_16s_26s_27_4_1_U72_n_9,mac_muladd_8ns_16s_26s_27_4_1_U72_n_10,mac_muladd_8ns_16s_26s_27_4_1_U72_n_11,mac_muladd_8ns_16s_26s_27_4_1_U72_n_12,mac_muladd_8ns_16s_26s_27_4_1_U72_n_13,mac_muladd_8ns_16s_26s_27_4_1_U72_n_14,mac_muladd_8ns_16s_26s_27_4_1_U72_n_15,mac_muladd_8ns_16s_26s_27_4_1_U72_n_16,mac_muladd_8ns_16s_26s_27_4_1_U72_n_17,mac_muladd_8ns_16s_26s_27_4_1_U72_n_18,mac_muladd_8ns_16s_26s_27_4_1_U72_n_19,mac_muladd_8ns_16s_26s_27_4_1_U72_n_20,mac_muladd_8ns_16s_26s_27_4_1_U72_n_21,mac_muladd_8ns_16s_26s_27_4_1_U72_n_22,mac_muladd_8ns_16s_26s_27_4_1_U72_n_23,mac_muladd_8ns_16s_26s_27_4_1_U72_n_24,mac_muladd_8ns_16s_26s_27_4_1_U72_n_25,mac_muladd_8ns_16s_26s_27_4_1_U72_n_26,mac_muladd_8ns_16s_26s_27_4_1_U72_n_27,mac_muladd_8ns_16s_26s_27_4_1_U72_n_28,mac_muladd_8ns_16s_26s_27_4_1_U72_n_29,mac_muladd_8ns_16s_26s_27_4_1_U72_n_30,mac_muladd_8ns_16s_26s_27_4_1_U72_n_31,mac_muladd_8ns_16s_26s_27_4_1_U72_n_32,mac_muladd_8ns_16s_26s_27_4_1_U72_n_33,mac_muladd_8ns_16s_26s_27_4_1_U72_n_34,mac_muladd_8ns_16s_26s_27_4_1_U72_n_35,mac_muladd_8ns_16s_26s_27_4_1_U72_n_36,mac_muladd_8ns_16s_26s_27_4_1_U72_n_37,mac_muladd_8ns_16s_26s_27_4_1_U72_n_38,mac_muladd_8ns_16s_26s_27_4_1_U72_n_39,mac_muladd_8ns_16s_26s_27_4_1_U72_n_40,mac_muladd_8ns_16s_26s_27_4_1_U72_n_41,mac_muladd_8ns_16s_26s_27_4_1_U72_n_42,mac_muladd_8ns_16s_26s_27_4_1_U72_n_43,mac_muladd_8ns_16s_26s_27_4_1_U72_n_44,mac_muladd_8ns_16s_26s_27_4_1_U72_n_45,mac_muladd_8ns_16s_26s_27_4_1_U72_n_46,mac_muladd_8ns_16s_26s_27_4_1_U72_n_47,mac_muladd_8ns_16s_26s_27_4_1_U72_n_48,mac_muladd_8ns_16s_26s_27_4_1_U72_n_49,mac_muladd_8ns_16s_26s_27_4_1_U72_n_50}),
        .Q(PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48 mac_muladd_8ns_16s_27s_27_4_1_U79
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_5_ce0),
        .D(select_ln301_3_fu_2524_p3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U73_n_3,mac_muladd_8ns_16s_26s_27_4_1_U73_n_4,mac_muladd_8ns_16s_26s_27_4_1_U73_n_5,mac_muladd_8ns_16s_26s_27_4_1_U73_n_6,mac_muladd_8ns_16s_26s_27_4_1_U73_n_7,mac_muladd_8ns_16s_26s_27_4_1_U73_n_8,mac_muladd_8ns_16s_26s_27_4_1_U73_n_9,mac_muladd_8ns_16s_26s_27_4_1_U73_n_10,mac_muladd_8ns_16s_26s_27_4_1_U73_n_11,mac_muladd_8ns_16s_26s_27_4_1_U73_n_12,mac_muladd_8ns_16s_26s_27_4_1_U73_n_13,mac_muladd_8ns_16s_26s_27_4_1_U73_n_14,mac_muladd_8ns_16s_26s_27_4_1_U73_n_15,mac_muladd_8ns_16s_26s_27_4_1_U73_n_16,mac_muladd_8ns_16s_26s_27_4_1_U73_n_17,mac_muladd_8ns_16s_26s_27_4_1_U73_n_18,mac_muladd_8ns_16s_26s_27_4_1_U73_n_19,mac_muladd_8ns_16s_26s_27_4_1_U73_n_20,mac_muladd_8ns_16s_26s_27_4_1_U73_n_21,mac_muladd_8ns_16s_26s_27_4_1_U73_n_22,mac_muladd_8ns_16s_26s_27_4_1_U73_n_23,mac_muladd_8ns_16s_26s_27_4_1_U73_n_24,mac_muladd_8ns_16s_26s_27_4_1_U73_n_25,mac_muladd_8ns_16s_26s_27_4_1_U73_n_26,mac_muladd_8ns_16s_26s_27_4_1_U73_n_27,mac_muladd_8ns_16s_26s_27_4_1_U73_n_28,mac_muladd_8ns_16s_26s_27_4_1_U73_n_29,mac_muladd_8ns_16s_26s_27_4_1_U73_n_30,mac_muladd_8ns_16s_26s_27_4_1_U73_n_31,mac_muladd_8ns_16s_26s_27_4_1_U73_n_32,mac_muladd_8ns_16s_26s_27_4_1_U73_n_33,mac_muladd_8ns_16s_26s_27_4_1_U73_n_34,mac_muladd_8ns_16s_26s_27_4_1_U73_n_35,mac_muladd_8ns_16s_26s_27_4_1_U73_n_36,mac_muladd_8ns_16s_26s_27_4_1_U73_n_37,mac_muladd_8ns_16s_26s_27_4_1_U73_n_38,mac_muladd_8ns_16s_26s_27_4_1_U73_n_39,mac_muladd_8ns_16s_26s_27_4_1_U73_n_40,mac_muladd_8ns_16s_26s_27_4_1_U73_n_41,mac_muladd_8ns_16s_26s_27_4_1_U73_n_42,mac_muladd_8ns_16s_26s_27_4_1_U73_n_43,mac_muladd_8ns_16s_26s_27_4_1_U73_n_44,mac_muladd_8ns_16s_26s_27_4_1_U73_n_45,mac_muladd_8ns_16s_26s_27_4_1_U73_n_46,mac_muladd_8ns_16s_26s_27_4_1_U73_n_47,mac_muladd_8ns_16s_26s_27_4_1_U73_n_48,mac_muladd_8ns_16s_26s_27_4_1_U73_n_49,mac_muladd_8ns_16s_26s_27_4_1_U73_n_50}),
        .Q(PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49 mac_muladd_8ns_16s_27s_27_4_1_U80
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_5_ce0),
        .D(select_ln301_4_fu_2583_p3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U74_n_3,mac_muladd_8ns_16s_26s_27_4_1_U74_n_4,mac_muladd_8ns_16s_26s_27_4_1_U74_n_5,mac_muladd_8ns_16s_26s_27_4_1_U74_n_6,mac_muladd_8ns_16s_26s_27_4_1_U74_n_7,mac_muladd_8ns_16s_26s_27_4_1_U74_n_8,mac_muladd_8ns_16s_26s_27_4_1_U74_n_9,mac_muladd_8ns_16s_26s_27_4_1_U74_n_10,mac_muladd_8ns_16s_26s_27_4_1_U74_n_11,mac_muladd_8ns_16s_26s_27_4_1_U74_n_12,mac_muladd_8ns_16s_26s_27_4_1_U74_n_13,mac_muladd_8ns_16s_26s_27_4_1_U74_n_14,mac_muladd_8ns_16s_26s_27_4_1_U74_n_15,mac_muladd_8ns_16s_26s_27_4_1_U74_n_16,mac_muladd_8ns_16s_26s_27_4_1_U74_n_17,mac_muladd_8ns_16s_26s_27_4_1_U74_n_18,mac_muladd_8ns_16s_26s_27_4_1_U74_n_19,mac_muladd_8ns_16s_26s_27_4_1_U74_n_20,mac_muladd_8ns_16s_26s_27_4_1_U74_n_21,mac_muladd_8ns_16s_26s_27_4_1_U74_n_22,mac_muladd_8ns_16s_26s_27_4_1_U74_n_23,mac_muladd_8ns_16s_26s_27_4_1_U74_n_24,mac_muladd_8ns_16s_26s_27_4_1_U74_n_25,mac_muladd_8ns_16s_26s_27_4_1_U74_n_26,mac_muladd_8ns_16s_26s_27_4_1_U74_n_27,mac_muladd_8ns_16s_26s_27_4_1_U74_n_28,mac_muladd_8ns_16s_26s_27_4_1_U74_n_29,mac_muladd_8ns_16s_26s_27_4_1_U74_n_30,mac_muladd_8ns_16s_26s_27_4_1_U74_n_31,mac_muladd_8ns_16s_26s_27_4_1_U74_n_32,mac_muladd_8ns_16s_26s_27_4_1_U74_n_33,mac_muladd_8ns_16s_26s_27_4_1_U74_n_34,mac_muladd_8ns_16s_26s_27_4_1_U74_n_35,mac_muladd_8ns_16s_26s_27_4_1_U74_n_36,mac_muladd_8ns_16s_26s_27_4_1_U74_n_37,mac_muladd_8ns_16s_26s_27_4_1_U74_n_38,mac_muladd_8ns_16s_26s_27_4_1_U74_n_39,mac_muladd_8ns_16s_26s_27_4_1_U74_n_40,mac_muladd_8ns_16s_26s_27_4_1_U74_n_41,mac_muladd_8ns_16s_26s_27_4_1_U74_n_42,mac_muladd_8ns_16s_26s_27_4_1_U74_n_43,mac_muladd_8ns_16s_26s_27_4_1_U74_n_44,mac_muladd_8ns_16s_26s_27_4_1_U74_n_45,mac_muladd_8ns_16s_26s_27_4_1_U74_n_46,mac_muladd_8ns_16s_26s_27_4_1_U74_n_47,mac_muladd_8ns_16s_26s_27_4_1_U74_n_48,mac_muladd_8ns_16s_26s_27_4_1_U74_n_49,mac_muladd_8ns_16s_26s_27_4_1_U74_n_50}),
        .Q(PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg),
        .ap_clk(ap_clk),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50 mac_muladd_8ns_16s_27s_27_4_1_U81
       (.CEA1(ap_block_pp1_stage0_subdone),
        .CEB1(FiltCoeff_5_ce0),
        .D(select_ln301_5_fu_2642_p3),
        .\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0] (ap_CS_fsm_pp1_stage0),
        .\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0 (LineBuf_val_V_0_U_n_51),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_3163(OutputWriteEn_reg_3163),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U75_n_3,mac_muladd_8ns_16s_26s_27_4_1_U75_n_4,mac_muladd_8ns_16s_26s_27_4_1_U75_n_5,mac_muladd_8ns_16s_26s_27_4_1_U75_n_6,mac_muladd_8ns_16s_26s_27_4_1_U75_n_7,mac_muladd_8ns_16s_26s_27_4_1_U75_n_8,mac_muladd_8ns_16s_26s_27_4_1_U75_n_9,mac_muladd_8ns_16s_26s_27_4_1_U75_n_10,mac_muladd_8ns_16s_26s_27_4_1_U75_n_11,mac_muladd_8ns_16s_26s_27_4_1_U75_n_12,mac_muladd_8ns_16s_26s_27_4_1_U75_n_13,mac_muladd_8ns_16s_26s_27_4_1_U75_n_14,mac_muladd_8ns_16s_26s_27_4_1_U75_n_15,mac_muladd_8ns_16s_26s_27_4_1_U75_n_16,mac_muladd_8ns_16s_26s_27_4_1_U75_n_17,mac_muladd_8ns_16s_26s_27_4_1_U75_n_18,mac_muladd_8ns_16s_26s_27_4_1_U75_n_19,mac_muladd_8ns_16s_26s_27_4_1_U75_n_20,mac_muladd_8ns_16s_26s_27_4_1_U75_n_21,mac_muladd_8ns_16s_26s_27_4_1_U75_n_22,mac_muladd_8ns_16s_26s_27_4_1_U75_n_23,mac_muladd_8ns_16s_26s_27_4_1_U75_n_24,mac_muladd_8ns_16s_26s_27_4_1_U75_n_25,mac_muladd_8ns_16s_26s_27_4_1_U75_n_26,mac_muladd_8ns_16s_26s_27_4_1_U75_n_27,mac_muladd_8ns_16s_26s_27_4_1_U75_n_28,mac_muladd_8ns_16s_26s_27_4_1_U75_n_29,mac_muladd_8ns_16s_26s_27_4_1_U75_n_30,mac_muladd_8ns_16s_26s_27_4_1_U75_n_31,mac_muladd_8ns_16s_26s_27_4_1_U75_n_32,mac_muladd_8ns_16s_26s_27_4_1_U75_n_33,mac_muladd_8ns_16s_26s_27_4_1_U75_n_34,mac_muladd_8ns_16s_26s_27_4_1_U75_n_35,mac_muladd_8ns_16s_26s_27_4_1_U75_n_36,mac_muladd_8ns_16s_26s_27_4_1_U75_n_37,mac_muladd_8ns_16s_26s_27_4_1_U75_n_38,mac_muladd_8ns_16s_26s_27_4_1_U75_n_39,mac_muladd_8ns_16s_26s_27_4_1_U75_n_40,mac_muladd_8ns_16s_26s_27_4_1_U75_n_41,mac_muladd_8ns_16s_26s_27_4_1_U75_n_42,mac_muladd_8ns_16s_26s_27_4_1_U75_n_43,mac_muladd_8ns_16s_26s_27_4_1_U75_n_44,mac_muladd_8ns_16s_26s_27_4_1_U75_n_45,mac_muladd_8ns_16s_26s_27_4_1_U75_n_46,mac_muladd_8ns_16s_26s_27_4_1_U75_n_47,mac_muladd_8ns_16s_26s_27_4_1_U75_n_48,mac_muladd_8ns_16s_26s_27_4_1_U75_n_49,mac_muladd_8ns_16s_26s_27_4_1_U75_n_50}),
        .\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7] (\cmp81_i_reg_3172_reg[0]_0 ),
        .\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0 (ap_enable_reg_pp1_iter1_reg_n_3),
        .\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1 (ap_enable_reg_pp1_iter11_reg_n_3),
        .Q(PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .p_27_in(p_27_in),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_2 
       (.I0(tmp_fu_1210_p4[6]),
        .O(\offset_1_reg_3093[22]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_3 
       (.I0(tmp_fu_1210_p4[5]),
        .O(\offset_1_reg_3093[22]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_4 
       (.I0(tmp_fu_1210_p4[4]),
        .O(\offset_1_reg_3093[22]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_5 
       (.I0(tmp_fu_1210_p4[3]),
        .O(\offset_1_reg_3093[22]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_6 
       (.I0(tmp_fu_1210_p4[2]),
        .O(\offset_1_reg_3093[22]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_7 
       (.I0(tmp_fu_1210_p4[1]),
        .O(\offset_1_reg_3093[22]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[22]_i_8 
       (.I0(tmp_fu_1210_p4[0]),
        .O(\offset_1_reg_3093[22]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_2 
       (.I0(tmp_fu_1210_p4[14]),
        .O(\offset_1_reg_3093[30]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_3 
       (.I0(tmp_fu_1210_p4[13]),
        .O(\offset_1_reg_3093[30]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_4 
       (.I0(tmp_fu_1210_p4[12]),
        .O(\offset_1_reg_3093[30]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_5 
       (.I0(tmp_fu_1210_p4[11]),
        .O(\offset_1_reg_3093[30]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_6 
       (.I0(tmp_fu_1210_p4[10]),
        .O(\offset_1_reg_3093[30]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_7 
       (.I0(tmp_fu_1210_p4[9]),
        .O(\offset_1_reg_3093[30]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_8 
       (.I0(tmp_fu_1210_p4[8]),
        .O(\offset_1_reg_3093[30]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[30]_i_9 
       (.I0(tmp_fu_1210_p4[7]),
        .O(\offset_1_reg_3093[30]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_1_reg_3093[31]_i_2 
       (.I0(tmp_fu_1210_p4[15]),
        .O(\offset_1_reg_3093[31]_i_2_n_3 ));
  FDRE \offset_1_reg_3093_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[0] ),
        .Q(offset_1_reg_3093[0]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(zext_ln242_fu_1291_p1[0]),
        .Q(offset_1_reg_3093[10]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(zext_ln242_fu_1291_p1[1]),
        .Q(offset_1_reg_3093[11]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(zext_ln242_fu_1291_p1[2]),
        .Q(offset_1_reg_3093[12]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(zext_ln242_fu_1291_p1[3]),
        .Q(offset_1_reg_3093[13]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(zext_ln242_fu_1291_p1[4]),
        .Q(offset_1_reg_3093[14]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[15]),
        .Q(offset_1_reg_3093[15]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[16]),
        .Q(offset_1_reg_3093[16]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[17]),
        .Q(offset_1_reg_3093[17]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[18]),
        .Q(offset_1_reg_3093[18]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[19]),
        .Q(offset_1_reg_3093[19]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[1] ),
        .Q(offset_1_reg_3093[1]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[20]),
        .Q(offset_1_reg_3093[20]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[21]),
        .Q(offset_1_reg_3093[21]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[22]),
        .Q(offset_1_reg_3093[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_1_reg_3093_reg[22]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\offset_1_reg_3093_reg[22]_i_1_n_3 ,\offset_1_reg_3093_reg[22]_i_1_n_4 ,\offset_1_reg_3093_reg[22]_i_1_n_5 ,\offset_1_reg_3093_reg[22]_i_1_n_6 ,\offset_1_reg_3093_reg[22]_i_1_n_7 ,\offset_1_reg_3093_reg[22]_i_1_n_8 ,\offset_1_reg_3093_reg[22]_i_1_n_9 ,\offset_1_reg_3093_reg[22]_i_1_n_10 }),
        .DI({tmp_fu_1210_p4[6:0],1'b0}),
        .O(offset_1_fu_1232_p2[22:15]),
        .S({\offset_1_reg_3093[22]_i_2_n_3 ,\offset_1_reg_3093[22]_i_3_n_3 ,\offset_1_reg_3093[22]_i_4_n_3 ,\offset_1_reg_3093[22]_i_5_n_3 ,\offset_1_reg_3093[22]_i_6_n_3 ,\offset_1_reg_3093[22]_i_7_n_3 ,\offset_1_reg_3093[22]_i_8_n_3 ,zext_ln242_fu_1291_p1[5]}));
  FDRE \offset_1_reg_3093_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[23]),
        .Q(offset_1_reg_3093[23]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[24]),
        .Q(offset_1_reg_3093[24]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[25]),
        .Q(offset_1_reg_3093[25]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[26]),
        .Q(offset_1_reg_3093[26]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[27]),
        .Q(offset_1_reg_3093[27]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[28]),
        .Q(offset_1_reg_3093[28]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[29]),
        .Q(offset_1_reg_3093[29]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[2] ),
        .Q(offset_1_reg_3093[2]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[30]),
        .Q(offset_1_reg_3093[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_1_reg_3093_reg[30]_i_1 
       (.CI(\offset_1_reg_3093_reg[22]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\offset_1_reg_3093_reg[30]_i_1_n_3 ,\offset_1_reg_3093_reg[30]_i_1_n_4 ,\offset_1_reg_3093_reg[30]_i_1_n_5 ,\offset_1_reg_3093_reg[30]_i_1_n_6 ,\offset_1_reg_3093_reg[30]_i_1_n_7 ,\offset_1_reg_3093_reg[30]_i_1_n_8 ,\offset_1_reg_3093_reg[30]_i_1_n_9 ,\offset_1_reg_3093_reg[30]_i_1_n_10 }),
        .DI(tmp_fu_1210_p4[14:7]),
        .O(offset_1_fu_1232_p2[30:23]),
        .S({\offset_1_reg_3093[30]_i_2_n_3 ,\offset_1_reg_3093[30]_i_3_n_3 ,\offset_1_reg_3093[30]_i_4_n_3 ,\offset_1_reg_3093[30]_i_5_n_3 ,\offset_1_reg_3093[30]_i_6_n_3 ,\offset_1_reg_3093[30]_i_7_n_3 ,\offset_1_reg_3093[30]_i_8_n_3 ,\offset_1_reg_3093[30]_i_9_n_3 }));
  FDRE \offset_1_reg_3093_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(offset_1_fu_1232_p2[31]),
        .Q(offset_1_reg_3093[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_1_reg_3093_reg[31]_i_1 
       (.CI(\offset_1_reg_3093_reg[30]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO(\NLW_offset_1_reg_3093_reg[31]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_offset_1_reg_3093_reg[31]_i_1_O_UNCONNECTED [7:1],offset_1_fu_1232_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\offset_1_reg_3093[31]_i_2_n_3 }));
  FDRE \offset_1_reg_3093_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[3] ),
        .Q(offset_1_reg_3093[3]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[4] ),
        .Q(offset_1_reg_3093[4]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[5] ),
        .Q(offset_1_reg_3093[5]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[6] ),
        .Q(offset_1_reg_3093[6]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[7] ),
        .Q(offset_1_reg_3093[7]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[8] ),
        .Q(offset_1_reg_3093[8]),
        .R(1'b0));
  FDRE \offset_1_reg_3093_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\offset_reg_607_reg_n_3_[9] ),
        .Q(offset_1_reg_3093[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_10 
       (.I0(Rate_reg_2999[15]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(zext_ln242_fu_1291_p1[5]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[15]),
        .O(\offset_4_reg_3148[15]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_11 
       (.I0(Rate_reg_2999[14]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(zext_ln242_fu_1291_p1[4]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[14]),
        .O(\offset_4_reg_3148[15]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_12 
       (.I0(Rate_reg_2999[13]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(zext_ln242_fu_1291_p1[3]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[13]),
        .O(\offset_4_reg_3148[15]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_13 
       (.I0(Rate_reg_2999[12]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(zext_ln242_fu_1291_p1[2]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[12]),
        .O(\offset_4_reg_3148[15]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_14 
       (.I0(Rate_reg_2999[11]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(zext_ln242_fu_1291_p1[1]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[11]),
        .O(\offset_4_reg_3148[15]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_15 
       (.I0(Rate_reg_2999[10]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(zext_ln242_fu_1291_p1[0]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[10]),
        .O(\offset_4_reg_3148[15]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_16 
       (.I0(Rate_reg_2999[9]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[9] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[9]),
        .O(\offset_4_reg_3148[15]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[15]_i_17 
       (.I0(Rate_reg_2999[8]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[8] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[8]),
        .O(\offset_4_reg_3148[15]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_2 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[15]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_3 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[14]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_4 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[13]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_5 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[12]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_6 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[11]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_7 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[10]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_8 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[9]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[15]_i_9 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[8]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_10 
       (.I0(Rate_reg_2999[23]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[7]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[23]),
        .O(\offset_4_reg_3148[23]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_11 
       (.I0(Rate_reg_2999[22]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[6]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[22]),
        .O(\offset_4_reg_3148[23]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_12 
       (.I0(Rate_reg_2999[21]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[5]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[21]),
        .O(\offset_4_reg_3148[23]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_13 
       (.I0(Rate_reg_2999[20]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[4]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[20]),
        .O(\offset_4_reg_3148[23]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_14 
       (.I0(Rate_reg_2999[19]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[3]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[19]),
        .O(\offset_4_reg_3148[23]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_15 
       (.I0(Rate_reg_2999[18]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[2]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[18]),
        .O(\offset_4_reg_3148[23]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_16 
       (.I0(Rate_reg_2999[17]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[1]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[17]),
        .O(\offset_4_reg_3148[23]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[23]_i_17 
       (.I0(Rate_reg_2999[16]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[0]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[16]),
        .O(\offset_4_reg_3148[23]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_2 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[23]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_3 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[22]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_4 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[21]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_5 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[20]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_6 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[19]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_7 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[18]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_8 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[17]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[23]_i_9 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[16]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[23]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_10 
       (.I0(Rate_reg_2999[30]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[14]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[30]),
        .O(\offset_4_reg_3148[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_11 
       (.I0(Rate_reg_2999[29]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[13]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[29]),
        .O(\offset_4_reg_3148[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_12 
       (.I0(Rate_reg_2999[28]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[12]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[28]),
        .O(\offset_4_reg_3148[31]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_13 
       (.I0(Rate_reg_2999[27]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[11]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[27]),
        .O(\offset_4_reg_3148[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_14 
       (.I0(Rate_reg_2999[26]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[10]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[26]),
        .O(\offset_4_reg_3148[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_15 
       (.I0(Rate_reg_2999[25]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[9]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[25]),
        .O(\offset_4_reg_3148[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_16 
       (.I0(Rate_reg_2999[24]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[8]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[24]),
        .O(\offset_4_reg_3148[31]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_2 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[30]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_3 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[29]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_4 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[28]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_5 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[27]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_6 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[26]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_7 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[25]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[31]_i_8 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[24]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[31]_i_9 
       (.I0(Rate_reg_2999[31]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(tmp_fu_1210_p4[15]),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[31]),
        .O(\offset_4_reg_3148[31]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_10 
       (.I0(Rate_reg_2999[7]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[7] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[7]),
        .O(\offset_4_reg_3148[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_11 
       (.I0(Rate_reg_2999[6]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[6] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[6]),
        .O(\offset_4_reg_3148[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_12 
       (.I0(Rate_reg_2999[5]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[5] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[5]),
        .O(\offset_4_reg_3148[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_13 
       (.I0(Rate_reg_2999[4]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[4] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[4]),
        .O(\offset_4_reg_3148[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_14 
       (.I0(Rate_reg_2999[3]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[3] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[3]),
        .O(\offset_4_reg_3148[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_15 
       (.I0(Rate_reg_2999[2]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[2] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[2]),
        .O(\offset_4_reg_3148[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_16 
       (.I0(Rate_reg_2999[1]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[1] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[1]),
        .O(\offset_4_reg_3148[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hDDF0D2F022F0D2F0)) 
    \offset_4_reg_3148[7]_i_17 
       (.I0(Rate_reg_2999[0]),
        .I1(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I2(\offset_reg_607_reg_n_3_[0] ),
        .I3(icmp_ln269_reg_3078),
        .I4(GetNewLine_1_reg_3087),
        .I5(offset_1_reg_3093[0]),
        .O(\offset_4_reg_3148[7]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_2 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[7]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_3 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[6]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_4 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[5]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_5 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[4]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_6 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[3]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_7 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[2]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_8 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[1]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_4_reg_3148[7]_i_9 
       (.I0(\OutputWriteEn_reg_3163[0]_i_2_n_3 ),
        .I1(Rate_reg_2999[0]),
        .I2(icmp_ln269_reg_3078),
        .O(\offset_4_reg_3148[7]_i_9_n_3 ));
  FDRE \offset_4_reg_3148_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_18 ),
        .Q(offset_4_reg_3148[0]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_16 ),
        .Q(offset_4_reg_3148[10]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_15 ),
        .Q(offset_4_reg_3148[11]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_14 ),
        .Q(offset_4_reg_3148[12]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_13 ),
        .Q(offset_4_reg_3148[13]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_12 ),
        .Q(offset_4_reg_3148[14]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_11 ),
        .Q(offset_4_reg_3148[15]),
        .R(1'b0));
  CARRY8 \offset_4_reg_3148_reg[15]_i_1 
       (.CI(\offset_4_reg_3148_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\offset_4_reg_3148_reg[15]_i_1_n_3 ,\offset_4_reg_3148_reg[15]_i_1_n_4 ,\offset_4_reg_3148_reg[15]_i_1_n_5 ,\offset_4_reg_3148_reg[15]_i_1_n_6 ,\offset_4_reg_3148_reg[15]_i_1_n_7 ,\offset_4_reg_3148_reg[15]_i_1_n_8 ,\offset_4_reg_3148_reg[15]_i_1_n_9 ,\offset_4_reg_3148_reg[15]_i_1_n_10 }),
        .DI({\offset_4_reg_3148[15]_i_2_n_3 ,\offset_4_reg_3148[15]_i_3_n_3 ,\offset_4_reg_3148[15]_i_4_n_3 ,\offset_4_reg_3148[15]_i_5_n_3 ,\offset_4_reg_3148[15]_i_6_n_3 ,\offset_4_reg_3148[15]_i_7_n_3 ,\offset_4_reg_3148[15]_i_8_n_3 ,\offset_4_reg_3148[15]_i_9_n_3 }),
        .O({\offset_4_reg_3148_reg[15]_i_1_n_11 ,\offset_4_reg_3148_reg[15]_i_1_n_12 ,\offset_4_reg_3148_reg[15]_i_1_n_13 ,\offset_4_reg_3148_reg[15]_i_1_n_14 ,\offset_4_reg_3148_reg[15]_i_1_n_15 ,\offset_4_reg_3148_reg[15]_i_1_n_16 ,\offset_4_reg_3148_reg[15]_i_1_n_17 ,\offset_4_reg_3148_reg[15]_i_1_n_18 }),
        .S({\offset_4_reg_3148[15]_i_10_n_3 ,\offset_4_reg_3148[15]_i_11_n_3 ,\offset_4_reg_3148[15]_i_12_n_3 ,\offset_4_reg_3148[15]_i_13_n_3 ,\offset_4_reg_3148[15]_i_14_n_3 ,\offset_4_reg_3148[15]_i_15_n_3 ,\offset_4_reg_3148[15]_i_16_n_3 ,\offset_4_reg_3148[15]_i_17_n_3 }));
  FDRE \offset_4_reg_3148_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_18 ),
        .Q(offset_4_reg_3148[16]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_17 ),
        .Q(offset_4_reg_3148[17]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_16 ),
        .Q(offset_4_reg_3148[18]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_15 ),
        .Q(offset_4_reg_3148[19]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_17 ),
        .Q(offset_4_reg_3148[1]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_14 ),
        .Q(offset_4_reg_3148[20]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_13 ),
        .Q(offset_4_reg_3148[21]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_12 ),
        .Q(offset_4_reg_3148[22]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[23]_i_1_n_11 ),
        .Q(offset_4_reg_3148[23]),
        .R(1'b0));
  CARRY8 \offset_4_reg_3148_reg[23]_i_1 
       (.CI(\offset_4_reg_3148_reg[15]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\offset_4_reg_3148_reg[23]_i_1_n_3 ,\offset_4_reg_3148_reg[23]_i_1_n_4 ,\offset_4_reg_3148_reg[23]_i_1_n_5 ,\offset_4_reg_3148_reg[23]_i_1_n_6 ,\offset_4_reg_3148_reg[23]_i_1_n_7 ,\offset_4_reg_3148_reg[23]_i_1_n_8 ,\offset_4_reg_3148_reg[23]_i_1_n_9 ,\offset_4_reg_3148_reg[23]_i_1_n_10 }),
        .DI({\offset_4_reg_3148[23]_i_2_n_3 ,\offset_4_reg_3148[23]_i_3_n_3 ,\offset_4_reg_3148[23]_i_4_n_3 ,\offset_4_reg_3148[23]_i_5_n_3 ,\offset_4_reg_3148[23]_i_6_n_3 ,\offset_4_reg_3148[23]_i_7_n_3 ,\offset_4_reg_3148[23]_i_8_n_3 ,\offset_4_reg_3148[23]_i_9_n_3 }),
        .O({\offset_4_reg_3148_reg[23]_i_1_n_11 ,\offset_4_reg_3148_reg[23]_i_1_n_12 ,\offset_4_reg_3148_reg[23]_i_1_n_13 ,\offset_4_reg_3148_reg[23]_i_1_n_14 ,\offset_4_reg_3148_reg[23]_i_1_n_15 ,\offset_4_reg_3148_reg[23]_i_1_n_16 ,\offset_4_reg_3148_reg[23]_i_1_n_17 ,\offset_4_reg_3148_reg[23]_i_1_n_18 }),
        .S({\offset_4_reg_3148[23]_i_10_n_3 ,\offset_4_reg_3148[23]_i_11_n_3 ,\offset_4_reg_3148[23]_i_12_n_3 ,\offset_4_reg_3148[23]_i_13_n_3 ,\offset_4_reg_3148[23]_i_14_n_3 ,\offset_4_reg_3148[23]_i_15_n_3 ,\offset_4_reg_3148[23]_i_16_n_3 ,\offset_4_reg_3148[23]_i_17_n_3 }));
  FDRE \offset_4_reg_3148_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_18 ),
        .Q(offset_4_reg_3148[24]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_17 ),
        .Q(offset_4_reg_3148[25]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_16 ),
        .Q(offset_4_reg_3148[26]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_15 ),
        .Q(offset_4_reg_3148[27]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_14 ),
        .Q(offset_4_reg_3148[28]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_13 ),
        .Q(offset_4_reg_3148[29]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_16 ),
        .Q(offset_4_reg_3148[2]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_12 ),
        .Q(offset_4_reg_3148[30]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[31]_i_1_n_11 ),
        .Q(offset_4_reg_3148[31]),
        .R(1'b0));
  CARRY8 \offset_4_reg_3148_reg[31]_i_1 
       (.CI(\offset_4_reg_3148_reg[23]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_offset_4_reg_3148_reg[31]_i_1_CO_UNCONNECTED [7],\offset_4_reg_3148_reg[31]_i_1_n_4 ,\offset_4_reg_3148_reg[31]_i_1_n_5 ,\offset_4_reg_3148_reg[31]_i_1_n_6 ,\offset_4_reg_3148_reg[31]_i_1_n_7 ,\offset_4_reg_3148_reg[31]_i_1_n_8 ,\offset_4_reg_3148_reg[31]_i_1_n_9 ,\offset_4_reg_3148_reg[31]_i_1_n_10 }),
        .DI({1'b0,\offset_4_reg_3148[31]_i_2_n_3 ,\offset_4_reg_3148[31]_i_3_n_3 ,\offset_4_reg_3148[31]_i_4_n_3 ,\offset_4_reg_3148[31]_i_5_n_3 ,\offset_4_reg_3148[31]_i_6_n_3 ,\offset_4_reg_3148[31]_i_7_n_3 ,\offset_4_reg_3148[31]_i_8_n_3 }),
        .O({\offset_4_reg_3148_reg[31]_i_1_n_11 ,\offset_4_reg_3148_reg[31]_i_1_n_12 ,\offset_4_reg_3148_reg[31]_i_1_n_13 ,\offset_4_reg_3148_reg[31]_i_1_n_14 ,\offset_4_reg_3148_reg[31]_i_1_n_15 ,\offset_4_reg_3148_reg[31]_i_1_n_16 ,\offset_4_reg_3148_reg[31]_i_1_n_17 ,\offset_4_reg_3148_reg[31]_i_1_n_18 }),
        .S({\offset_4_reg_3148[31]_i_9_n_3 ,\offset_4_reg_3148[31]_i_10_n_3 ,\offset_4_reg_3148[31]_i_11_n_3 ,\offset_4_reg_3148[31]_i_12_n_3 ,\offset_4_reg_3148[31]_i_13_n_3 ,\offset_4_reg_3148[31]_i_14_n_3 ,\offset_4_reg_3148[31]_i_15_n_3 ,\offset_4_reg_3148[31]_i_16_n_3 }));
  FDRE \offset_4_reg_3148_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_15 ),
        .Q(offset_4_reg_3148[3]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_14 ),
        .Q(offset_4_reg_3148[4]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_13 ),
        .Q(offset_4_reg_3148[5]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_12 ),
        .Q(offset_4_reg_3148[6]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[7]_i_1_n_11 ),
        .Q(offset_4_reg_3148[7]),
        .R(1'b0));
  CARRY8 \offset_4_reg_3148_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\offset_4_reg_3148_reg[7]_i_1_n_3 ,\offset_4_reg_3148_reg[7]_i_1_n_4 ,\offset_4_reg_3148_reg[7]_i_1_n_5 ,\offset_4_reg_3148_reg[7]_i_1_n_6 ,\offset_4_reg_3148_reg[7]_i_1_n_7 ,\offset_4_reg_3148_reg[7]_i_1_n_8 ,\offset_4_reg_3148_reg[7]_i_1_n_9 ,\offset_4_reg_3148_reg[7]_i_1_n_10 }),
        .DI({\offset_4_reg_3148[7]_i_2_n_3 ,\offset_4_reg_3148[7]_i_3_n_3 ,\offset_4_reg_3148[7]_i_4_n_3 ,\offset_4_reg_3148[7]_i_5_n_3 ,\offset_4_reg_3148[7]_i_6_n_3 ,\offset_4_reg_3148[7]_i_7_n_3 ,\offset_4_reg_3148[7]_i_8_n_3 ,\offset_4_reg_3148[7]_i_9_n_3 }),
        .O({\offset_4_reg_3148_reg[7]_i_1_n_11 ,\offset_4_reg_3148_reg[7]_i_1_n_12 ,\offset_4_reg_3148_reg[7]_i_1_n_13 ,\offset_4_reg_3148_reg[7]_i_1_n_14 ,\offset_4_reg_3148_reg[7]_i_1_n_15 ,\offset_4_reg_3148_reg[7]_i_1_n_16 ,\offset_4_reg_3148_reg[7]_i_1_n_17 ,\offset_4_reg_3148_reg[7]_i_1_n_18 }),
        .S({\offset_4_reg_3148[7]_i_10_n_3 ,\offset_4_reg_3148[7]_i_11_n_3 ,\offset_4_reg_3148[7]_i_12_n_3 ,\offset_4_reg_3148[7]_i_13_n_3 ,\offset_4_reg_3148[7]_i_14_n_3 ,\offset_4_reg_3148[7]_i_15_n_3 ,\offset_4_reg_3148[7]_i_16_n_3 ,\offset_4_reg_3148[7]_i_17_n_3 }));
  FDRE \offset_4_reg_3148_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_18 ),
        .Q(offset_4_reg_3148[8]),
        .R(1'b0));
  FDRE \offset_4_reg_3148_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\offset_4_reg_3148_reg[15]_i_1_n_17 ),
        .Q(offset_4_reg_3148[9]),
        .R(1'b0));
  FDRE \offset_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[0]),
        .Q(\offset_reg_607_reg_n_3_[0] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[10]),
        .Q(zext_ln242_fu_1291_p1[0]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[11]),
        .Q(zext_ln242_fu_1291_p1[1]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[12]),
        .Q(zext_ln242_fu_1291_p1[2]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[13]),
        .Q(zext_ln242_fu_1291_p1[3]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[14]),
        .Q(zext_ln242_fu_1291_p1[4]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[15]),
        .Q(zext_ln242_fu_1291_p1[5]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[16]),
        .Q(tmp_fu_1210_p4[0]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[17]),
        .Q(tmp_fu_1210_p4[1]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[18]),
        .Q(tmp_fu_1210_p4[2]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[19]),
        .Q(tmp_fu_1210_p4[3]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[1]),
        .Q(\offset_reg_607_reg_n_3_[1] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[20]),
        .Q(tmp_fu_1210_p4[4]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[21]),
        .Q(tmp_fu_1210_p4[5]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[22]),
        .Q(tmp_fu_1210_p4[6]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[23]),
        .Q(tmp_fu_1210_p4[7]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[24]),
        .Q(tmp_fu_1210_p4[8]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[25]),
        .Q(tmp_fu_1210_p4[9]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[26]),
        .Q(tmp_fu_1210_p4[10]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[27]),
        .Q(tmp_fu_1210_p4[11]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[28]),
        .Q(tmp_fu_1210_p4[12]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[29]),
        .Q(tmp_fu_1210_p4[13]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[2]),
        .Q(\offset_reg_607_reg_n_3_[2] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[30]),
        .Q(tmp_fu_1210_p4[14]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[31]),
        .Q(tmp_fu_1210_p4[15]),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[3]),
        .Q(\offset_reg_607_reg_n_3_[3] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[4]),
        .Q(\offset_reg_607_reg_n_3_[4] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[5]),
        .Q(\offset_reg_607_reg_n_3_[5] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[6]),
        .Q(\offset_reg_607_reg_n_3_[6] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[7]),
        .Q(\offset_reg_607_reg_n_3_[7] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[8]),
        .Q(\offset_reg_607_reg_n_3_[8] ),
        .R(PhaseV_reg_595));
  FDRE \offset_reg_607_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(offset_4_reg_3148[9]),
        .Q(\offset_reg_607_reg_n_3_[9] ),
        .R(PhaseV_reg_595));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_0_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(vscale_core_polyphase_U0_vfltCoeff_ce0));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln250_1_reg_3040[6]_i_1 
       (.I0(select_ln250_1_reg_3040_reg[5]),
        .I1(\i_reg_527_reg_n_3_[5] ),
        .I2(\select_ln250_1_reg_3040[6]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[6] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[6]),
        .O(select_ln250_1_fu_1118_p3));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \select_ln250_1_reg_3040[6]_i_2 
       (.I0(\select_ln250_1_reg_3040[6]_i_3_n_3 ),
        .I1(\trunc_ln255_reg_3047[3]_i_2_n_3 ),
        .I2(\i_reg_527_reg_n_3_[2] ),
        .I3(i_reg_5270),
        .I4(select_ln250_1_reg_3040_reg[2]),
        .I5(\select_ln250_1_reg_3040[6]_i_4_n_3 ),
        .O(\select_ln250_1_reg_3040[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \select_ln250_1_reg_3040[6]_i_3 
       (.I0(select_ln250_1_reg_3040_reg[3]),
        .I1(icmp_ln250_reg_3031),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_527_reg_n_3_[3] ),
        .O(\select_ln250_1_reg_3040[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \select_ln250_1_reg_3040[6]_i_4 
       (.I0(select_ln250_1_reg_3040_reg[4]),
        .I1(icmp_ln250_reg_3031),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_527_reg_n_3_[4] ),
        .O(\select_ln250_1_reg_3040[6]_i_4_n_3 ));
  FDRE \select_ln250_1_reg_3040_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_1_reg_3040_reg[0]),
        .Q(select_ln250_1_reg_3040_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_1_reg_3040_reg[1]),
        .Q(select_ln250_1_reg_3040_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_1_reg_3040_reg[2]),
        .Q(select_ln250_1_reg_3040_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_1_reg_3040_reg[3]),
        .Q(select_ln250_1_reg_3040_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_1_reg_3040_reg[4]),
        .Q(select_ln250_1_reg_3040_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_1_reg_3040_reg[5]),
        .Q(select_ln250_1_reg_3040_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3__0[0]),
        .Q(select_ln250_1_reg_3040_reg[0]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3__0[1]),
        .Q(select_ln250_1_reg_3040_reg[1]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3__0[2]),
        .Q(select_ln250_1_reg_3040_reg[2]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3__0[3]),
        .Q(select_ln250_1_reg_3040_reg[3]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3__0[4]),
        .Q(select_ln250_1_reg_3040_reg[4]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3__0[5]),
        .Q(select_ln250_1_reg_3040_reg[5]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_3040_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5160),
        .D(select_ln250_1_fu_1118_p3),
        .Q(select_ln250_1_reg_3040_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \select_ln250_reg_3035[1]_i_1 
       (.I0(j_reg_538[2]),
        .I1(j_reg_538[1]),
        .I2(j_reg_538[0]),
        .O(select_ln250_fu_1110_p3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln250_reg_3035[2]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\select_ln250_reg_3035[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \select_ln250_reg_3035[2]_i_2 
       (.I0(j_reg_538[2]),
        .I1(j_reg_538[1]),
        .I2(j_reg_538[0]),
        .O(select_ln250_fu_1110_p3[2]));
  FDRE \select_ln250_reg_3035_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(vscale_core_polyphase_U0_vfltCoeff_address0),
        .Q(select_ln250_reg_3035_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln250_reg_3035_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_reg_3035[1]),
        .Q(select_ln250_reg_3035_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln250_reg_3035_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln250_reg_3035[2]),
        .Q(select_ln250_reg_3035_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln250_reg_3035_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(j_reg_538[0]),
        .Q(vscale_core_polyphase_U0_vfltCoeff_address0),
        .R(1'b0));
  FDRE \select_ln250_reg_3035_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_fu_1110_p3[1]),
        .Q(select_ln250_reg_3035[1]),
        .R(1'b0));
  FDRE \select_ln250_reg_3035_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_fu_1110_p3[2]),
        .Q(select_ln250_reg_3035[2]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_3931_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_1_fu_2406_p3[7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \select_ln301_2_reg_3936_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_2_fu_2465_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[0]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[1]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[2]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[3]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[4]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[5]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[6]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_3941_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_3_fu_2524_p3[7]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[0]),
        .Q(in[32]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[1]),
        .Q(in[33]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[2]),
        .Q(in[34]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[3]),
        .Q(in[35]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[4]),
        .Q(in[36]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[5]),
        .Q(in[37]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[6]),
        .Q(in[38]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_3946_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_4_fu_2583_p3[7]),
        .Q(in[39]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[0]),
        .Q(in[40]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[1]),
        .Q(in[41]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[2]),
        .Q(in[42]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[3]),
        .Q(in[43]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[4]),
        .Q(in[44]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[5]),
        .Q(in[45]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[6]),
        .Q(in[46]),
        .R(1'b0));
  FDRE \select_ln301_5_reg_3951_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_5_fu_2642_p3[7]),
        .Q(in[47]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF700F7F700000000)) 
    \select_ln301_reg_3926[7]_i_1 
       (.I0(\cmp81_i_reg_3172_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(SrcYUV422_empty_n),
        .I3(OutYUV_full_n),
        .I4(ap_enable_reg_pp1_iter11_reg_n_3),
        .I5(OutputWriteEn_reg_3163),
        .O(p_33_in));
  FDRE \select_ln301_reg_3926_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \select_ln301_reg_3926_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(select_ln301_fu_2347_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    start_once_reg_i_1__0
       (.I0(int_ap_ready_reg_i_2_n_5),
        .I1(icmp_ln260_reg_3062),
        .I2(ap_CS_fsm_state7),
        .I3(start_once_reg_reg_1),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7F7F7080808F708)) 
    \trunc_ln255_reg_3047[0]_i_1 
       (.I0(j_reg_538[2]),
        .I1(j_reg_538[1]),
        .I2(j_reg_538[0]),
        .I3(\i_reg_527_reg_n_3_[0] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[0]),
        .O(select_ln250_1_fu_1118_p3__0[0]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \trunc_ln255_reg_3047[1]_i_1 
       (.I0(select_ln250_1_reg_3040_reg[0]),
        .I1(\i_reg_527_reg_n_3_[0] ),
        .I2(\trunc_ln255_reg_3047[1]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[1] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[1]),
        .O(select_ln250_1_fu_1118_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \trunc_ln255_reg_3047[1]_i_2 
       (.I0(j_reg_538[0]),
        .I1(j_reg_538[1]),
        .I2(j_reg_538[2]),
        .O(\trunc_ln255_reg_3047[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \trunc_ln255_reg_3047[2]_i_1 
       (.I0(select_ln250_1_reg_3040_reg[1]),
        .I1(\i_reg_527_reg_n_3_[1] ),
        .I2(\trunc_ln255_reg_3047[2]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[2] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[2]),
        .O(select_ln250_1_fu_1118_p3__0[2]));
  LUT6 #(
    .INIT(64'hF7F7F7FFFFFFF7FF)) 
    \trunc_ln255_reg_3047[2]_i_2 
       (.I0(j_reg_538[2]),
        .I1(j_reg_538[1]),
        .I2(j_reg_538[0]),
        .I3(\i_reg_527_reg_n_3_[0] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[0]),
        .O(\trunc_ln255_reg_3047[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \trunc_ln255_reg_3047[3]_i_1 
       (.I0(select_ln250_1_reg_3040_reg[2]),
        .I1(\i_reg_527_reg_n_3_[2] ),
        .I2(\trunc_ln255_reg_3047[3]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[3] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[3]),
        .O(select_ln250_1_fu_1118_p3__0[3]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \trunc_ln255_reg_3047[3]_i_2 
       (.I0(select_ln250_1_reg_3040_reg[0]),
        .I1(\i_reg_527_reg_n_3_[0] ),
        .I2(\trunc_ln255_reg_3047[1]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[1] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[1]),
        .O(\trunc_ln255_reg_3047[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \trunc_ln255_reg_3047[4]_i_1 
       (.I0(select_ln250_1_reg_3040_reg[3]),
        .I1(\i_reg_527_reg_n_3_[3] ),
        .I2(\trunc_ln255_reg_3047[4]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[4] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[4]),
        .O(select_ln250_1_fu_1118_p3__0[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \trunc_ln255_reg_3047[4]_i_2 
       (.I0(select_ln250_1_reg_3040_reg[1]),
        .I1(\i_reg_527_reg_n_3_[1] ),
        .I2(\trunc_ln255_reg_3047[2]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[2] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[2]),
        .O(\trunc_ln255_reg_3047[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \trunc_ln255_reg_3047[5]_i_1 
       (.I0(select_ln250_1_reg_3040_reg[4]),
        .I1(\i_reg_527_reg_n_3_[4] ),
        .I2(\trunc_ln255_reg_3047[5]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[5] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[5]),
        .O(select_ln250_1_fu_1118_p3__0[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \trunc_ln255_reg_3047[5]_i_2 
       (.I0(select_ln250_1_reg_3040_reg[2]),
        .I1(\i_reg_527_reg_n_3_[2] ),
        .I2(\trunc_ln255_reg_3047[3]_i_2_n_3 ),
        .I3(\i_reg_527_reg_n_3_[3] ),
        .I4(i_reg_5270),
        .I5(select_ln250_1_reg_3040_reg[3]),
        .O(\trunc_ln255_reg_3047[5]_i_2_n_3 ));
  FDRE \trunc_ln255_reg_3047_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_1_fu_1118_p3__0[0]),
        .Q(tmp_cast_fu_1136_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3047_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_1_fu_1118_p3__0[1]),
        .Q(tmp_cast_fu_1136_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3047_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_1_fu_1118_p3__0[2]),
        .Q(tmp_cast_fu_1136_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3047_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_1_fu_1118_p3__0[3]),
        .Q(tmp_cast_fu_1136_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3047_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_1_fu_1118_p3__0[4]),
        .Q(tmp_cast_fu_1136_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3047_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln250_reg_3035[2]_i_1_n_3 ),
        .D(select_ln250_1_fu_1118_p3__0[5]),
        .Q(tmp_cast_fu_1136_p3[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_619[0]_i_1 
       (.I0(x_reg_619_reg[0]),
        .O(x_1_fu_1410_p2[0]));
  LUT5 #(
    .INIT(32'h44044444)) 
    \x_reg_619[11]_i_1 
       (.I0(\cmp40233_i_reg_3066_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(p_27_in),
        .I3(ap_condition_pp1_exit_iter0_state9),
        .I4(ap_enable_reg_pp1_iter0),
        .O(x_reg_619));
  LUT3 #(
    .INIT(8'h20)) 
    \x_reg_619[11]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_condition_pp1_exit_iter0_state9),
        .I2(p_27_in),
        .O(x_reg_6190));
  FDRE \x_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[0]),
        .Q(x_reg_619_reg[0]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[10]),
        .Q(x_reg_619_reg[10]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[11]),
        .Q(x_reg_619_reg__0),
        .R(x_reg_619));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_reg_619_reg[11]_i_3 
       (.CI(\x_reg_619_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_reg_619_reg[11]_i_3_CO_UNCONNECTED [7:2],\x_reg_619_reg[11]_i_3_n_9 ,\x_reg_619_reg[11]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_619_reg[11]_i_3_O_UNCONNECTED [7:3],x_1_fu_1410_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,x_reg_619_reg__0,x_reg_619_reg[10:9]}));
  FDRE \x_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[1]),
        .Q(x_reg_619_reg[1]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[2]),
        .Q(x_reg_619_reg[2]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[3]),
        .Q(x_reg_619_reg[3]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[4]),
        .Q(x_reg_619_reg[4]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[5]),
        .Q(x_reg_619_reg[5]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[6]),
        .Q(x_reg_619_reg[6]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[7]),
        .Q(x_reg_619_reg[7]),
        .R(x_reg_619));
  FDRE \x_reg_619_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[8]),
        .Q(x_reg_619_reg[8]),
        .R(x_reg_619));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_reg_619_reg[8]_i_1 
       (.CI(x_reg_619_reg[0]),
        .CI_TOP(1'b0),
        .CO({\x_reg_619_reg[8]_i_1_n_3 ,\x_reg_619_reg[8]_i_1_n_4 ,\x_reg_619_reg[8]_i_1_n_5 ,\x_reg_619_reg[8]_i_1_n_6 ,\x_reg_619_reg[8]_i_1_n_7 ,\x_reg_619_reg[8]_i_1_n_8 ,\x_reg_619_reg[8]_i_1_n_9 ,\x_reg_619_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(x_1_fu_1410_p2[8:1]),
        .S(x_reg_619_reg[8:1]));
  FDRE \x_reg_619_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_6190),
        .D(x_1_fu_1410_p2[9]),
        .Q(x_reg_619_reg[9]),
        .R(x_reg_619));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_3070[0]_i_1 
       (.I0(\y_reg_549_reg_n_3_[0] ),
        .O(y_1_fu_1193_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \y_1_reg_3070[11]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln260_reg_3062),
        .O(y_1_reg_30700));
  FDRE \y_1_reg_3070_reg[0] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[0]),
        .Q(y_1_reg_3070[0]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[10] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[10]),
        .Q(y_1_reg_3070[10]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[11] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[11]),
        .Q(y_1_reg_3070[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_1_reg_3070_reg[11]_i_2 
       (.CI(\y_1_reg_3070_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_1_reg_3070_reg[11]_i_2_CO_UNCONNECTED [7:2],\y_1_reg_3070_reg[11]_i_2_n_9 ,\y_1_reg_3070_reg[11]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_reg_3070_reg[11]_i_2_O_UNCONNECTED [7:3],y_1_fu_1193_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sel0[9:7]}));
  FDRE \y_1_reg_3070_reg[1] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[1]),
        .Q(y_1_reg_3070[1]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[2] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[2]),
        .Q(y_1_reg_3070[2]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[3] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[3]),
        .Q(y_1_reg_3070[3]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[4] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[4]),
        .Q(y_1_reg_3070[4]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[5] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[5]),
        .Q(y_1_reg_3070[5]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[6] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[6]),
        .Q(y_1_reg_3070[6]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[7] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[7]),
        .Q(y_1_reg_3070[7]),
        .R(1'b0));
  FDRE \y_1_reg_3070_reg[8] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[8]),
        .Q(y_1_reg_3070[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_1_reg_3070_reg[8]_i_1 
       (.CI(\y_reg_549_reg_n_3_[0] ),
        .CI_TOP(1'b0),
        .CO({\y_1_reg_3070_reg[8]_i_1_n_3 ,\y_1_reg_3070_reg[8]_i_1_n_4 ,\y_1_reg_3070_reg[8]_i_1_n_5 ,\y_1_reg_3070_reg[8]_i_1_n_6 ,\y_1_reg_3070_reg[8]_i_1_n_7 ,\y_1_reg_3070_reg[8]_i_1_n_8 ,\y_1_reg_3070_reg[8]_i_1_n_9 ,\y_1_reg_3070_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_1_fu_1193_p2[8:1]),
        .S({sel0[6:0],\y_reg_549_reg_n_3_[1] }));
  FDRE \y_1_reg_3070_reg[9] 
       (.C(ap_clk),
        .CE(y_1_reg_30700),
        .D(y_1_fu_1193_p2[9]),
        .Q(y_1_reg_3070[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \y_reg_549[11]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln260_fu_1183_p2),
        .I2(ap_CS_fsm_state21),
        .O(PhaseV_reg_595));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \y_reg_549[11]_i_2 
       (.I0(YLoopSize_reg_3020[2]),
        .I1(YLoopSize_reg_3020[10]),
        .I2(YLoopSize_reg_3020[0]),
        .I3(YLoopSize_reg_3020[3]),
        .I4(\y_reg_549[11]_i_3_n_3 ),
        .I5(\y_reg_549[11]_i_4_n_3 ),
        .O(icmp_ln260_fu_1183_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \y_reg_549[11]_i_3 
       (.I0(YLoopSize_reg_3020[9]),
        .I1(YLoopSize_reg_3020[5]),
        .I2(YLoopSize_reg_3020[8]),
        .I3(YLoopSize_reg_3020[4]),
        .O(\y_reg_549[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \y_reg_549[11]_i_4 
       (.I0(YLoopSize_reg_3020[7]),
        .I1(YLoopSize_reg_3020[6]),
        .I2(YLoopSize_reg_3020[11]),
        .I3(YLoopSize_reg_3020[1]),
        .O(\y_reg_549[11]_i_4_n_3 ));
  FDRE \y_reg_549_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[0]),
        .Q(\y_reg_549_reg_n_3_[0] ),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[10]),
        .Q(sel0[8]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[11]),
        .Q(sel0[9]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[1]),
        .Q(\y_reg_549_reg_n_3_[1] ),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[2]),
        .Q(sel0[0]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[3]),
        .Q(sel0[1]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[4]),
        .Q(sel0[2]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[5]),
        .Q(sel0[3]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[6]),
        .Q(sel0[4]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[7]),
        .Q(sel0[5]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[8]),
        .Q(sel0[6]),
        .R(PhaseV_reg_595));
  FDRE \y_reg_549_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(y_1_reg_3070[9]),
        .Q(sel0[7]),
        .R(PhaseV_reg_595));
  FDRE \zext_ln222_reg_3010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[0]),
        .Q(zext_ln222_reg_3010[0]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[10]),
        .Q(zext_ln222_reg_3010[10]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[11]),
        .Q(zext_ln222_reg_3010[11]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[1]),
        .Q(zext_ln222_reg_3010[1]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[2]),
        .Q(zext_ln222_reg_3010[2]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[3]),
        .Q(zext_ln222_reg_3010[3]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[4]),
        .Q(zext_ln222_reg_3010[4]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[5]),
        .Q(zext_ln222_reg_3010[5]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[6]),
        .Q(zext_ln222_reg_3010[6]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[7]),
        .Q(zext_ln222_reg_3010[7]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[8]),
        .Q(zext_ln222_reg_3010[8]),
        .R(1'b0));
  FDRE \zext_ln222_reg_3010_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_2985[9]),
        .Q(zext_ln222_reg_3010[9]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[0]),
        .Q(zext_ln225_reg_3015_reg[0]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[10]),
        .Q(zext_ln225_reg_3015_reg[10]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[11]),
        .Q(zext_ln225_reg_3015_reg[11]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[1]),
        .Q(zext_ln225_reg_3015_reg[1]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[2]),
        .Q(zext_ln225_reg_3015_reg[2]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[3]),
        .Q(zext_ln225_reg_3015_reg[3]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[4]),
        .Q(zext_ln225_reg_3015_reg[4]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[5]),
        .Q(zext_ln225_reg_3015_reg[5]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[6]),
        .Q(zext_ln225_reg_3015_reg[6]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[7]),
        .Q(zext_ln225_reg_3015_reg[7]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[8]),
        .Q(zext_ln225_reg_3015_reg[8]),
        .R(1'b0));
  FDRE \zext_ln225_reg_3015_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_2992[9]),
        .Q(zext_ln225_reg_3015_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    ram_reg_0_63_15_15_0,
    ram_reg_0_63_15_15_1,
    ram_reg_0_63_15_15_2,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input [0:0]ram_reg_0_63_15_15_0;
  input ram_reg_0_63_15_15_1;
  input [5:0]ram_reg_0_63_15_15_2;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [0:0]ram_reg_0_63_15_15_0;
  wire ram_reg_0_63_15_15_1;
  wire [5:0]ram_reg_0_63_15_15_2;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90 bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_0),
        .ram_reg_0_63_15_15_2(ram_reg_0_63_15_15_1),
        .ram_reg_0_63_15_15_3(ram_reg_0_63_15_15_2),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    ap_enable_reg_pp1_iter2,
    ram_reg_0_63_15_15_0,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input ap_enable_reg_pp1_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter2;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89 bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_0),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    ap_enable_reg_pp1_iter3,
    ram_reg_0_63_15_15_0,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input ap_enable_reg_pp1_iter3;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88 bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_0),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    ap_enable_reg_pp1_iter4,
    ram_reg_0_63_15_15_0,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input ap_enable_reg_pp1_iter4;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87 bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_0),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    ap_enable_reg_pp1_iter5,
    ram_reg_0_63_15_15_0,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input ap_enable_reg_pp1_iter5;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter5;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86 bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_0),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    ap_enable_reg_pp1_iter6,
    ram_reg_0_63_15_15_0,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input ap_enable_reg_pp1_iter6;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_0),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    ap_enable_reg_pp1_iter6,
    ram_reg_0_63_15_15_1,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_enable_reg_pp1_iter6;
  input [5:0]ram_reg_0_63_15_15_1;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [5:0]ram_reg_0_63_15_15_1;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_0_63_0_0_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__0
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ram_reg_0_63_15_15_1[0]),
        .O(FiltCoeff_5_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__0
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ram_reg_0_63_15_15_1[1]),
        .O(FiltCoeff_5_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__0
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ram_reg_0_63_15_15_1[2]),
        .O(FiltCoeff_5_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__0
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ram_reg_0_63_15_15_1[3]),
        .O(FiltCoeff_5_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__0
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ram_reg_0_63_15_15_1[4]),
        .O(FiltCoeff_5_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__0
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ram_reg_0_63_15_15_1[5]),
        .O(FiltCoeff_5_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    ap_enable_reg_pp1_iter5,
    ram_reg_0_63_15_15_1,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_enable_reg_pp1_iter5;
  input [5:0]ram_reg_0_63_15_15_1;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_4_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter5;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [5:0]ram_reg_0_63_15_15_1;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h1000)) 
    ram_reg_0_63_0_0_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__1
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ram_reg_0_63_15_15_1[0]),
        .O(FiltCoeff_4_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__1
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ram_reg_0_63_15_15_1[1]),
        .O(FiltCoeff_4_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__1
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ram_reg_0_63_15_15_1[2]),
        .O(FiltCoeff_4_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__1
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ram_reg_0_63_15_15_1[3]),
        .O(FiltCoeff_4_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__1
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ram_reg_0_63_15_15_1[4]),
        .O(FiltCoeff_4_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__1
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ram_reg_0_63_15_15_1[5]),
        .O(FiltCoeff_4_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    ap_enable_reg_pp1_iter4,
    ram_reg_0_63_15_15_1,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_enable_reg_pp1_iter4;
  input [5:0]ram_reg_0_63_15_15_1;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_3_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [5:0]ram_reg_0_63_15_15_1;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_63_0_0_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__2
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ram_reg_0_63_15_15_1[0]),
        .O(FiltCoeff_3_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__2
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ram_reg_0_63_15_15_1[1]),
        .O(FiltCoeff_3_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__2
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ram_reg_0_63_15_15_1[2]),
        .O(FiltCoeff_3_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__2
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ram_reg_0_63_15_15_1[3]),
        .O(FiltCoeff_3_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__2
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ram_reg_0_63_15_15_1[4]),
        .O(FiltCoeff_3_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__2
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ram_reg_0_63_15_15_1[5]),
        .O(FiltCoeff_3_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    ap_enable_reg_pp1_iter3,
    ram_reg_0_63_15_15_1,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_enable_reg_pp1_iter3;
  input [5:0]ram_reg_0_63_15_15_1;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_2_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [5:0]ram_reg_0_63_15_15_1;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__3
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0_63_15_15_1[0]),
        .O(FiltCoeff_2_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__3
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0_63_15_15_1[1]),
        .O(FiltCoeff_2_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__3
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0_63_15_15_1[2]),
        .O(FiltCoeff_2_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__3
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0_63_15_15_1[3]),
        .O(FiltCoeff_2_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__3
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0_63_15_15_1[4]),
        .O(FiltCoeff_2_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__3
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0_63_15_15_1[5]),
        .O(FiltCoeff_2_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    ap_enable_reg_pp1_iter2,
    ram_reg_0_63_15_15_1,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input ap_enable_reg_pp1_iter2;
  input [5:0]ram_reg_0_63_15_15_1;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter2;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [5:0]ram_reg_0_63_15_15_1;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_0_63_0_0_i_1__1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__4
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_63_15_15_1[0]),
        .O(FiltCoeff_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__4
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_63_15_15_1[1]),
        .O(FiltCoeff_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__4
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_63_15_15_1[2]),
        .O(FiltCoeff_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__4
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_63_15_15_1[3]),
        .O(FiltCoeff_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__4
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_63_15_15_1[4]),
        .O(FiltCoeff_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__4
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_63_15_15_1[5]),
        .O(FiltCoeff_1_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    ram_reg_0_63_15_15_1,
    ram_reg_0_63_15_15_2,
    ram_reg_0_63_15_15_3,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input [0:0]ram_reg_0_63_15_15_1;
  input ram_reg_0_63_15_15_2;
  input [5:0]ram_reg_0_63_15_15_3;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_0_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;
  wire [0:0]ram_reg_0_63_15_15_1;
  wire ram_reg_0_63_15_15_2;
  wire [5:0]ram_reg_0_63_15_15_3;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_0_63_0_0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ram_reg_0_63_15_15_1),
        .I2(ram_reg_0_63_15_15_2),
        .I3(ram_reg_0_63_15_15_3[0]),
        .O(FiltCoeff_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ram_reg_0_63_15_15_1),
        .I2(ram_reg_0_63_15_15_2),
        .I3(ram_reg_0_63_15_15_3[1]),
        .O(FiltCoeff_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ram_reg_0_63_15_15_1),
        .I2(ram_reg_0_63_15_15_2),
        .I3(ram_reg_0_63_15_15_3[2]),
        .O(FiltCoeff_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ram_reg_0_63_15_15_1),
        .I2(ram_reg_0_63_15_15_2),
        .I3(ram_reg_0_63_15_15_3[3]),
        .O(FiltCoeff_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ram_reg_0_63_15_15_1),
        .I2(ram_reg_0_63_15_15_2),
        .I3(ram_reg_0_63_15_15_3[4]),
        .O(FiltCoeff_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_8
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ram_reg_0_63_15_15_1),
        .I2(ram_reg_0_63_15_15_2),
        .I3(ram_reg_0_63_15_15_3[5]),
        .O(FiltCoeff_0_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0
   (LineBuf_val_V_0_q1,
    \OutputWriteEn_reg_3163_reg[0] ,
    \cmp81_i_reg_3172_reg[0] ,
    D,
    \cmp81_i_reg_3172_reg[0]_0 ,
    \cmp81_i_reg_3172_reg[0]_1 ,
    \cmp81_i_reg_3172_reg[0]_2 ,
    \cmp81_i_reg_3172_reg[0]_3 ,
    \cmp81_i_reg_3172_reg[0]_4 ,
    ap_clk,
    ram_reg_bram_0,
    Q,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    WEA,
    ram_reg_bram_1,
    ce1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_2_1,
    OutputWriteEn_reg_3163,
    ram_reg_bram_2_2,
    OutYUV_full_n,
    SrcYUV422_empty_n,
    ram_reg_bram_2_3,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ,
    cmp81_i_reg_3172,
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ,
    ram_reg_bram_2_4,
    ap_enable_reg_pp1_iter2);
  output [47:0]LineBuf_val_V_0_q1;
  output \OutputWriteEn_reg_3163_reg[0] ;
  output \cmp81_i_reg_3172_reg[0] ;
  output [7:0]D;
  output [7:0]\cmp81_i_reg_3172_reg[0]_0 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_1 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_2 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_3 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_4 ;
  input ap_clk;
  input ram_reg_bram_0;
  input [10:0]Q;
  input [10:0]ram_reg_bram_2;
  input [47:0]ram_reg_bram_2_0;
  input [0:0]WEA;
  input ram_reg_bram_1;
  input ce1;
  input ram_reg_bram_1_0;
  input [0:0]ram_reg_bram_1_1;
  input [0:0]ram_reg_bram_2_1;
  input OutputWriteEn_reg_3163;
  input ram_reg_bram_2_2;
  input OutYUV_full_n;
  input SrcYUV422_empty_n;
  input ram_reg_bram_2_3;
  input [47:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ;
  input cmp81_i_reg_3172;
  input \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ;
  input ram_reg_bram_2_4;
  input ap_enable_reg_pp1_iter2;

  wire [7:0]D;
  wire [47:0]LineBuf_val_V_0_q1;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_3163;
  wire \OutputWriteEn_reg_3163_reg[0] ;
  wire [10:0]Q;
  wire SrcYUV422_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ;
  wire [47:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ;
  wire ce1;
  wire cmp81_i_reg_3172;
  wire \cmp81_i_reg_3172_reg[0] ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_0 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_1 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_2 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_3 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_4 ;
  wire ram_reg_bram_0;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire [0:0]ram_reg_bram_1_1;
  wire [10:0]ram_reg_bram_2;
  wire [47:0]ram_reg_bram_2_0;
  wire [0:0]ram_reg_bram_2_1;
  wire ram_reg_bram_2_2;
  wire ram_reg_bram_2_3;
  wire ram_reg_bram_2_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85 bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.D(D),
        .LineBuf_val_V_0_q1(LineBuf_val_V_0_q1),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_3163(OutputWriteEn_reg_3163),
        .\OutputWriteEn_reg_3163_reg[0] (\OutputWriteEn_reg_3163_reg[0] ),
        .Q(Q),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] (\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 (\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ),
        .ce1(ce1),
        .cmp81_i_reg_3172(cmp81_i_reg_3172),
        .\cmp81_i_reg_3172_reg[0] (\cmp81_i_reg_3172_reg[0] ),
        .\cmp81_i_reg_3172_reg[0]_0 (\cmp81_i_reg_3172_reg[0]_0 ),
        .\cmp81_i_reg_3172_reg[0]_1 (\cmp81_i_reg_3172_reg[0]_1 ),
        .\cmp81_i_reg_3172_reg[0]_2 (\cmp81_i_reg_3172_reg[0]_2 ),
        .\cmp81_i_reg_3172_reg[0]_3 (\cmp81_i_reg_3172_reg[0]_3 ),
        .\cmp81_i_reg_3172_reg[0]_4 (\cmp81_i_reg_3172_reg[0]_4 ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_1_2(ram_reg_bram_1_1),
        .ram_reg_bram_2_0(ram_reg_bram_2),
        .ram_reg_bram_2_1(ram_reg_bram_2_0),
        .ram_reg_bram_2_2(ram_reg_bram_2_1),
        .ram_reg_bram_2_3(ram_reg_bram_2_2),
        .ram_reg_bram_2_4(ram_reg_bram_2_3),
        .ram_reg_bram_2_5(ram_reg_bram_2_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16
   (ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter0_reg_0,
    ap_enable_reg_pp1_iter2_reg,
    WEA,
    q1,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    p_27_in,
    ap_enable_reg_pp1_iter0,
    ram_reg_bram_2_2,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_0_8,
    ram_reg_bram_2_3,
    ap_clk,
    ram_reg_bram_0_9,
    ram_reg_bram_1,
    ce1,
    ram_reg_bram_1_0,
    we0,
    ram_reg_bram_2_4);
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]ap_enable_reg_pp1_iter2_reg;
  output [0:0]WEA;
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0;
  input [7:0]ram_reg_bram_2;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input p_27_in;
  input ap_enable_reg_pp1_iter0;
  input [10:0]ram_reg_bram_2_2;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_0_8;
  input [10:0]ram_reg_bram_2_3;
  input ap_clk;
  input ram_reg_bram_0_9;
  input ram_reg_bram_1;
  input ce1;
  input ram_reg_bram_1_0;
  input we0;
  input [0:0]ram_reg_bram_2_4;

  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter2;
  wire [0:0]ap_enable_reg_pp1_iter2_reg;
  wire ce1;
  wire p_27_in;
  wire [47:0]q1;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire [7:0]ram_reg_bram_2;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [10:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [0:0]ram_reg_bram_2_4;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84 bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.Q(Q),
        .WEA(ap_enable_reg_pp1_iter2_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter0_reg_0(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(WEA),
        .ce1(ce1),
        .p_27_in(p_27_in),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_2_0(ram_reg_bram_2),
        .ram_reg_bram_2_1(ram_reg_bram_2_0),
        .ram_reg_bram_2_2(ram_reg_bram_2_1),
        .ram_reg_bram_2_3(ram_reg_bram_2_2),
        .ram_reg_bram_2_4(ram_reg_bram_2_3),
        .ram_reg_bram_2_5(ram_reg_bram_2_4),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17
   (\brmerge_i_reg_3176_reg[0]_rep__1 ,
    \brmerge_i_reg_3176_reg[0]_rep__1_0 ,
    q1,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_1,
    ram_reg_bram_1_0,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_1_1,
    ram_reg_bram_2_2,
    ap_clk,
    ram_reg_bram_0_8,
    ram_reg_bram_2_3,
    WEA,
    ram_reg_bram_1_2,
    ce1,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    we0,
    ram_reg_bram_2_4);
  output \brmerge_i_reg_3176_reg[0]_rep__1 ;
  output \brmerge_i_reg_3176_reg[0]_rep__1_0 ;
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0;
  input [7:0]ram_reg_bram_2;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input ram_reg_bram_1;
  input ram_reg_bram_1_0;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_1_1;
  input [10:0]ram_reg_bram_2_2;
  input ap_clk;
  input ram_reg_bram_0_8;
  input [10:0]ram_reg_bram_2_3;
  input [0:0]WEA;
  input ram_reg_bram_1_2;
  input ce1;
  input ram_reg_bram_1_3;
  input [0:0]ram_reg_bram_1_4;
  input we0;
  input [0:0]ram_reg_bram_2_4;

  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire \brmerge_i_reg_3176_reg[0]_rep__1 ;
  wire \brmerge_i_reg_3176_reg[0]_rep__1_0 ;
  wire ce1;
  wire [47:0]q1;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire [0:0]ram_reg_bram_1_4;
  wire [7:0]ram_reg_bram_2;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [10:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [0:0]ram_reg_bram_2_4;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83 bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\brmerge_i_reg_3176_reg[0]_rep__1 (\brmerge_i_reg_3176_reg[0]_rep__1 ),
        .\brmerge_i_reg_3176_reg[0]_rep__1_0 (\brmerge_i_reg_3176_reg[0]_rep__1_0 ),
        .ce1(ce1),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_1_2(ram_reg_bram_1_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_2),
        .ram_reg_bram_1_4(ram_reg_bram_1_3),
        .ram_reg_bram_1_5(ram_reg_bram_1_4),
        .ram_reg_bram_2_0(ram_reg_bram_2),
        .ram_reg_bram_2_1(ram_reg_bram_2_0),
        .ram_reg_bram_2_2(ram_reg_bram_2_1),
        .ram_reg_bram_2_3(ram_reg_bram_2_2),
        .ram_reg_bram_2_4(ram_reg_bram_2_3),
        .ram_reg_bram_2_5(ram_reg_bram_2_4),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18
   (q1,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ap_clk,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_2_2,
    ram_reg_bram_2_3,
    WEA,
    ram_reg_bram_1,
    ce1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    we0,
    ram_reg_bram_2_4);
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0;
  input [7:0]ram_reg_bram_2;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input ap_clk;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input [10:0]ram_reg_bram_2_2;
  input [10:0]ram_reg_bram_2_3;
  input [0:0]WEA;
  input ram_reg_bram_1;
  input ce1;
  input ram_reg_bram_1_0;
  input ram_reg_bram_1_1;
  input [0:0]ram_reg_bram_1_2;
  input we0;
  input [0:0]ram_reg_bram_2_4;

  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire [47:0]q1;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire [7:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire [0:0]ram_reg_bram_1_2;
  wire [7:0]ram_reg_bram_2;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [10:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [0:0]ram_reg_bram_2_4;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82 bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ce1(ce1),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_1_2(ram_reg_bram_1_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_2),
        .ram_reg_bram_2_0(ram_reg_bram_2),
        .ram_reg_bram_2_1(ram_reg_bram_2_0),
        .ram_reg_bram_2_2(ram_reg_bram_2_1),
        .ram_reg_bram_2_3(ram_reg_bram_2_2),
        .ram_reg_bram_2_4(ram_reg_bram_2_3),
        .ram_reg_bram_2_5(ram_reg_bram_2_4),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19
   (q1,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ap_clk,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_2_2,
    ram_reg_bram_2_3,
    WEA,
    ram_reg_bram_1,
    ce1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    we0,
    ram_reg_bram_2_4);
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0;
  input [7:0]ram_reg_bram_2;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input ap_clk;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_2_2;
  input [10:0]ram_reg_bram_2_3;
  input [0:0]WEA;
  input ram_reg_bram_1;
  input ce1;
  input ram_reg_bram_1_0;
  input ram_reg_bram_1_1;
  input [0:0]ram_reg_bram_1_2;
  input we0;
  input [0:0]ram_reg_bram_2_4;

  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire [47:0]q1;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire [0:0]ram_reg_bram_1_2;
  wire [7:0]ram_reg_bram_2;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [10:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [0:0]ram_reg_bram_2_4;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81 bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ce1(ce1),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_1_2(ram_reg_bram_1_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_2),
        .ram_reg_bram_2_0(ram_reg_bram_2),
        .ram_reg_bram_2_1(ram_reg_bram_2_0),
        .ram_reg_bram_2_2(ram_reg_bram_2_1),
        .ram_reg_bram_2_3(ram_reg_bram_2_2),
        .ram_reg_bram_2_4(ram_reg_bram_2_3),
        .ram_reg_bram_2_5(ram_reg_bram_2_4),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20
   (\brmerge_i_reg_3176_reg[0]_rep__1 ,
    E,
    ce1,
    ap_enable_reg_pp1_iter2_reg,
    we0,
    A,
    \brmerge_i_reg_3176_reg[0] ,
    \brmerge_i_reg_3176_reg[0]_0 ,
    \brmerge_i_reg_3176_reg[0]_1 ,
    \brmerge_i_reg_3176_reg[0]_2 ,
    \brmerge_i_reg_3176_reg[0]_3 ,
    \x_reg_619_reg[10] ,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_1,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    ram_reg_bram_1_0,
    Q,
    ap_enable_reg_pp1_iter0,
    p_27_in,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_2_1,
    OutputWriteEn_reg_3163,
    ram_reg_bram_1_1,
    ram_reg_bram_2_2,
    ram_reg_bram_0,
    ram_reg_bram_2_3,
    ram_reg_bram_2_4,
    ram_reg_bram_2_5,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_2_6,
    DSP_A_B_DATA_INST,
    brmerge_i_reg_3176,
    ram_reg_bram_2_7,
    ap_clk,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_2_8,
    WEA,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4);
  output \brmerge_i_reg_3176_reg[0]_rep__1 ;
  output [0:0]E;
  output ce1;
  output [0:0]ap_enable_reg_pp1_iter2_reg;
  output we0;
  output [7:0]A;
  output [7:0]\brmerge_i_reg_3176_reg[0] ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_0 ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_1 ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_2 ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_3 ;
  output \x_reg_619_reg[10] ;
  input ram_reg_bram_2;
  input ram_reg_bram_2_0;
  input ram_reg_bram_1;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input ram_reg_bram_1_0;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter0;
  input p_27_in;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_2_1;
  input OutputWriteEn_reg_3163;
  input ram_reg_bram_1_1;
  input [7:0]ram_reg_bram_2_2;
  input ram_reg_bram_0;
  input [7:0]ram_reg_bram_2_3;
  input [7:0]ram_reg_bram_2_4;
  input [7:0]ram_reg_bram_2_5;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input ram_reg_bram_2_6;
  input DSP_A_B_DATA_INST;
  input brmerge_i_reg_3176;
  input [10:0]ram_reg_bram_2_7;
  input ap_clk;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_2_8;
  input [0:0]WEA;
  input ram_reg_bram_1_2;
  input ram_reg_bram_1_3;
  input [0:0]ram_reg_bram_1_4;

  wire [7:0]A;
  wire DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_3163;
  wire [0:0]Q;
  wire SrcYUV422_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter2;
  wire [0:0]ap_enable_reg_pp1_iter2_reg;
  wire brmerge_i_reg_3176;
  wire [7:0]\brmerge_i_reg_3176_reg[0] ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_0 ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_1 ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_2 ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_3 ;
  wire \brmerge_i_reg_3176_reg[0]_rep__1 ;
  wire ce1;
  wire p_27_in;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire [0:0]ram_reg_bram_1_4;
  wire ram_reg_bram_2;
  wire ram_reg_bram_2_0;
  wire ram_reg_bram_2_1;
  wire [7:0]ram_reg_bram_2_2;
  wire [7:0]ram_reg_bram_2_3;
  wire [7:0]ram_reg_bram_2_4;
  wire [7:0]ram_reg_bram_2_5;
  wire ram_reg_bram_2_6;
  wire [10:0]ram_reg_bram_2_7;
  wire [10:0]ram_reg_bram_2_8;
  wire we0;
  wire \x_reg_619_reg[10] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.A(A),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_3163(OutputWriteEn_reg_3163),
        .Q(Q),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .brmerge_i_reg_3176(brmerge_i_reg_3176),
        .\brmerge_i_reg_3176_reg[0] (\brmerge_i_reg_3176_reg[0] ),
        .\brmerge_i_reg_3176_reg[0]_0 (\brmerge_i_reg_3176_reg[0]_0 ),
        .\brmerge_i_reg_3176_reg[0]_1 (\brmerge_i_reg_3176_reg[0]_1 ),
        .\brmerge_i_reg_3176_reg[0]_2 (\brmerge_i_reg_3176_reg[0]_2 ),
        .\brmerge_i_reg_3176_reg[0]_3 (\brmerge_i_reg_3176_reg[0]_3 ),
        .\brmerge_i_reg_3176_reg[0]_rep__1 (\brmerge_i_reg_3176_reg[0]_rep__1 ),
        .ce0(ap_enable_reg_pp1_iter2_reg),
        .ce1(ce1),
        .internal_empty_n_reg(E),
        .p_27_in(p_27_in),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_1_2(ram_reg_bram_1_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_2),
        .ram_reg_bram_1_4(ram_reg_bram_1_3),
        .ram_reg_bram_1_5(ram_reg_bram_1_4),
        .ram_reg_bram_2_0(ram_reg_bram_2),
        .ram_reg_bram_2_1(ram_reg_bram_2_0),
        .ram_reg_bram_2_2(ram_reg_bram_2_1),
        .ram_reg_bram_2_3(ram_reg_bram_2_2),
        .ram_reg_bram_2_4(ram_reg_bram_2_3),
        .ram_reg_bram_2_5(ram_reg_bram_2_4),
        .ram_reg_bram_2_6(ram_reg_bram_2_5),
        .ram_reg_bram_2_7(ram_reg_bram_2_6),
        .ram_reg_bram_2_8(ram_reg_bram_2_7),
        .ram_reg_bram_2_9(ram_reg_bram_2_8),
        .we0(we0),
        .\x_reg_619_reg[10] (\x_reg_619_reg[10] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram
   (\brmerge_i_reg_3176_reg[0]_rep__1 ,
    internal_empty_n_reg,
    ce1,
    ce0,
    we0,
    A,
    \brmerge_i_reg_3176_reg[0] ,
    \brmerge_i_reg_3176_reg[0]_0 ,
    \brmerge_i_reg_3176_reg[0]_1 ,
    \brmerge_i_reg_3176_reg[0]_2 ,
    \brmerge_i_reg_3176_reg[0]_3 ,
    \x_reg_619_reg[10] ,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_1_0,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    ram_reg_bram_1_1,
    Q,
    ap_enable_reg_pp1_iter0,
    p_27_in,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_2_2,
    OutputWriteEn_reg_3163,
    ram_reg_bram_1_2,
    ram_reg_bram_2_3,
    ram_reg_bram_0_0,
    ram_reg_bram_2_4,
    ram_reg_bram_2_5,
    ram_reg_bram_2_6,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_2_7,
    DSP_A_B_DATA_INST,
    brmerge_i_reg_3176,
    ram_reg_bram_2_8,
    ap_clk,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_2_9,
    WEA,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5);
  output \brmerge_i_reg_3176_reg[0]_rep__1 ;
  output internal_empty_n_reg;
  output ce1;
  output ce0;
  output we0;
  output [7:0]A;
  output [7:0]\brmerge_i_reg_3176_reg[0] ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_0 ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_1 ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_2 ;
  output [7:0]\brmerge_i_reg_3176_reg[0]_3 ;
  output \x_reg_619_reg[10] ;
  input ram_reg_bram_2_0;
  input ram_reg_bram_2_1;
  input ram_reg_bram_1_0;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input ram_reg_bram_1_1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter0;
  input p_27_in;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_2_2;
  input OutputWriteEn_reg_3163;
  input ram_reg_bram_1_2;
  input [7:0]ram_reg_bram_2_3;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_2_4;
  input [7:0]ram_reg_bram_2_5;
  input [7:0]ram_reg_bram_2_6;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input ram_reg_bram_2_7;
  input DSP_A_B_DATA_INST;
  input brmerge_i_reg_3176;
  input [10:0]ram_reg_bram_2_8;
  input ap_clk;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input [10:0]ram_reg_bram_2_9;
  input [0:0]WEA;
  input ram_reg_bram_1_3;
  input ram_reg_bram_1_4;
  input [0:0]ram_reg_bram_1_5;

  wire [7:0]A;
  wire DSP_A_B_DATA_INST;
  wire [47:0]LineBuf_val_V_5_d0;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_3163;
  wire [0:0]Q;
  wire SrcYUV422_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter2;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690;
  wire brmerge_i_reg_3176;
  wire [7:0]\brmerge_i_reg_3176_reg[0] ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_0 ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_1 ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_2 ;
  wire [7:0]\brmerge_i_reg_3176_reg[0]_3 ;
  wire \brmerge_i_reg_3176_reg[0]_rep__1 ;
  wire ce0;
  wire ce1;
  wire internal_empty_n_reg;
  wire p_27_in;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_141;
  wire ram_reg_bram_0_n_142;
  wire ram_reg_bram_0_n_3;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_4;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire ram_reg_bram_0_n_48;
  wire ram_reg_bram_0_n_49;
  wire ram_reg_bram_0_n_50;
  wire ram_reg_bram_0_n_51;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire [0:0]ram_reg_bram_1_5;
  wire ram_reg_bram_1_i_4_n_3;
  wire ram_reg_bram_2_0;
  wire ram_reg_bram_2_1;
  wire ram_reg_bram_2_2;
  wire [7:0]ram_reg_bram_2_3;
  wire [7:0]ram_reg_bram_2_4;
  wire [7:0]ram_reg_bram_2_5;
  wire [7:0]ram_reg_bram_2_6;
  wire ram_reg_bram_2_7;
  wire [10:0]ram_reg_bram_2_8;
  wire [10:0]ram_reg_bram_2_9;
  wire we0;
  wire \x_reg_619_reg[10] ;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_10
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__11
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[7]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__13
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[7]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[7]),
        .O(\brmerge_i_reg_3176_reg[0] [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[7]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_1__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[7]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__11
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[6]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[6]),
        .O(\brmerge_i_reg_3176_reg[0] [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[6]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[6]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_2__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[6]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[7]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__1
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[5]),
        .O(\brmerge_i_reg_3176_reg[0] [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[5]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[5]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[5]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_3__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[5]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[6]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__1
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[4]),
        .O(\brmerge_i_reg_3176_reg[0] [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[4]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[4]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[4]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_4__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[4]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[5]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__1
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[3]),
        .O(\brmerge_i_reg_3176_reg[0] [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[3]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[3]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[3]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_5__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[3]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[4]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__1
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[2]),
        .O(\brmerge_i_reg_3176_reg[0] [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[2]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[2]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[2]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_6__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[2]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[3]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__1
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[1]),
        .O(\brmerge_i_reg_3176_reg[0] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[1]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[1]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[1]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_7__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[1]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[2]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__1
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_6[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726[0]),
        .O(\brmerge_i_reg_3176_reg[0] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__3
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_4[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717[0]),
        .O(\brmerge_i_reg_3176_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__5
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_2[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708[0]),
        .O(\brmerge_i_reg_3176_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__7
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_6[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[0]),
        .O(\brmerge_i_reg_3176_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_8__9
       (.I0(brmerge_i_reg_3176),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_2_4[0]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690[0]),
        .O(\brmerge_i_reg_3176_reg[0]_3 [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    p_reg_reg_i_9
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_bram_2_7),
        .I2(ram_reg_bram_0_8[1]),
        .I3(ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735[1]),
        .O(A[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_9[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_8[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_3),
        .CASOUTSBITERR(ram_reg_bram_0_n_4),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_5_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_5_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_9),
        .ENBWREN(ram_reg_bram_0_10),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__5
       (.I0(ram_reg_bram_0_3[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[6]),
        .O(LineBuf_val_V_5_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__5
       (.I0(ram_reg_bram_0_3[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[5]),
        .O(LineBuf_val_V_5_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__5
       (.I0(ram_reg_bram_0_3[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[4]),
        .O(LineBuf_val_V_5_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__5
       (.I0(ram_reg_bram_0_3[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[3]),
        .O(LineBuf_val_V_5_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__5
       (.I0(ram_reg_bram_0_3[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[2]),
        .O(LineBuf_val_V_5_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__5
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[1]),
        .O(LineBuf_val_V_5_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__5
       (.I0(ram_reg_bram_0_3[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[0]),
        .O(LineBuf_val_V_5_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__4
       (.I0(ram_reg_bram_0_5[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[7]),
        .O(LineBuf_val_V_5_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__3
       (.I0(ram_reg_bram_0_5[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[6]),
        .O(LineBuf_val_V_5_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__3
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[5]),
        .O(LineBuf_val_V_5_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__4
       (.I0(ram_reg_bram_0_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[7]),
        .O(LineBuf_val_V_5_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__3
       (.I0(ram_reg_bram_0_5[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[4]),
        .O(LineBuf_val_V_5_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__3
       (.I0(ram_reg_bram_0_5[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[3]),
        .O(LineBuf_val_V_5_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__3
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[2]),
        .O(LineBuf_val_V_5_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__3
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[1]),
        .O(LineBuf_val_V_5_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__3
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[0]),
        .O(LineBuf_val_V_5_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__3
       (.I0(ram_reg_bram_0_7[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[7]),
        .O(LineBuf_val_V_5_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__3
       (.I0(ram_reg_bram_0_7[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[6]),
        .O(LineBuf_val_V_5_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__3
       (.I0(ram_reg_bram_0_7[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[5]),
        .O(LineBuf_val_V_5_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__3
       (.I0(ram_reg_bram_0_7[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[4]),
        .O(LineBuf_val_V_5_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__3
       (.I0(ram_reg_bram_0_7[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[3]),
        .O(LineBuf_val_V_5_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__6
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[6]),
        .O(LineBuf_val_V_5_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__3
       (.I0(ram_reg_bram_0_7[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[2]),
        .O(LineBuf_val_V_5_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__3
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[1]),
        .O(LineBuf_val_V_5_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__3
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[0]),
        .O(LineBuf_val_V_5_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__3
       (.I0(ram_reg_bram_2_5[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[3]),
        .O(LineBuf_val_V_5_d0[35]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__3
       (.I0(ram_reg_bram_2_5[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[2]),
        .O(LineBuf_val_V_5_d0[34]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__3
       (.I0(ram_reg_bram_2_5[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[1]),
        .O(LineBuf_val_V_5_d0[33]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__3
       (.I0(ram_reg_bram_2_5[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[0]),
        .O(LineBuf_val_V_5_d0[32]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__5
       (.I0(ram_reg_bram_0_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[5]),
        .O(LineBuf_val_V_5_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__6
       (.I0(ram_reg_bram_0_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[4]),
        .O(LineBuf_val_V_5_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__6
       (.I0(ram_reg_bram_0_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[3]),
        .O(LineBuf_val_V_5_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__5
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[2]),
        .O(LineBuf_val_V_5_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__5
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[1]),
        .O(LineBuf_val_V_5_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__5
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[0]),
        .O(LineBuf_val_V_5_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__5
       (.I0(ram_reg_bram_0_3[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[7]),
        .O(LineBuf_val_V_5_d0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_9[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_8[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_3),
        .CASINSBITERR(ram_reg_bram_0_n_4),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\x_reg_619_reg[10] ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(ce1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_5_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_5_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708,ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717,ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726,ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_3),
        .ENBWREN(ram_reg_bram_1_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(internal_empty_n_reg),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(\brmerge_i_reg_3176_reg[0]_rep__1 ),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_5,ram_reg_bram_1_5,ram_reg_bram_1_5,ram_reg_bram_1_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_1_i_1
       (.I0(ram_reg_bram_2_8[10]),
        .O(\x_reg_619_reg[10] ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    ram_reg_bram_1_i_1__0
       (.I0(ram_reg_bram_1_0),
        .I1(SrcYUV422_empty_n),
        .I2(OutYUV_full_n),
        .I3(ram_reg_bram_1_i_4_n_3),
        .I4(ram_reg_bram_1_1),
        .I5(Q),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_bram_1_i_2
       (.I0(ram_reg_bram_2_0),
        .I1(ram_reg_bram_2_1),
        .I2(internal_empty_n_reg),
        .O(\brmerge_i_reg_3176_reg[0]_rep__1 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_1_i_2__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(p_27_in),
        .O(ce1));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_1_i_4
       (.I0(OutputWriteEn_reg_3163),
        .I1(ram_reg_bram_1_2),
        .O(ram_reg_bram_1_i_4_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_9,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_8,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_5_d0[47:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:12],ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690,ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699[7:4]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(internal_empty_n_reg),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(\brmerge_i_reg_3176_reg[0]_rep__1 ),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_10__3
       (.I0(ram_reg_bram_2_5[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[6]),
        .O(LineBuf_val_V_5_d0[38]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_11__3
       (.I0(ram_reg_bram_2_5[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[5]),
        .O(LineBuf_val_V_5_d0[37]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_12__3
       (.I0(ram_reg_bram_2_5[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[4]),
        .O(LineBuf_val_V_5_d0[36]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_1__2
       (.I0(ram_reg_bram_2_3[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[7]),
        .O(LineBuf_val_V_5_d0[47]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_bram_2_i_1__4
       (.I0(ram_reg_bram_2_0),
        .I1(ram_reg_bram_2_7),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_bram_2_2),
        .O(we0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_2_i_2
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_bram_2_2),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_2__4
       (.I0(ram_reg_bram_2_3[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[6]),
        .O(LineBuf_val_V_5_d0[46]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_3__3
       (.I0(ram_reg_bram_2_3[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[5]),
        .O(LineBuf_val_V_5_d0[45]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_4__3
       (.I0(ram_reg_bram_2_3[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[4]),
        .O(LineBuf_val_V_5_d0[44]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_5__3
       (.I0(ram_reg_bram_2_3[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[3]),
        .O(LineBuf_val_V_5_d0[43]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_6__3
       (.I0(ram_reg_bram_2_3[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[2]),
        .O(LineBuf_val_V_5_d0[42]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_7__3
       (.I0(ram_reg_bram_2_3[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[1]),
        .O(LineBuf_val_V_5_d0[41]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_8__3
       (.I0(ram_reg_bram_2_3[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_4[0]),
        .O(LineBuf_val_V_5_d0[40]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_9__3
       (.I0(ram_reg_bram_2_5[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_6[7]),
        .O(LineBuf_val_V_5_d0[39]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81
   (q1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_2_2,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ap_clk,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_2_3,
    ram_reg_bram_2_4,
    WEA,
    ram_reg_bram_1_0,
    ce1,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    we0,
    ram_reg_bram_2_5);
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_2_2;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input ap_clk;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input [10:0]ram_reg_bram_2_3;
  input [10:0]ram_reg_bram_2_4;
  input [0:0]WEA;
  input ram_reg_bram_1_0;
  input ce1;
  input ram_reg_bram_1_1;
  input ram_reg_bram_1_2;
  input [0:0]ram_reg_bram_1_3;
  input we0;
  input [0:0]ram_reg_bram_2_5;

  wire [47:0]LineBuf_val_V_4_d0;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire [47:0]q1;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_141;
  wire ram_reg_bram_0_n_142;
  wire ram_reg_bram_0_n_3;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_4;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire ram_reg_bram_0_n_48;
  wire ram_reg_bram_0_n_49;
  wire ram_reg_bram_0_n_50;
  wire ram_reg_bram_0_n_51;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire [0:0]ram_reg_bram_1_3;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [7:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [10:0]ram_reg_bram_2_4;
  wire [0:0]ram_reg_bram_2_5;
  wire we0;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_3),
        .CASOUTSBITERR(ram_reg_bram_0_n_4),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_4_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_4_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_9),
        .ENBWREN(ram_reg_bram_0_10),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__4
       (.I0(ram_reg_bram_0_3[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[6]),
        .O(LineBuf_val_V_4_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__4
       (.I0(ram_reg_bram_0_3[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[5]),
        .O(LineBuf_val_V_4_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__4
       (.I0(ram_reg_bram_0_3[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[4]),
        .O(LineBuf_val_V_4_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__4
       (.I0(ram_reg_bram_0_3[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[3]),
        .O(LineBuf_val_V_4_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__4
       (.I0(ram_reg_bram_0_3[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[2]),
        .O(LineBuf_val_V_4_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__4
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[1]),
        .O(LineBuf_val_V_4_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__4
       (.I0(ram_reg_bram_0_3[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[0]),
        .O(LineBuf_val_V_4_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__3
       (.I0(ram_reg_bram_0_5[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[7]),
        .O(LineBuf_val_V_4_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__2
       (.I0(ram_reg_bram_0_5[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[6]),
        .O(LineBuf_val_V_4_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__2
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[5]),
        .O(LineBuf_val_V_4_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__3
       (.I0(ram_reg_bram_0_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[7]),
        .O(LineBuf_val_V_4_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__2
       (.I0(ram_reg_bram_0_5[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[4]),
        .O(LineBuf_val_V_4_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__2
       (.I0(ram_reg_bram_0_5[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[3]),
        .O(LineBuf_val_V_4_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__2
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[2]),
        .O(LineBuf_val_V_4_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__2
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[1]),
        .O(LineBuf_val_V_4_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__2
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[0]),
        .O(LineBuf_val_V_4_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__2
       (.I0(ram_reg_bram_0_7[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[7]),
        .O(LineBuf_val_V_4_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__2
       (.I0(ram_reg_bram_0_7[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[6]),
        .O(LineBuf_val_V_4_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__2
       (.I0(ram_reg_bram_0_7[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[5]),
        .O(LineBuf_val_V_4_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__2
       (.I0(ram_reg_bram_0_7[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[4]),
        .O(LineBuf_val_V_4_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__2
       (.I0(ram_reg_bram_0_7[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[3]),
        .O(LineBuf_val_V_4_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__5
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[6]),
        .O(LineBuf_val_V_4_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__2
       (.I0(ram_reg_bram_0_7[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[2]),
        .O(LineBuf_val_V_4_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__2
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[1]),
        .O(LineBuf_val_V_4_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__2
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[0]),
        .O(LineBuf_val_V_4_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__2
       (.I0(ram_reg_bram_2_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[3]),
        .O(LineBuf_val_V_4_d0[35]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__2
       (.I0(ram_reg_bram_2_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[2]),
        .O(LineBuf_val_V_4_d0[34]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__2
       (.I0(ram_reg_bram_2_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[1]),
        .O(LineBuf_val_V_4_d0[33]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__2
       (.I0(ram_reg_bram_2_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[0]),
        .O(LineBuf_val_V_4_d0[32]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__4
       (.I0(ram_reg_bram_0_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[5]),
        .O(LineBuf_val_V_4_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__5
       (.I0(ram_reg_bram_0_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[4]),
        .O(LineBuf_val_V_4_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__5
       (.I0(ram_reg_bram_0_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[3]),
        .O(LineBuf_val_V_4_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__4
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[2]),
        .O(LineBuf_val_V_4_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__4
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[1]),
        .O(LineBuf_val_V_4_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__4
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[0]),
        .O(LineBuf_val_V_4_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__4
       (.I0(ram_reg_bram_0_3[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[7]),
        .O(LineBuf_val_V_4_d0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_3),
        .CASINSBITERR(ram_reg_bram_0_n_4),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_4_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_4_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(q1[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(q1[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_1),
        .ENBWREN(ram_reg_bram_1_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_3,ram_reg_bram_1_3,ram_reg_bram_1_3,ram_reg_bram_1_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_4_d0[47:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:12],q1[47:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_10__2
       (.I0(ram_reg_bram_2_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[6]),
        .O(LineBuf_val_V_4_d0[38]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_11__2
       (.I0(ram_reg_bram_2_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[5]),
        .O(LineBuf_val_V_4_d0[37]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_12__2
       (.I0(ram_reg_bram_2_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[4]),
        .O(LineBuf_val_V_4_d0[36]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_1__1
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[7]),
        .O(LineBuf_val_V_4_d0[47]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_2__3
       (.I0(Q[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[6]),
        .O(LineBuf_val_V_4_d0[46]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_3__2
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[5]),
        .O(LineBuf_val_V_4_d0[45]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_4__2
       (.I0(Q[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[4]),
        .O(LineBuf_val_V_4_d0[44]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_5__2
       (.I0(Q[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[3]),
        .O(LineBuf_val_V_4_d0[43]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_6__2
       (.I0(Q[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[2]),
        .O(LineBuf_val_V_4_d0[42]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_7__2
       (.I0(Q[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[1]),
        .O(LineBuf_val_V_4_d0[41]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_8__2
       (.I0(Q[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[0]),
        .O(LineBuf_val_V_4_d0[40]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_9__2
       (.I0(ram_reg_bram_2_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[7]),
        .O(LineBuf_val_V_4_d0[39]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82
   (q1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_2_2,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ap_clk,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_2_3,
    ram_reg_bram_2_4,
    WEA,
    ram_reg_bram_1_0,
    ce1,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    we0,
    ram_reg_bram_2_5);
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_2_2;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input [7:0]ram_reg_bram_0_9;
  input ap_clk;
  input ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input [10:0]ram_reg_bram_2_3;
  input [10:0]ram_reg_bram_2_4;
  input [0:0]WEA;
  input ram_reg_bram_1_0;
  input ce1;
  input ram_reg_bram_1_1;
  input ram_reg_bram_1_2;
  input [0:0]ram_reg_bram_1_3;
  input we0;
  input [0:0]ram_reg_bram_2_5;

  wire [47:0]LineBuf_val_V_3_d0;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire [47:0]q1;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire [7:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_141;
  wire ram_reg_bram_0_n_142;
  wire ram_reg_bram_0_n_3;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_4;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire ram_reg_bram_0_n_48;
  wire ram_reg_bram_0_n_49;
  wire ram_reg_bram_0_n_50;
  wire ram_reg_bram_0_n_51;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire [0:0]ram_reg_bram_1_3;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [7:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [10:0]ram_reg_bram_2_4;
  wire [0:0]ram_reg_bram_2_5;
  wire we0;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_3),
        .CASOUTSBITERR(ram_reg_bram_0_n_4),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_3_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_3_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_10),
        .ENBWREN(ram_reg_bram_0_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__3
       (.I0(ram_reg_bram_0_3[6]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[6]),
        .O(LineBuf_val_V_3_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__3
       (.I0(ram_reg_bram_0_3[5]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[5]),
        .O(LineBuf_val_V_3_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__3
       (.I0(ram_reg_bram_0_3[4]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[4]),
        .O(LineBuf_val_V_3_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__3
       (.I0(ram_reg_bram_0_3[3]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[3]),
        .O(LineBuf_val_V_3_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__3
       (.I0(ram_reg_bram_0_3[2]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[2]),
        .O(LineBuf_val_V_3_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[1]),
        .O(LineBuf_val_V_3_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__3
       (.I0(ram_reg_bram_0_3[0]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[0]),
        .O(LineBuf_val_V_3_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__2
       (.I0(ram_reg_bram_0_6[7]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[7]),
        .O(LineBuf_val_V_3_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__1
       (.I0(ram_reg_bram_0_6[6]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[6]),
        .O(LineBuf_val_V_3_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__1
       (.I0(ram_reg_bram_0_6[5]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[5]),
        .O(LineBuf_val_V_3_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[7]),
        .O(LineBuf_val_V_3_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__1
       (.I0(ram_reg_bram_0_6[4]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[4]),
        .O(LineBuf_val_V_3_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__1
       (.I0(ram_reg_bram_0_6[3]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[3]),
        .O(LineBuf_val_V_3_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__1
       (.I0(ram_reg_bram_0_6[2]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[2]),
        .O(LineBuf_val_V_3_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__1
       (.I0(ram_reg_bram_0_6[1]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[1]),
        .O(LineBuf_val_V_3_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__1
       (.I0(ram_reg_bram_0_6[0]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_7[0]),
        .O(LineBuf_val_V_3_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__1
       (.I0(ram_reg_bram_0_8[7]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[7]),
        .O(LineBuf_val_V_3_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__1
       (.I0(ram_reg_bram_0_8[6]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[6]),
        .O(LineBuf_val_V_3_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__1
       (.I0(ram_reg_bram_0_8[5]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[5]),
        .O(LineBuf_val_V_3_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__1
       (.I0(ram_reg_bram_0_8[4]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[4]),
        .O(LineBuf_val_V_3_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__1
       (.I0(ram_reg_bram_0_8[3]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[3]),
        .O(LineBuf_val_V_3_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__4
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[6]),
        .O(LineBuf_val_V_3_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__1
       (.I0(ram_reg_bram_0_8[2]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[2]),
        .O(LineBuf_val_V_3_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__1
       (.I0(ram_reg_bram_0_8[1]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[1]),
        .O(LineBuf_val_V_3_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__1
       (.I0(ram_reg_bram_0_8[0]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_9[0]),
        .O(LineBuf_val_V_3_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__1
       (.I0(ram_reg_bram_2_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[3]),
        .O(LineBuf_val_V_3_d0[35]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__1
       (.I0(ram_reg_bram_2_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[2]),
        .O(LineBuf_val_V_3_d0[34]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__1
       (.I0(ram_reg_bram_2_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[1]),
        .O(LineBuf_val_V_3_d0[33]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__1
       (.I0(ram_reg_bram_2_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[0]),
        .O(LineBuf_val_V_3_d0[32]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__3
       (.I0(ram_reg_bram_0_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[5]),
        .O(LineBuf_val_V_3_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__4
       (.I0(ram_reg_bram_0_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[4]),
        .O(LineBuf_val_V_3_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__4
       (.I0(ram_reg_bram_0_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[3]),
        .O(LineBuf_val_V_3_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[2]),
        .O(LineBuf_val_V_3_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__3
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[1]),
        .O(LineBuf_val_V_3_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__3
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[0]),
        .O(LineBuf_val_V_3_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__3
       (.I0(ram_reg_bram_0_3[7]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5[7]),
        .O(LineBuf_val_V_3_d0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_3),
        .CASINSBITERR(ram_reg_bram_0_n_4),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_3_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_3_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(q1[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(q1[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_1),
        .ENBWREN(ram_reg_bram_1_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_3,ram_reg_bram_1_3,ram_reg_bram_1_3,ram_reg_bram_1_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_3_d0[47:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:12],q1[47:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_10__1
       (.I0(ram_reg_bram_2_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[6]),
        .O(LineBuf_val_V_3_d0[38]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_11__1
       (.I0(ram_reg_bram_2_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[5]),
        .O(LineBuf_val_V_3_d0[37]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_12__1
       (.I0(ram_reg_bram_2_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[4]),
        .O(LineBuf_val_V_3_d0[36]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_1__0
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[7]),
        .O(LineBuf_val_V_3_d0[47]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_2__2
       (.I0(Q[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[6]),
        .O(LineBuf_val_V_3_d0[46]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_3__1
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[5]),
        .O(LineBuf_val_V_3_d0[45]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_4__1
       (.I0(Q[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[4]),
        .O(LineBuf_val_V_3_d0[44]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_5__1
       (.I0(Q[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[3]),
        .O(LineBuf_val_V_3_d0[43]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_6__1
       (.I0(Q[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[2]),
        .O(LineBuf_val_V_3_d0[42]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_7__1
       (.I0(Q[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[1]),
        .O(LineBuf_val_V_3_d0[41]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_8__1
       (.I0(Q[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[0]),
        .O(LineBuf_val_V_3_d0[40]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_9__1
       (.I0(ram_reg_bram_2_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[7]),
        .O(LineBuf_val_V_3_d0[39]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83
   (\brmerge_i_reg_3176_reg[0]_rep__1 ,
    \brmerge_i_reg_3176_reg[0]_rep__1_0 ,
    q1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_2_2,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_1_2,
    ram_reg_bram_2_3,
    ap_clk,
    ram_reg_bram_0_9,
    ram_reg_bram_2_4,
    WEA,
    ram_reg_bram_1_3,
    ce1,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    we0,
    ram_reg_bram_2_5);
  output \brmerge_i_reg_3176_reg[0]_rep__1 ;
  output \brmerge_i_reg_3176_reg[0]_rep__1_0 ;
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_2_2;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input ram_reg_bram_1_0;
  input ram_reg_bram_1_1;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_1_2;
  input [10:0]ram_reg_bram_2_3;
  input ap_clk;
  input ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_2_4;
  input [0:0]WEA;
  input ram_reg_bram_1_3;
  input ce1;
  input ram_reg_bram_1_4;
  input [0:0]ram_reg_bram_1_5;
  input we0;
  input [0:0]ram_reg_bram_2_5;

  wire [47:0]LineBuf_val_V_2_d0;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire \brmerge_i_reg_3176_reg[0]_rep__1 ;
  wire \brmerge_i_reg_3176_reg[0]_rep__1_0 ;
  wire ce1;
  wire [47:0]q1;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_141;
  wire ram_reg_bram_0_n_142;
  wire ram_reg_bram_0_n_3;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_4;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire ram_reg_bram_0_n_48;
  wire ram_reg_bram_0_n_49;
  wire ram_reg_bram_0_n_50;
  wire ram_reg_bram_0_n_51;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire [0:0]ram_reg_bram_1_5;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [7:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [10:0]ram_reg_bram_2_4;
  wire [0:0]ram_reg_bram_2_5;
  wire we0;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_3),
        .CASOUTSBITERR(ram_reg_bram_0_n_4),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_2_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_2_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\brmerge_i_reg_3176_reg[0]_rep__1 ),
        .ENBWREN(ram_reg_bram_0_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__2
       (.I0(ram_reg_bram_0_3[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[6]),
        .O(LineBuf_val_V_2_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__2
       (.I0(ram_reg_bram_0_3[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[5]),
        .O(LineBuf_val_V_2_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__2
       (.I0(ram_reg_bram_0_3[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[4]),
        .O(LineBuf_val_V_2_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__2
       (.I0(ram_reg_bram_0_3[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[3]),
        .O(LineBuf_val_V_2_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__2
       (.I0(ram_reg_bram_0_3[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[2]),
        .O(LineBuf_val_V_2_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__2
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[1]),
        .O(LineBuf_val_V_2_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__2
       (.I0(ram_reg_bram_0_3[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[0]),
        .O(LineBuf_val_V_2_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__1
       (.I0(ram_reg_bram_0_5[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[7]),
        .O(LineBuf_val_V_2_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__0
       (.I0(ram_reg_bram_0_5[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[6]),
        .O(LineBuf_val_V_2_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__0
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[5]),
        .O(LineBuf_val_V_2_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[7]),
        .O(LineBuf_val_V_2_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_bram_0_i_1__7
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_bram_1_2),
        .I4(ram_reg_bram_2_3[10]),
        .O(\brmerge_i_reg_3176_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__0
       (.I0(ram_reg_bram_0_5[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[4]),
        .O(LineBuf_val_V_2_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__0
       (.I0(ram_reg_bram_0_5[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[3]),
        .O(LineBuf_val_V_2_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__0
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[2]),
        .O(LineBuf_val_V_2_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__0
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[1]),
        .O(LineBuf_val_V_2_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__0
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[0]),
        .O(LineBuf_val_V_2_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__0
       (.I0(ram_reg_bram_0_7[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[7]),
        .O(LineBuf_val_V_2_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__0
       (.I0(ram_reg_bram_0_7[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[6]),
        .O(LineBuf_val_V_2_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__0
       (.I0(ram_reg_bram_0_7[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[5]),
        .O(LineBuf_val_V_2_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__0
       (.I0(ram_reg_bram_0_7[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[4]),
        .O(LineBuf_val_V_2_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__0
       (.I0(ram_reg_bram_0_7[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[3]),
        .O(LineBuf_val_V_2_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__3
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[6]),
        .O(LineBuf_val_V_2_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__0
       (.I0(ram_reg_bram_0_7[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[2]),
        .O(LineBuf_val_V_2_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__0
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[1]),
        .O(LineBuf_val_V_2_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32__0
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[0]),
        .O(LineBuf_val_V_2_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33__0
       (.I0(ram_reg_bram_2_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[3]),
        .O(LineBuf_val_V_2_d0[35]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34__0
       (.I0(ram_reg_bram_2_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[2]),
        .O(LineBuf_val_V_2_d0[34]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35__0
       (.I0(ram_reg_bram_2_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[1]),
        .O(LineBuf_val_V_2_d0[33]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36__0
       (.I0(ram_reg_bram_2_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[0]),
        .O(LineBuf_val_V_2_d0[32]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__2
       (.I0(ram_reg_bram_0_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[5]),
        .O(LineBuf_val_V_2_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__3
       (.I0(ram_reg_bram_0_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[4]),
        .O(LineBuf_val_V_2_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_0_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[3]),
        .O(LineBuf_val_V_2_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[2]),
        .O(LineBuf_val_V_2_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__2
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[1]),
        .O(LineBuf_val_V_2_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__2
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[0]),
        .O(LineBuf_val_V_2_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__2
       (.I0(ram_reg_bram_0_3[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[7]),
        .O(LineBuf_val_V_2_d0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_3),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_3),
        .CASINSBITERR(ram_reg_bram_0_n_4),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_2_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_2_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(q1[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(q1[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\brmerge_i_reg_3176_reg[0]_rep__1_0 ),
        .ENBWREN(ram_reg_bram_1_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_5,ram_reg_bram_1_5,ram_reg_bram_1_5,ram_reg_bram_1_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_bram_1_i_1__1
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_bram_1_2),
        .I4(ram_reg_bram_2_3[10]),
        .O(\brmerge_i_reg_3176_reg[0]_rep__1_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_2_d0[47:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:12],q1[47:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_1
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[7]),
        .O(LineBuf_val_V_2_d0[47]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_10__0
       (.I0(ram_reg_bram_2_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[6]),
        .O(LineBuf_val_V_2_d0[38]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_11__0
       (.I0(ram_reg_bram_2_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[5]),
        .O(LineBuf_val_V_2_d0[37]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_12__0
       (.I0(ram_reg_bram_2_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[4]),
        .O(LineBuf_val_V_2_d0[36]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_2__1
       (.I0(Q[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[6]),
        .O(LineBuf_val_V_2_d0[46]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_3__0
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[5]),
        .O(LineBuf_val_V_2_d0[45]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_4__0
       (.I0(Q[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[4]),
        .O(LineBuf_val_V_2_d0[44]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_5__0
       (.I0(Q[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[3]),
        .O(LineBuf_val_V_2_d0[43]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_6__0
       (.I0(Q[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[2]),
        .O(LineBuf_val_V_2_d0[42]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_7__0
       (.I0(Q[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[1]),
        .O(LineBuf_val_V_2_d0[41]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_8__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[0]),
        .O(LineBuf_val_V_2_d0[40]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_9__0
       (.I0(ram_reg_bram_2_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[7]),
        .O(LineBuf_val_V_2_d0[39]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84
   (ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter0_reg_0,
    WEA,
    ap_enable_reg_pp1_iter2_reg,
    q1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_2_2,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    p_27_in,
    ap_enable_reg_pp1_iter0,
    ram_reg_bram_2_3,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_0_9,
    ram_reg_bram_2_4,
    ap_clk,
    ram_reg_bram_0_10,
    ram_reg_bram_1_0,
    ce1,
    ram_reg_bram_1_1,
    we0,
    ram_reg_bram_2_5);
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp1_iter2_reg;
  output [47:0]q1;
  input [7:0]Q;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_2_0;
  input [7:0]ram_reg_bram_2_1;
  input [7:0]ram_reg_bram_2_2;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [7:0]ram_reg_bram_0_4;
  input [7:0]ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input p_27_in;
  input ap_enable_reg_pp1_iter0;
  input [10:0]ram_reg_bram_2_3;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_2_4;
  input ap_clk;
  input ram_reg_bram_0_10;
  input ram_reg_bram_1_0;
  input ce1;
  input ram_reg_bram_1_1;
  input we0;
  input [0:0]ram_reg_bram_2_5;

  wire [47:0]LineBuf_val_V_1_d0;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter2;
  wire [0:0]ap_enable_reg_pp1_iter2_reg;
  wire ce1;
  wire p_27_in;
  wire [47:0]q1;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_141;
  wire ram_reg_bram_0_n_142;
  wire ram_reg_bram_0_n_3;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_4;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire ram_reg_bram_0_n_48;
  wire ram_reg_bram_0_n_49;
  wire ram_reg_bram_0_n_50;
  wire ram_reg_bram_0_n_51;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire [7:0]ram_reg_bram_2_0;
  wire [7:0]ram_reg_bram_2_1;
  wire [7:0]ram_reg_bram_2_2;
  wire [10:0]ram_reg_bram_2_3;
  wire [10:0]ram_reg_bram_2_4;
  wire [0:0]ram_reg_bram_2_5;
  wire we0;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_3),
        .CASOUTSBITERR(ram_reg_bram_0_n_4),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_1_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_1_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_10),
        .ENBWREN(ap_enable_reg_pp1_iter0_reg_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_enable_reg_pp1_iter2_reg,ap_enable_reg_pp1_iter2_reg,ap_enable_reg_pp1_iter2_reg,ap_enable_reg_pp1_iter2_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_3[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[7]),
        .O(LineBuf_val_V_1_d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_0_3[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[6]),
        .O(LineBuf_val_V_1_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_0_3[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[5]),
        .O(LineBuf_val_V_1_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_3[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[4]),
        .O(LineBuf_val_V_1_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__1
       (.I0(ram_reg_bram_0_3[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[3]),
        .O(LineBuf_val_V_1_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__1
       (.I0(ram_reg_bram_0_3[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[2]),
        .O(LineBuf_val_V_1_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__1
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[1]),
        .O(LineBuf_val_V_1_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__0
       (.I0(ram_reg_bram_0_3[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_4[0]),
        .O(LineBuf_val_V_1_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_5[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[7]),
        .O(LineBuf_val_V_1_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_5[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[6]),
        .O(LineBuf_val_V_1_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[5]),
        .O(LineBuf_val_V_1_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_5[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[4]),
        .O(LineBuf_val_V_1_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_5[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[3]),
        .O(LineBuf_val_V_1_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[2]),
        .O(LineBuf_val_V_1_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[1]),
        .O(LineBuf_val_V_1_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_6[0]),
        .O(LineBuf_val_V_1_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_7[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[7]),
        .O(LineBuf_val_V_1_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_7[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[6]),
        .O(LineBuf_val_V_1_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_7[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[5]),
        .O(LineBuf_val_V_1_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_7[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[4]),
        .O(LineBuf_val_V_1_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__2
       (.I0(ram_reg_bram_0_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[7]),
        .O(LineBuf_val_V_1_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_bram_0_i_2__7
       (.I0(p_27_in),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ram_reg_bram_2_3[10]),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_7[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[3]),
        .O(LineBuf_val_V_1_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_7[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[2]),
        .O(LineBuf_val_V_1_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_7[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[1]),
        .O(LineBuf_val_V_1_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_7[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_8[0]),
        .O(LineBuf_val_V_1_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_2_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[3]),
        .O(LineBuf_val_V_1_d0[35]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_2_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[2]),
        .O(LineBuf_val_V_1_d0[34]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_2_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[1]),
        .O(LineBuf_val_V_1_d0[33]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_2_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[0]),
        .O(LineBuf_val_V_1_d0[32]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[6]),
        .O(LineBuf_val_V_1_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_3__7
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_2_4[10]),
        .O(ap_enable_reg_pp1_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_0_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[5]),
        .O(LineBuf_val_V_1_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__2
       (.I0(ram_reg_bram_0_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[4]),
        .O(LineBuf_val_V_1_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_1[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[3]),
        .O(LineBuf_val_V_1_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[2]),
        .O(LineBuf_val_V_1_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[1]),
        .O(LineBuf_val_V_1_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_2[0]),
        .O(LineBuf_val_V_1_d0[24]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_4[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_3[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_3),
        .CASINSBITERR(ram_reg_bram_0_n_4),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN(LineBuf_val_V_1_d0[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(LineBuf_val_V_1_d0[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(q1[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(q1[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_1),
        .ENBWREN(ap_enable_reg_pp1_iter0_reg),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_1_i_4__0
       (.I0(p_27_in),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ram_reg_bram_2_3[10]),
        .O(ap_enable_reg_pp1_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_1_i_5
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_2_4[10]),
        .O(WEA));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_1_d0[47:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:12],q1[47:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5,ram_reg_bram_2_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_10
       (.I0(ram_reg_bram_2_1[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[7]),
        .O(LineBuf_val_V_1_d0[39]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_11
       (.I0(ram_reg_bram_2_1[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[6]),
        .O(LineBuf_val_V_1_d0[38]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_12
       (.I0(ram_reg_bram_2_1[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[5]),
        .O(LineBuf_val_V_1_d0[37]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_13
       (.I0(ram_reg_bram_2_1[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_2[4]),
        .O(LineBuf_val_V_1_d0[36]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_2__0
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[7]),
        .O(LineBuf_val_V_1_d0[47]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_3
       (.I0(Q[6]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[6]),
        .O(LineBuf_val_V_1_d0[46]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_4
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[5]),
        .O(LineBuf_val_V_1_d0[45]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_5
       (.I0(Q[4]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[4]),
        .O(LineBuf_val_V_1_d0[44]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_6
       (.I0(Q[3]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[3]),
        .O(LineBuf_val_V_1_d0[43]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_7
       (.I0(Q[2]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[2]),
        .O(LineBuf_val_V_1_d0[42]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_8
       (.I0(Q[1]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[1]),
        .O(LineBuf_val_V_1_d0[41]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_2_i_9
       (.I0(Q[0]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_2_0[0]),
        .O(LineBuf_val_V_1_d0[40]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85
   (LineBuf_val_V_0_q1,
    \OutputWriteEn_reg_3163_reg[0] ,
    \cmp81_i_reg_3172_reg[0] ,
    D,
    \cmp81_i_reg_3172_reg[0]_0 ,
    \cmp81_i_reg_3172_reg[0]_1 ,
    \cmp81_i_reg_3172_reg[0]_2 ,
    \cmp81_i_reg_3172_reg[0]_3 ,
    \cmp81_i_reg_3172_reg[0]_4 ,
    ap_clk,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    WEA,
    ram_reg_bram_1_0,
    ce1,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_2_2,
    OutputWriteEn_reg_3163,
    ram_reg_bram_2_3,
    OutYUV_full_n,
    SrcYUV422_empty_n,
    ram_reg_bram_2_4,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ,
    cmp81_i_reg_3172,
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ,
    ram_reg_bram_2_5,
    ap_enable_reg_pp1_iter2);
  output [47:0]LineBuf_val_V_0_q1;
  output \OutputWriteEn_reg_3163_reg[0] ;
  output \cmp81_i_reg_3172_reg[0] ;
  output [7:0]D;
  output [7:0]\cmp81_i_reg_3172_reg[0]_0 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_1 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_2 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_3 ;
  output [7:0]\cmp81_i_reg_3172_reg[0]_4 ;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [10:0]Q;
  input [10:0]ram_reg_bram_2_0;
  input [47:0]ram_reg_bram_2_1;
  input [0:0]WEA;
  input ram_reg_bram_1_0;
  input ce1;
  input ram_reg_bram_1_1;
  input [0:0]ram_reg_bram_1_2;
  input [0:0]ram_reg_bram_2_2;
  input OutputWriteEn_reg_3163;
  input ram_reg_bram_2_3;
  input OutYUV_full_n;
  input SrcYUV422_empty_n;
  input ram_reg_bram_2_4;
  input [47:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ;
  input cmp81_i_reg_3172;
  input \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ;
  input ram_reg_bram_2_5;
  input ap_enable_reg_pp1_iter2;

  wire [7:0]D;
  wire [47:0]LineBuf_val_V_0_q1;
  wire LineBuf_val_V_0_we0;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_3163;
  wire \OutputWriteEn_reg_3163_reg[0] ;
  wire [10:0]Q;
  wire SrcYUV422_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ;
  wire [47:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] ;
  wire ce1;
  wire cmp81_i_reg_3172;
  wire \cmp81_i_reg_3172_reg[0] ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_0 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_1 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_2 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_3 ;
  wire [7:0]\cmp81_i_reg_3172_reg[0]_4 ;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_1__8_n_3;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_141;
  wire ram_reg_bram_0_n_142;
  wire ram_reg_bram_0_n_3;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_4;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire ram_reg_bram_0_n_48;
  wire ram_reg_bram_0_n_49;
  wire ram_reg_bram_0_n_50;
  wire ram_reg_bram_0_n_51;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire [0:0]ram_reg_bram_1_2;
  wire ram_reg_bram_1_i_3__0_n_3;
  wire [10:0]ram_reg_bram_2_0;
  wire [47:0]ram_reg_bram_2_1;
  wire [0:0]ram_reg_bram_2_2;
  wire ram_reg_bram_2_3;
  wire ram_reg_bram_2_4;
  wire ram_reg_bram_2_5;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [0]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[0]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [1]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[1]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [1]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [2]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[2]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [2]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [3]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[3]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [4]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[4]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [4]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [5]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[5]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [5]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [6]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[6]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [6]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [7]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[7]),
        .O(\cmp81_i_reg_3172_reg[0]_4 [7]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [8]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[8]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [9]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[9]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [10]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[10]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [2]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [11]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[11]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [3]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [12]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[12]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [4]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [13]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[13]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [5]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [14]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[14]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [6]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [15]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[15]),
        .O(\cmp81_i_reg_3172_reg[0]_3 [7]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [16]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[16]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [17]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[17]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [18]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[18]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [2]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [19]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[19]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [3]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [20]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[20]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [4]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [21]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[21]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [5]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [22]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[22]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [6]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [23]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[23]),
        .O(\cmp81_i_reg_3172_reg[0]_2 [7]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [24]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[24]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [25]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[25]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [26]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[26]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [27]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[27]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [28]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[28]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [29]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[29]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [30]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[30]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [31]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[31]),
        .O(\cmp81_i_reg_3172_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [32]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[32]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [33]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[33]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [34]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[34]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [35]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[35]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [36]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[36]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [37]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[37]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [38]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[38]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [39]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[39]),
        .O(\cmp81_i_reg_3172_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [40]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[40]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [41]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[41]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [42]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[42]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [43]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[43]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [44]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[44]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [45]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[45]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [46]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[46]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7] [47]),
        .I1(cmp81_i_reg_3172),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .I4(LineBuf_val_V_0_q1[47]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_0[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_3),
        .CASOUTSBITERR(ram_reg_bram_0_n_4),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(ram_reg_bram_2_1[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(ram_reg_bram_2_1[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__8_n_3),
        .ENBWREN(ram_reg_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_bram_0_i_1__8
       (.I0(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I1(ram_reg_bram_2_5),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(\OutputWriteEn_reg_3163_reg[0] ),
        .I4(cmp81_i_reg_3172),
        .I5(Q[10]),
        .O(ram_reg_bram_0_i_1__8_n_3));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    ram_reg_bram_0_i_4__1
       (.I0(OutputWriteEn_reg_3163),
        .I1(ram_reg_bram_2_3),
        .I2(OutYUV_full_n),
        .I3(SrcYUV422_empty_n),
        .I4(ram_reg_bram_2_4),
        .I5(\cmp81_i_reg_3172_reg[0] ),
        .O(\OutputWriteEn_reg_3163_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({Q[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_0[9:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47,ram_reg_bram_0_n_48,ram_reg_bram_0_n_49,ram_reg_bram_0_n_50,ram_reg_bram_0_n_51,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({ram_reg_bram_0_n_139,ram_reg_bram_0_n_140,ram_reg_bram_0_n_141,ram_reg_bram_0_n_142}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_3),
        .CASINSBITERR(ram_reg_bram_0_n_4),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN(ram_reg_bram_2_1[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(ram_reg_bram_2_1[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(LineBuf_val_V_0_q1[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(LineBuf_val_V_0_q1[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_3__0_n_3),
        .ENBWREN(ram_reg_bram_1_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_2,ram_reg_bram_1_2,ram_reg_bram_1_2,ram_reg_bram_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_bram_1_i_3
       (.I0(cmp81_i_reg_3172),
        .I1(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0 ),
        .O(\cmp81_i_reg_3172_reg[0] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_bram_1_i_3__0
       (.I0(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I1(ram_reg_bram_2_5),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(\OutputWriteEn_reg_3163_reg[0] ),
        .I4(cmp81_i_reg_3172),
        .I5(Q[10]),
        .O(ram_reg_bram_1_i_3__0_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_2_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_2_1[47:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:12],LineBuf_val_V_0_q1[47:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(LineBuf_val_V_0_we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_2,ram_reg_bram_2_2,ram_reg_bram_2_2,ram_reg_bram_2_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_bram_2_i_1__3
       (.I0(\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7] ),
        .I1(ram_reg_bram_2_5),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(\OutputWriteEn_reg_3163_reg[0] ),
        .I4(cmp81_i_reg_3172),
        .O(LineBuf_val_V_0_we0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
