{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734087657834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734087657835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 12:00:57 2024 " "Processing started: Fri Dec 13 12:00:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734087657835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087657835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Spi_minimized_delay_top -c Spi_minimized_delay_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Spi_minimized_delay_top -c Spi_minimized_delay_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087657835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734087658036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734087658036 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087664867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:07 Progress: Loading IAS_journal/nios.qsys " "2024.12.13.12:01:07 Progress: Loading IAS_journal/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087667638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:07 Progress: Reading input file " "2024.12.13.12:01:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087667962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding clk_0 \[clock_source 17.1\] " "2024.12.13.12:01:08 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module clk_0 " "2024.12.13.12:01:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding delay_spi \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding delay_spi \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module delay_spi " "2024.12.13.12:01:08 Progress: Parameterizing module delay_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding end_spi \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding end_spi \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module end_spi " "2024.12.13.12:01:08 Progress: Parameterizing module end_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2024.12.13.12:01:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module jtag_uart_0 " "2024.12.13.12:01:08 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\] " "2024.12.13.12:01:08 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module nios2_gen2_0 " "2024.12.13.12:01:08 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2024.12.13.12:01:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module onchip_memory2_0 " "2024.12.13.12:01:08 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_rx_register_0 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_rx_register_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_0 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_rx_register_1 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_rx_register_1 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_1 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_rx_register_2 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_rx_register_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_2 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_rx_register_3 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_rx_register_3 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_3 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_rx_register_4 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_rx_register_4 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_4 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_rx_register_5 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_rx_register_5 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_5 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_rx_register_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_tx_register_0 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_tx_register_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_0 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_tx_register_1 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_tx_register_1 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_1 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_tx_register_2 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_tx_register_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_2 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_tx_register_3 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_tx_register_3 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_3 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_tx_register_4 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_tx_register_4 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_4 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding spi_tx_register_5 \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding spi_tx_register_5 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_5 " "2024.12.13.12:01:08 Progress: Parameterizing module spi_tx_register_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Adding start_spi_register \[altera_avalon_pio 17.1\] " "2024.12.13.12:01:08 Progress: Adding start_spi_register \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Parameterizing module start_spi_register " "2024.12.13.12:01:08 Progress: Parameterizing module start_spi_register" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:08 Progress: Building connections " "2024.12.13.12:01:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087668968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:09 Progress: Parameterizing connections " "2024.12.13.12:01:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087669007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:09 Progress: Validating " "2024.12.13.12:01:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087669010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.13.12:01:09 Progress: Done reading input file " "2024.12.13.12:01:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087669904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.end_spi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.end_spi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.spi_rx_register_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.spi_rx_register_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.spi_rx_register_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.spi_rx_register_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.spi_rx_register_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.spi_rx_register_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.spi_rx_register_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.spi_rx_register_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.spi_rx_register_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.spi_rx_register_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.spi_rx_register_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.spi_rx_register_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087670365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087671180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Delay_spi: Starting RTL generation for module 'nios_delay_spi' " "Delay_spi: Starting RTL generation for module 'nios_delay_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Delay_spi:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_delay_spi --dir=/tmp/alt0070_1722084701886080834.dir/0002_delay_spi_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0002_delay_spi_gen//nios_delay_spi_component_configuration.pl  --do_build_sim=0  \] " "Delay_spi:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_delay_spi --dir=/tmp/alt0070_1722084701886080834.dir/0002_delay_spi_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0002_delay_spi_gen//nios_delay_spi_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Delay_spi: Done RTL generation for module 'nios_delay_spi' " "Delay_spi: Done RTL generation for module 'nios_delay_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Delay_spi: \"nios\" instantiated altera_avalon_pio \"delay_spi\" " "Delay_spi: \"nios\" instantiated altera_avalon_pio \"delay_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_spi: Starting RTL generation for module 'nios_end_spi' " "End_spi: Starting RTL generation for module 'nios_end_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_spi:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_end_spi --dir=/tmp/alt0070_1722084701886080834.dir/0003_end_spi_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0003_end_spi_gen//nios_end_spi_component_configuration.pl  --do_build_sim=0  \] " "End_spi:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_end_spi --dir=/tmp/alt0070_1722084701886080834.dir/0003_end_spi_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0003_end_spi_gen//nios_end_spi_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_spi: Done RTL generation for module 'nios_end_spi' " "End_spi: Done RTL generation for module 'nios_end_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_spi: \"nios\" instantiated altera_avalon_pio \"end_spi\" " "End_spi: \"nios\" instantiated altera_avalon_pio \"end_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=/tmp/alt0070_1722084701886080834.dir/0004_jtag_uart_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0004_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=/tmp/alt0070_1722084701886080834.dir/0004_jtag_uart_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0004_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=/tmp/alt0070_1722084701886080834.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0005_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=/tmp/alt0070_1722084701886080834.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0005_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087675823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_rx_register_0: Starting RTL generation for module 'nios_spi_rx_register_0' " "Spi_rx_register_0: Starting RTL generation for module 'nios_spi_rx_register_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_rx_register_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_spi_rx_register_0 --dir=/tmp/alt0070_1722084701886080834.dir/0006_spi_rx_register_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0006_spi_rx_register_0_gen//nios_spi_rx_register_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_rx_register_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_spi_rx_register_0 --dir=/tmp/alt0070_1722084701886080834.dir/0006_spi_rx_register_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0006_spi_rx_register_0_gen//nios_spi_rx_register_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_rx_register_0: Done RTL generation for module 'nios_spi_rx_register_0' " "Spi_rx_register_0: Done RTL generation for module 'nios_spi_rx_register_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_rx_register_0: \"nios\" instantiated altera_avalon_pio \"spi_rx_register_0\" " "Spi_rx_register_0: \"nios\" instantiated altera_avalon_pio \"spi_rx_register_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_tx_register_0: Starting RTL generation for module 'nios_spi_tx_register_0' " "Spi_tx_register_0: Starting RTL generation for module 'nios_spi_tx_register_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_tx_register_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_spi_tx_register_0 --dir=/tmp/alt0070_1722084701886080834.dir/0007_spi_tx_register_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0007_spi_tx_register_0_gen//nios_spi_tx_register_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_tx_register_0:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_spi_tx_register_0 --dir=/tmp/alt0070_1722084701886080834.dir/0007_spi_tx_register_0_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0007_spi_tx_register_0_gen//nios_spi_tx_register_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_tx_register_0: Done RTL generation for module 'nios_spi_tx_register_0' " "Spi_tx_register_0: Done RTL generation for module 'nios_spi_tx_register_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_tx_register_0: \"nios\" instantiated altera_avalon_pio \"spi_tx_register_0\" " "Spi_tx_register_0: \"nios\" instantiated altera_avalon_pio \"spi_tx_register_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start_spi_register: Starting RTL generation for module 'nios_start_spi_register' " "Start_spi_register: Starting RTL generation for module 'nios_start_spi_register'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start_spi_register:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_start_spi_register --dir=/tmp/alt0070_1722084701886080834.dir/0008_start_spi_register_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0008_start_spi_register_gen//nios_start_spi_register_component_configuration.pl  --do_build_sim=0  \] " "Start_spi_register:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_start_spi_register --dir=/tmp/alt0070_1722084701886080834.dir/0008_start_spi_register_gen/ --quartus_dir=/usr/local/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt0070_1722084701886080834.dir/0008_start_spi_register_gen//nios_start_spi_register_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start_spi_register: Done RTL generation for module 'nios_start_spi_register' " "Start_spi_register: Done RTL generation for module 'nios_start_spi_register'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start_spi_register: \"nios\" instantiated altera_avalon_pio \"start_spi_register\" " "Start_spi_register: \"nios\" instantiated altera_avalon_pio \"start_spi_register\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087676269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087677814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087678547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087678562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087678568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087678582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64//eperlcmd -I /usr/local/intelFPGA_lite/17.1/quartus/linux64//perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=/tmp/alt0070_1722084701886080834.dir/0011_cpu_gen/ --quartus_bindir=/usr/local/intelFPGA_lite/17.1/quartus/linux64/ --verilog --config=/tmp/alt0070_1722084701886080834.dir/0011_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /usr/local/intelFPGA_lite/17.1/quartus/linux64//eperlcmd -I /usr/local/intelFPGA_lite/17.1/quartus/linux64//perl/lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /usr/local/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=/tmp/alt0070_1722084701886080834.dir/0011_cpu_gen/ --quartus_bindir=/usr/local/intelFPGA_lite/17.1/quartus/linux64/ --verilog --config=/tmp/alt0070_1722084701886080834.dir/0011_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087678582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:18 (*) Starting Nios II generation " "Cpu: # 2024.12.13 12:01:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:18 (*)   Checking for plaintext license. " "Cpu: # 2024.12.13 12:01:18 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Couldn't query license setup in Quartus directory /usr/local/intelFPGA_lite/17.1/quartus/linux64/ " "Cpu: # 2024.12.13 12:01:19 (*)   Couldn't query license setup in Quartus directory /usr/local/intelFPGA_lite/17.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.12.13 12:01:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.12.13 12:01:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Plaintext license not found. " "Cpu: # 2024.12.13 12:01:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.12.13 12:01:19 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.12.13 12:01:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Creating all objects for CPU " "Cpu: # 2024.12.13 12:01:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Generating RTL from CPU objects " "Cpu: # 2024.12.13 12:01:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:19 (*)   Creating plain-text RTL " "Cpu: # 2024.12.13 12:01:19 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.13 12:01:20 (*) Done Nios II generation " "Cpu: # 2024.12.13 12:01:20 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done \"nios\" with 32 modules, 45 files " "Nios: Done \"nios\" with 32 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087680316 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087681581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_module-arch1 " "Found design unit 1: spi_master_module-arch1" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681957 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_module " "Found entity 1: spi_master_module" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_minimized_delay_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_minimized_delay_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_minimized_delay_top-arch0 " "Found design unit 1: spi_minimized_delay_top-arch0" {  } { { "spi_minimized_delay_top.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_minimized_delay_top.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681959 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_minimized_delay_top " "Found entity 1: spi_minimized_delay_top" {  } { { "spi_minimized_delay_top.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_minimized_delay_top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/nios/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "db/ip/nios/nios.vhd" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681961 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.vhd" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681963 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_delay_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_delay_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_delay_spi " "Found entity 1: nios_delay_spi" {  } { { "db/ip/nios/submodules/nios_delay_spi.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_delay_spi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_end_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_end_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_end_spi " "Found entity 1: nios_end_spi" {  } { { "db/ip/nios/submodules/nios_end_spi.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_end_spi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681970 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681970 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681970 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681970 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681986 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681987 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681988 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734087681988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681988 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_003 " "Found entity 2: nios_mm_interconnect_0_router_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087681992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087681992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu " "Found entity 21: nios_nios2_gen2_0_cpu" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_spi_rx_register_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_spi_rx_register_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_spi_rx_register_0 " "Found entity 1: nios_spi_rx_register_0" {  } { { "db/ip/nios/submodules/nios_spi_rx_register_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_spi_rx_register_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_spi_tx_register_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_spi_tx_register_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_spi_tx_register_0 " "Found entity 1: nios_spi_tx_register_0" {  } { { "db/ip/nios/submodules/nios_spi_tx_register_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_spi_tx_register_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_start_spi_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_start_spi_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_start_spi_register " "Found entity 1: nios_start_spi_register" {  } { { "db/ip/nios/submodules/nios_start_spi_register.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_start_spi_register.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_minimized_delay_top " "Elaborating entity \"spi_minimized_delay_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734087682069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:u0 " "Elaborating entity \"nios\" for hierarchy \"nios:u0\"" {  } { { "spi_minimized_delay_top.vhd" "u0" { Text "/home/fra/Documents/IAS_journal/spi_minimized_delay_top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_delay_spi nios:u0\|nios_delay_spi:delay_spi " "Elaborating entity \"nios_delay_spi\" for hierarchy \"nios:u0\|nios_delay_spi:delay_spi\"" {  } { { "db/ip/nios/nios.vhd" "delay_spi" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_end_spi nios:u0\|nios_end_spi:end_spi " "Elaborating entity \"nios_end_spi\" for hierarchy \"nios:u0\|nios_end_spi:end_spi\"" {  } { { "db/ip/nios/nios.vhd" "end_spi" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:u0\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios/nios.vhd" "jtag_uart_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "wfifo" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682276 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087682276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/fra/Documents/IAS_journal/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/fra/Documents/IAS_journal/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/fra/Documents/IAS_journal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/fra/Documents/IAS_journal/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/fra/Documents/IAS_journal/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682660 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087682660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0 nios:u0\|nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_nios2_gen2_0\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/nios/nios.vhd" "nios2_gen2_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_nios2_gen2_0_cpu\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0.v" "cpu" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_test_bench nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_test_bench" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_a_module nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_a" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682833 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087682833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087682867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087682867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_b_module nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_b" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_debug nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087682925 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087682925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_break nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_xbrk nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dbrk nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_itrace nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dtrace nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087682978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_td_mode nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_pib nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_im nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_avalon_reg nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_ocimem nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ociram_sp_ram_module nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683126 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087683126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087683157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087683157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_wrapper nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_tck nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_sysclk nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683263 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087683263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:u0\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios/nios.vhd" "onchip_memory2_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734087683567 ""}  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734087683567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4n1 " "Found entity 1: altsyncram_k4n1" {  } { { "db/altsyncram_k4n1.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/altsyncram_k4n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087683609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087683609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4n1 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4n1:auto_generated " "Elaborating entity \"altsyncram_k4n1\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087683610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087684152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087684152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4n1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4n1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_k4n1.tdf" "decode3" { Text "/home/fra/Documents/IAS_journal/db/altsyncram_k4n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/fra/Documents/IAS_journal/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087684179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087684179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4n1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4n1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_k4n1.tdf" "mux2" { Text "/home/fra/Documents/IAS_journal/db/altsyncram_k4n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_spi_rx_register_0 nios:u0\|nios_spi_rx_register_0:spi_rx_register_0 " "Elaborating entity \"nios_spi_rx_register_0\" for hierarchy \"nios:u0\|nios_spi_rx_register_0:spi_rx_register_0\"" {  } { { "db/ip/nios/nios.vhd" "spi_rx_register_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_spi_tx_register_0 nios:u0\|nios_spi_tx_register_0:spi_tx_register_0 " "Elaborating entity \"nios_spi_tx_register_0\" for hierarchy \"nios:u0\|nios_spi_tx_register_0:spi_tx_register_0\"" {  } { { "db/ip/nios/nios.vhd" "spi_tx_register_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_start_spi_register nios:u0\|nios_start_spi_register:start_spi_register " "Elaborating entity \"nios_start_spi_register\" for hierarchy \"nios:u0\|nios_start_spi_register:start_spi_register\"" {  } { { "db/ip/nios/nios.vhd" "start_spi_register" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios/nios.vhd" "mm_interconnect_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_spi_register_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_spi_register_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "start_spi_register_s1_translator" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_001" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_002" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_mm_interconnect_0_router_003\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_003" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 5663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 6048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 6071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 6558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087684954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 6671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0.v" 6700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:u0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:u0\|nios_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios/nios.vhd" "irq_mapper" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/nios.vhd" "rst_controller" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/nios.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/fra/Documents/IAS_journal/db/ip/nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_module spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i " "Elaborating entity \"spi_master_module\" for hierarchy \"spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\"" {  } { { "spi_minimized_delay_top.vhd" "\\spi_modules_generate_dsp:0:spi_master_module_dsp_i" { Text "/home/fra/Documents/IAS_journal/spi_minimized_delay_top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087685122 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1734087687520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.13.12:01:30 Progress: Loading sld3f2a5ac4/alt_sld_fab_wrapper_hw.tcl " "2024.12.13.12:01:30 Progress: Loading sld3f2a5ac4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087690325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087691925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087692039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087692831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087692950 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087693076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087693215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087693219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087693219 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1734087693882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f2a5ac4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f2a5ac4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3f2a5ac4/alt_sld_fab.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087694095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087694276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087694369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/fra/Documents/IAS_journal/db/ip/sld3f2a5ac4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734087694457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087694457 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734087697535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087699310 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_2_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_2_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_2_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_2_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|delay_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|delay_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|delay_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|delay_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|div_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_2_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_2_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_2_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_2_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|delay_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|delay_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|delay_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|delay_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|div_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_2_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_2_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_2_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_2_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|delay_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|delay_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|delay_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|delay_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|div_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_2_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_2_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_2_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_2_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|delay_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|delay_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|delay_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|delay_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|div_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_2_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_2_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_2_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_2_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|delay_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|delay_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|delay_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|delay_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|div_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_2_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_2_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_2_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_2_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|delay_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|delay_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|delay_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|delay_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|div_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|bits_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|bits_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|bits_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|bits_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|bits_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|bits_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|bits_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|bits_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|bits_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|bits_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|bits_counter_reg\[31\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|bits_counter_reg\[31\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|bits_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:0:spi_master_module_dsp_i\|bits_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|bits_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:1:spi_master_module_dsp_i\|bits_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|bits_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:2:spi_master_module_dsp_i\|bits_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|bits_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:3:spi_master_module_dsp_i\|bits_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|bits_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:4:spi_master_module_dsp_i\|bits_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|bits_counter_reg\[0\] Low " "Register spi_master_module:\\spi_modules_generate_dsp:5:spi_master_module_dsp_i\|bits_counter_reg\[0\] will power up to Low" {  } { { "spi_master_module.vhd" "" { Text "/home/fra/Documents/IAS_journal/spi_master_module.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734087699534 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1734087699534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734087701356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fra/Documents/IAS_journal/output_files/Spi_minimized_delay_top.map.smsg " "Generated suppressed messages file /home/fra/Documents/IAS_journal/output_files/Spi_minimized_delay_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087701798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734087702922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734087702922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4652 " "Implemented 4652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734087703293 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734087703293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4381 " "Implemented 4381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734087703293 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1734087703293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734087703293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734087703328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 12:01:43 2024 " "Processing ended: Fri Dec 13 12:01:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734087703328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734087703328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734087703328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734087703328 ""}
