/* verilator lint_off WIDTH */
module std_reg
  #(parameter width = 32)
   (input wire [width-1:0] in,
    input wire write_en,
    input wire clk,
    // output
    output logic [width - 1:0] out,
    output logic done);

  always_ff @(posedge clk) begin
    if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else
      done <= 1'd0;
  end
endmodule

module std_const
  #(parameter width = 32,
    parameter value = 0)
   (output logic [width - 1:0] out);
  assign out = value;
endmodule

module std_gt
  #(parameter width = 32)
  (input logic [width-1:0] left,
    input logic [width-1:0] right,
    output logic            out);
  assign out = left > right;
endmodule

module std_add
  #(parameter width = 32)
  (input  logic [width-1:0] left,
    input  logic [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left + right;
endmodule

// Component Signature
module main (
      input wire go,
      input wire clk,
      output wire done
  );
  
  // Structure wire declarations
  wire [31:0] z0_in;
  wire z0_write_en;
  wire z0_clk;
  wire [31:0] z0_out;
  wire z0_done;
  wire [31:0] y0_in;
  wire y0_write_en;
  wire y0_clk;
  wire [31:0] y0_out;
  wire y0_done;
  wire [31:0] gt0_left;
  wire [31:0] gt0_right;
  wire gt0_out;
  wire [31:0] const4_out;
  wire [31:0] const3_out;
  wire [31:0] const2_out;
  wire [31:0] const1_out;
  wire [31:0] const0_out;
  wire [31:0] b0_in;
  wire b0_write_en;
  wire b0_clk;
  wire [31:0] b0_out;
  wire b0_done;
  wire [31:0] a0_in;
  wire a0_write_en;
  wire a0_clk;
  wire [31:0] a0_out;
  wire a0_done;
  wire [31:0] fsm0_in;
  wire fsm0_write_en;
  wire fsm0_clk;
  wire [31:0] fsm0_out;
  wire fsm0_done;
  wire cond_stored0_in;
  wire cond_stored0_write_en;
  wire cond_stored0_clk;
  wire cond_stored0_out;
  wire cond_stored0_done;
  wire [31:0] incr0_left;
  wire [31:0] incr0_right;
  wire [31:0] incr0_out;
  wire [31:0] fsm1_in;
  wire fsm1_write_en;
  wire fsm1_clk;
  wire [31:0] fsm1_out;
  wire fsm1_done;
  wire [31:0] incr1_left;
  wire [31:0] incr1_right;
  wire [31:0] incr1_out;
  
  // Subcomponent Instances
  std_reg #(32) z0 (
      .in(z0_in),
      .write_en(z0_write_en),
      .clk(clk),
      .out(z0_out),
      .done(z0_done)
  );
  
  std_reg #(32) y0 (
      .in(y0_in),
      .write_en(y0_write_en),
      .clk(clk),
      .out(y0_out),
      .done(y0_done)
  );
  
  std_gt #(32) gt0 (
      .left(gt0_left),
      .right(gt0_right),
      .out(gt0_out)
  );
  
  std_const #(32, 40) const4 (
      .out(const4_out)
  );
  
  std_const #(32, 20) const3 (
      .out(const3_out)
  );
  
  std_const #(32, 5) const2 (
      .out(const2_out)
  );
  
  std_const #(32, 1) const1 (
      .out(const1_out)
  );
  
  std_const #(32, 10) const0 (
      .out(const0_out)
  );
  
  std_reg #(32) b0 (
      .in(b0_in),
      .write_en(b0_write_en),
      .clk(clk),
      .out(b0_out),
      .done(b0_done)
  );
  
  std_reg #(32) a0 (
      .in(a0_in),
      .write_en(a0_write_en),
      .clk(clk),
      .out(a0_out),
      .done(a0_done)
  );
  
  std_reg #(32) fsm0 (
      .in(fsm0_in),
      .write_en(fsm0_write_en),
      .clk(clk),
      .out(fsm0_out),
      .done(fsm0_done)
  );
  
  std_reg #(1) cond_stored0 (
      .in(cond_stored0_in),
      .write_en(cond_stored0_write_en),
      .clk(clk),
      .out(cond_stored0_out),
      .done(cond_stored0_done)
  );
  
  std_add #(32) incr0 (
      .left(incr0_left),
      .right(incr0_right),
      .out(incr0_out)
  );
  
  std_reg #(32) fsm1 (
      .in(fsm1_in),
      .write_en(fsm1_write_en),
      .clk(clk),
      .out(fsm1_out),
      .done(fsm1_done)
  );
  
  std_add #(32) incr1 (
      .left(incr1_left),
      .right(incr1_right),
      .out(incr1_out)
  );
  
  // Memory initialization / finalization 
  import "DPI-C" function string futil_getenv (input string env_var);
  string DATA;
   initial begin
  DATA = futil_getenv("DATA");
      $fdisplay(2, "DATA (path to meminit files): %s", DATA);
      
  end
  
   final begin
      
  end
  
  // Input / output connections
  assign done = (fsm1_out == 32'd4) ? 1'd1 : '0;
  assign z0_in = (fsm0_out > 32'd0 & fsm0_out < 32'd2 & !cond_stored0_out & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? const4_out : '0;
  assign z0_write_en = (fsm0_out > 32'd0 & fsm0_out < 32'd2 & !cond_stored0_out & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? 1'd1 : '0;
  assign y0_in = (fsm0_out > 32'd0 & fsm0_out < 32'd2 & cond_stored0_out & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? const3_out : '0;
  assign y0_write_en = (fsm0_out > 32'd0 & fsm0_out < 32'd2 & cond_stored0_out & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? 1'd1 : '0;
  assign gt0_left = (fsm0_out == 32'd0 & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? a0_out : '0;
  assign gt0_right = (fsm0_out == 32'd0 & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? const2_out : '0;
  assign b0_in = (fsm1_out == 32'd1 & go) ? const1_out : '0;
  assign b0_write_en = (fsm1_out == 32'd1 & go) ? 1'd1 : '0;
  assign a0_in = (fsm1_out == 32'd0 & go) ? const0_out : '0;
  assign a0_write_en = (fsm1_out == 32'd0 & go) ? 1'd1 : '0;
  assign fsm0_in = (fsm0_out != 32'd2 & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? incr0_out : (fsm0_out == 32'd2) ? 32'd0 : '0;
  assign fsm0_write_en = (fsm0_out != 32'd2 & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go | fsm0_out == 32'd2) ? 1'd1 : '0;
  assign cond_stored0_in = (fsm0_out == 32'd0 & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? gt0_out : '0;
  assign cond_stored0_write_en = (fsm0_out == 32'd0 & fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? 1'd1 : '0;
  assign incr0_left = (fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? fsm0_out : '0;
  assign incr0_right = (fsm1_out >= 32'd2 & fsm1_out < 32'd4 & go) ? 32'd1 : '0;
  assign fsm1_in = (fsm1_out != 32'd4 & go) ? incr1_out : (fsm1_out == 32'd4) ? 32'd0 : '0;
  assign fsm1_write_en = (fsm1_out != 32'd4 & go | fsm1_out == 32'd4) ? 1'd1 : '0;
  assign incr1_left = go ? 32'd1 : '0;
  assign incr1_right = go ? fsm1_out : '0;
endmodule // end main