--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Documents and Settings/mem_ctl_mt45w8mw16bgx/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml ram_ctrl_test.twx
ram_ctrl_test.ncd -o ram_ctrl_test.twr ram_ctrl_test.pcf -ucf ram_ctrl_test.ucf

Design file:              ram_ctrl_test.ncd
Physical constraint file: ram_ctrl_test.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50% INPUT_JITTER 
0.15 ns;

 17285 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.653ns.
--------------------------------------------------------------------------------

Paths for end point ctrl_unit/data_f2s_reg_7 (SLICE_X21Y20.CE), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          ctrl_unit/data_f2s_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.566ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.069 - 0.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit1/state_reg_FSM_FFd1 to ctrl_unit/data_f2s_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.YQ      Tcko                  0.567   debounce_unit1/state_reg_FSM_FFd2
                                                       debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.G1      net (fanout=8)        1.321   debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.Y       Tilo                  0.612   debounce_unit1/q_reg<12>
                                                       debounce_unit1/q_next<0>21
    SLICE_X13Y40.G1      net (fanout=24)       1.040   debounce_unit1/N11
    SLICE_X13Y40.Y       Tilo                  0.612   debounce_unit1/q_reg<5>
                                                       debounce_unit1/q_next<4>1
    SLICE_X13Y45.F1      net (fanout=1)        1.097   debounce_unit1/q_next<4>
    SLICE_X13Y45.COUT    Topcyf                1.011   debounce_unit1/state_reg_cmp_eq0000
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_lut<4>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X27Y45.F2      net (fanout=5)        1.125   debounce_unit1/state_reg_cmp_eq0000
    SLICE_X27Y45.X       Tilo                  0.612   ctrl_unit/state_reg_FSM_FFd8
                                                       ctrl_unit/data_f2s_reg_not00011
    SLICE_X21Y20.CE      net (fanout=4)        3.086   ctrl_unit/data_f2s_reg_not0001
    SLICE_X21Y20.CLK     Tceck                 0.483   ctrl_unit/data_f2s_reg<7>
                                                       ctrl_unit/data_f2s_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (3.897ns logic, 7.669ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          ctrl_unit/data_f2s_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.069 - 0.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit1/state_reg_FSM_FFd1 to ctrl_unit/data_f2s_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.YQ      Tcko                  0.567   debounce_unit1/state_reg_FSM_FFd2
                                                       debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.G1      net (fanout=8)        1.321   debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.Y       Tilo                  0.612   debounce_unit1/q_reg<12>
                                                       debounce_unit1/q_next<0>21
    SLICE_X14Y41.F2      net (fanout=24)       1.329   debounce_unit1/N11
    SLICE_X14Y41.X       Tif5x                 1.000   N36
                                                       debounce_unit1/q_next<20>1_SW0_G
                                                       debounce_unit1/q_next<20>1_SW0
    SLICE_X13Y45.G2      net (fanout=1)        0.557   N36
    SLICE_X13Y45.COUT    Topcyg                0.871   debounce_unit1/state_reg_cmp_eq0000
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_lut<5>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X27Y45.F2      net (fanout=5)        1.125   debounce_unit1/state_reg_cmp_eq0000
    SLICE_X27Y45.X       Tilo                  0.612   ctrl_unit/state_reg_FSM_FFd8
                                                       ctrl_unit/data_f2s_reg_not00011
    SLICE_X21Y20.CE      net (fanout=4)        3.086   ctrl_unit/data_f2s_reg_not0001
    SLICE_X21Y20.CLK     Tceck                 0.483   ctrl_unit/data_f2s_reg<7>
                                                       ctrl_unit/data_f2s_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.563ns (4.145ns logic, 7.418ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          ctrl_unit/data_f2s_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.069 - 0.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit1/state_reg_FSM_FFd1 to ctrl_unit/data_f2s_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.YQ      Tcko                  0.567   debounce_unit1/state_reg_FSM_FFd2
                                                       debounce_unit1/state_reg_FSM_FFd1
    SLICE_X12Y42.G3      net (fanout=8)        1.415   debounce_unit1/state_reg_FSM_FFd1
    SLICE_X12Y42.Y       Tilo                  0.660   debounce_unit1/q_reg<9>
                                                       debounce_unit1/q_next<0>11
    SLICE_X14Y46.G3      net (fanout=20)       0.716   debounce_unit1/N01
    SLICE_X14Y46.Y       Tilo                  0.660   debounce_unit1/q_reg<17>
                                                       debounce_unit1/q_next<16>1
    SLICE_X13Y43.G1      net (fanout=1)        1.157   debounce_unit1/q_next<16>
    SLICE_X13Y43.COUT    Topcyg                0.871   debounce_unit1/state_reg_cmp_eq0000_wg_cy<1>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_lut<1>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X13Y44.CIN     net (fanout=1)        0.000   debounce_unit1/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X13Y44.COUT    Tbyp                  0.103   debounce_unit1/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X13Y45.CIN     net (fanout=1)        0.000   debounce_unit1/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X13Y45.COUT    Tbyp                  0.103   debounce_unit1/state_reg_cmp_eq0000
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X27Y45.F2      net (fanout=5)        1.125   debounce_unit1/state_reg_cmp_eq0000
    SLICE_X27Y45.X       Tilo                  0.612   ctrl_unit/state_reg_FSM_FFd8
                                                       ctrl_unit/data_f2s_reg_not00011
    SLICE_X21Y20.CE      net (fanout=4)        3.086   ctrl_unit/data_f2s_reg_not0001
    SLICE_X21Y20.CLK     Tceck                 0.483   ctrl_unit/data_f2s_reg<7>
                                                       ctrl_unit/data_f2s_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.558ns (4.059ns logic, 7.499ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ctrl_unit/data_f2s_reg_6 (SLICE_X21Y20.CE), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          ctrl_unit/data_f2s_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.566ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.069 - 0.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit1/state_reg_FSM_FFd1 to ctrl_unit/data_f2s_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.YQ      Tcko                  0.567   debounce_unit1/state_reg_FSM_FFd2
                                                       debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.G1      net (fanout=8)        1.321   debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.Y       Tilo                  0.612   debounce_unit1/q_reg<12>
                                                       debounce_unit1/q_next<0>21
    SLICE_X13Y40.G1      net (fanout=24)       1.040   debounce_unit1/N11
    SLICE_X13Y40.Y       Tilo                  0.612   debounce_unit1/q_reg<5>
                                                       debounce_unit1/q_next<4>1
    SLICE_X13Y45.F1      net (fanout=1)        1.097   debounce_unit1/q_next<4>
    SLICE_X13Y45.COUT    Topcyf                1.011   debounce_unit1/state_reg_cmp_eq0000
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_lut<4>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X27Y45.F2      net (fanout=5)        1.125   debounce_unit1/state_reg_cmp_eq0000
    SLICE_X27Y45.X       Tilo                  0.612   ctrl_unit/state_reg_FSM_FFd8
                                                       ctrl_unit/data_f2s_reg_not00011
    SLICE_X21Y20.CE      net (fanout=4)        3.086   ctrl_unit/data_f2s_reg_not0001
    SLICE_X21Y20.CLK     Tceck                 0.483   ctrl_unit/data_f2s_reg<7>
                                                       ctrl_unit/data_f2s_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (3.897ns logic, 7.669ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          ctrl_unit/data_f2s_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.069 - 0.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit1/state_reg_FSM_FFd1 to ctrl_unit/data_f2s_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.YQ      Tcko                  0.567   debounce_unit1/state_reg_FSM_FFd2
                                                       debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.G1      net (fanout=8)        1.321   debounce_unit1/state_reg_FSM_FFd1
    SLICE_X17Y45.Y       Tilo                  0.612   debounce_unit1/q_reg<12>
                                                       debounce_unit1/q_next<0>21
    SLICE_X14Y41.F2      net (fanout=24)       1.329   debounce_unit1/N11
    SLICE_X14Y41.X       Tif5x                 1.000   N36
                                                       debounce_unit1/q_next<20>1_SW0_G
                                                       debounce_unit1/q_next<20>1_SW0
    SLICE_X13Y45.G2      net (fanout=1)        0.557   N36
    SLICE_X13Y45.COUT    Topcyg                0.871   debounce_unit1/state_reg_cmp_eq0000
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_lut<5>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X27Y45.F2      net (fanout=5)        1.125   debounce_unit1/state_reg_cmp_eq0000
    SLICE_X27Y45.X       Tilo                  0.612   ctrl_unit/state_reg_FSM_FFd8
                                                       ctrl_unit/data_f2s_reg_not00011
    SLICE_X21Y20.CE      net (fanout=4)        3.086   ctrl_unit/data_f2s_reg_not0001
    SLICE_X21Y20.CLK     Tceck                 0.483   ctrl_unit/data_f2s_reg<7>
                                                       ctrl_unit/data_f2s_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     11.563ns (4.145ns logic, 7.418ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          ctrl_unit/data_f2s_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.069 - 0.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit1/state_reg_FSM_FFd1 to ctrl_unit/data_f2s_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.YQ      Tcko                  0.567   debounce_unit1/state_reg_FSM_FFd2
                                                       debounce_unit1/state_reg_FSM_FFd1
    SLICE_X12Y42.G3      net (fanout=8)        1.415   debounce_unit1/state_reg_FSM_FFd1
    SLICE_X12Y42.Y       Tilo                  0.660   debounce_unit1/q_reg<9>
                                                       debounce_unit1/q_next<0>11
    SLICE_X14Y46.G3      net (fanout=20)       0.716   debounce_unit1/N01
    SLICE_X14Y46.Y       Tilo                  0.660   debounce_unit1/q_reg<17>
                                                       debounce_unit1/q_next<16>1
    SLICE_X13Y43.G1      net (fanout=1)        1.157   debounce_unit1/q_next<16>
    SLICE_X13Y43.COUT    Topcyg                0.871   debounce_unit1/state_reg_cmp_eq0000_wg_cy<1>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_lut<1>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X13Y44.CIN     net (fanout=1)        0.000   debounce_unit1/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X13Y44.COUT    Tbyp                  0.103   debounce_unit1/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X13Y45.CIN     net (fanout=1)        0.000   debounce_unit1/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X13Y45.COUT    Tbyp                  0.103   debounce_unit1/state_reg_cmp_eq0000
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit1/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X27Y45.F2      net (fanout=5)        1.125   debounce_unit1/state_reg_cmp_eq0000
    SLICE_X27Y45.X       Tilo                  0.612   ctrl_unit/state_reg_FSM_FFd8
                                                       ctrl_unit/data_f2s_reg_not00011
    SLICE_X21Y20.CE      net (fanout=4)        3.086   ctrl_unit/data_f2s_reg_not0001
    SLICE_X21Y20.CLK     Tceck                 0.483   ctrl_unit/data_f2s_reg<7>
                                                       ctrl_unit/data_f2s_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     11.558ns (4.059ns logic, 7.499ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point data_reg_7 (SLICE_X41Y20.CE), 317 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit0/q_reg_0 (FF)
  Destination:          data_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.201ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit0/q_reg_0 to data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.YQ      Tcko                  0.567   debounce_unit0/q_reg<1>
                                                       debounce_unit0/q_reg_0
    SLICE_X51Y69.F1      net (fanout=2)        0.486   debounce_unit0/q_reg<0>
    SLICE_X51Y69.COUT    Topcyf                1.011   debounce_unit0/q_next_share0000<0>
                                                       debounce_unit0/q_reg<0>_rt
                                                       debounce_unit0/Msub_q_next_share0000_cy<0>
                                                       debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X51Y70.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X51Y70.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X51Y71.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X51Y72.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X51Y73.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X51Y74.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X51Y75.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X51Y76.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X51Y77.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X51Y77.Y       Tciny                 0.756   debounce_unit0/q_next_share0000<16>
                                                       debounce_unit0/Msub_q_next_share0000_cy<16>
                                                       debounce_unit0/Msub_q_next_share0000_xor<17>
    SLICE_X50Y77.F1      net (fanout=1)        0.103   debounce_unit0/q_next_share0000<17>
    SLICE_X50Y77.X       Tilo                  0.660   debounce_unit0/q_reg<17>
                                                       debounce_unit0/q_next<17>1
    SLICE_X53Y73.F4      net (fanout=1)        0.510   debounce_unit0/q_next<17>
    SLICE_X53Y73.COUT    Topcyf                1.011   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_lut<2>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y74.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y74.COUT    Tbyp                  0.103   debounce_unit0/state_reg_cmp_eq0000
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X52Y72.F2      net (fanout=2)        0.507   debounce_unit0/state_reg_cmp_eq0000
    SLICE_X52Y72.X       Tilo                  0.660   debounce_unit0/state_reg_FSM_FFd2
                                                       debounce_unit0/db_tick1
    SLICE_X41Y20.CE      net (fanout=4)        3.623   db_btn<0>
    SLICE_X41Y20.CLK     Tceck                 0.483   data_reg<7>
                                                       data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (5.972ns logic, 5.229ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit0/q_reg_0 (FF)
  Destination:          data_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.161ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit0/q_reg_0 to data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.YQ      Tcko                  0.567   debounce_unit0/q_reg<1>
                                                       debounce_unit0/q_reg_0
    SLICE_X51Y69.F1      net (fanout=2)        0.486   debounce_unit0/q_reg<0>
    SLICE_X51Y69.COUT    Topcyf                1.011   debounce_unit0/q_next_share0000<0>
                                                       debounce_unit0/q_reg<0>_rt
                                                       debounce_unit0/Msub_q_next_share0000_cy<0>
                                                       debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X51Y70.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X51Y70.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X51Y71.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X51Y72.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X51Y73.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X51Y74.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X51Y75.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X51Y76.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X51Y77.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X51Y77.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<16>
                                                       debounce_unit0/Msub_q_next_share0000_cy<16>
                                                       debounce_unit0/Msub_q_next_share0000_cy<17>
    SLICE_X51Y78.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<17>
    SLICE_X51Y78.Y       Tciny                 0.756   debounce_unit0/q_next_share0000<18>
                                                       debounce_unit0/Msub_q_next_share0000_cy<18>
                                                       debounce_unit0/Msub_q_next_share0000_xor<19>
    SLICE_X50Y78.F2      net (fanout=1)        0.063   debounce_unit0/q_next_share0000<19>
    SLICE_X50Y78.X       Tilo                  0.660   debounce_unit0/q_reg<19>
                                                       debounce_unit0/q_next<19>1
    SLICE_X53Y74.F4      net (fanout=1)        0.510   debounce_unit0/q_next<19>
    SLICE_X53Y74.COUT    Topcyf                1.011   debounce_unit0/state_reg_cmp_eq0000
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_lut<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X52Y72.F2      net (fanout=2)        0.507   debounce_unit0/state_reg_cmp_eq0000
    SLICE_X52Y72.X       Tilo                  0.660   debounce_unit0/state_reg_FSM_FFd2
                                                       debounce_unit0/db_tick1
    SLICE_X41Y20.CE      net (fanout=4)        3.623   db_btn<0>
    SLICE_X41Y20.CLK     Tceck                 0.483   data_reg<7>
                                                       data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.161ns (5.972ns logic, 5.189ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit0/q_reg_0 (FF)
  Destination:          data_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.059ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.150ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: debounce_unit0/q_reg_0 to data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.YQ      Tcko                  0.567   debounce_unit0/q_reg<1>
                                                       debounce_unit0/q_reg_0
    SLICE_X51Y69.F1      net (fanout=2)        0.486   debounce_unit0/q_reg<0>
    SLICE_X51Y69.COUT    Topcyf                1.011   debounce_unit0/q_next_share0000<0>
                                                       debounce_unit0/q_reg<0>_rt
                                                       debounce_unit0/Msub_q_next_share0000_cy<0>
                                                       debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X51Y70.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X51Y70.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X51Y71.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X51Y72.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X51Y73.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X51Y74.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X51Y75.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X51Y76.COUT    Tbyp                  0.103   debounce_unit0/q_next_share0000<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X51Y77.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X51Y77.X       Tcinx                 0.402   debounce_unit0/q_next_share0000<16>
                                                       debounce_unit0/Msub_q_next_share0000_xor<16>
    SLICE_X50Y77.G4      net (fanout=1)        0.075   debounce_unit0/q_next_share0000<16>
    SLICE_X50Y77.Y       Tilo                  0.660   debounce_unit0/q_reg<17>
                                                       debounce_unit0/q_next<16>1
    SLICE_X53Y72.G3      net (fanout=1)        0.787   debounce_unit0/q_next<16>
    SLICE_X53Y72.COUT    Topcyg                0.871   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_lut<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y73.COUT    Tbyp                  0.103   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y74.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y74.COUT    Tbyp                  0.103   debounce_unit0/state_reg_cmp_eq0000
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X52Y72.F2      net (fanout=2)        0.507   debounce_unit0/state_reg_cmp_eq0000
    SLICE_X52Y72.X       Tilo                  0.660   debounce_unit0/state_reg_FSM_FFd2
                                                       debounce_unit0/db_tick1
    SLICE_X41Y20.CE      net (fanout=4)        3.623   db_btn<0>
    SLICE_X41Y20.CLK     Tceck                 0.483   data_reg<7>
                                                       data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.059ns (5.581ns logic, 5.478ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50% INPUT_JITTER 0.15 ns;
--------------------------------------------------------------------------------

Paths for end point ctrl_unit/state_reg_FSM_FFd5 (SLICE_X27Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.996ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl_unit/state_reg_FSM_FFd6 (FF)
  Destination:          ctrl_unit/state_reg_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.996ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ctrl_unit/state_reg_FSM_FFd6 to ctrl_unit/state_reg_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.XQ      Tcko                  0.411   ctrl_unit/state_reg_FSM_FFd6
                                                       ctrl_unit/state_reg_FSM_FFd6
    SLICE_X27Y47.BY      net (fanout=2)        0.468   ctrl_unit/state_reg_FSM_FFd6
    SLICE_X27Y47.CLK     Tckdi       (-Th)    -0.117   ctrl_unit/state_reg_FSM_FFd6
                                                       ctrl_unit/state_reg_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.528ns logic, 0.468ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point ctrl_unit/state_reg_FSM_FFd4 (SLICE_X31Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl_unit/state_reg_FSM_FFd5 (FF)
  Destination:          ctrl_unit/state_reg_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.047 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ctrl_unit/state_reg_FSM_FFd5 to ctrl_unit/state_reg_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.YQ      Tcko                  0.409   ctrl_unit/state_reg_FSM_FFd6
                                                       ctrl_unit/state_reg_FSM_FFd5
    SLICE_X31Y47.BX      net (fanout=2)        0.547   ctrl_unit/state_reg_FSM_FFd5
    SLICE_X31Y47.CLK     Tckdi       (-Th)    -0.080   ctrl_unit/state_reg_FSM_FFd4
                                                       ctrl_unit/state_reg_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.489ns logic, 0.547ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point ctrl_unit/state_reg_FSM_FFd2 (SLICE_X27Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl_unit/state_reg_FSM_FFd3 (FF)
  Destination:          ctrl_unit/state_reg_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.042 - 0.047)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ctrl_unit/state_reg_FSM_FFd3 to ctrl_unit/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.YQ      Tcko                  0.409   ctrl_unit/state_reg_FSM_FFd4
                                                       ctrl_unit/state_reg_FSM_FFd3
    SLICE_X27Y46.BX      net (fanout=4)        0.547   ctrl_unit/state_reg_FSM_FFd3
    SLICE_X27Y46.CLK     Tckdi       (-Th)    -0.080   ctrl_unit/state_reg_FSM_FFd2
                                                       ctrl_unit/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.489ns logic, 0.547ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50% INPUT_JITTER 0.15 ns;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: led<0>/SR
  Logical resource: ctrl_unit/data_s2f_reg_0/SR
  Location pin: J14.SR
  Clock network: db_btn<3>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: led<0>/SR
  Logical resource: ctrl_unit/data_s2f_reg_0/SR
  Location pin: J14.SR
  Clock network: db_btn<3>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: led<1>/SR
  Logical resource: ctrl_unit/data_s2f_reg_1/SR
  Location pin: J15.SR
  Clock network: db_btn<3>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.653|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17285 paths, 0 nets, and 814 connections

Design statistics:
   Minimum period:  11.653ns{1}   (Maximum frequency:  85.815MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 12 12:50:01 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 95 MB



