Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Feb 19 18:06:37 2025
| Host         : navi running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.440        0.000                      0                   47        0.169        0.000                      0                   47        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.440        0.000                      0                   37        0.169        0.000                      0                   37        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.615        0.000                      0                   10        0.477        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.605ns (29.541%)  route 1.443ns (70.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.648     7.564    u1/out_addr__0[7]
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X157Y108       FDRE (Setup_fdre_C_CE)      -0.436    15.004    u1/out_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.605ns (29.541%)  route 1.443ns (70.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.648     7.564    u1/out_addr__0[7]
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X157Y108       FDRE (Setup_fdre_C_CE)      -0.436    15.004    u1/out_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.605ns (29.687%)  route 1.433ns (70.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.638     7.554    u1/out_addr__0[7]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X156Y108       FDRE (Setup_fdre_C_CE)      -0.436    15.004    u1/out_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.605ns (29.687%)  route 1.433ns (70.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.638     7.554    u1/out_addr__0[7]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X156Y108       FDRE (Setup_fdre_C_CE)      -0.436    15.004    u1/out_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.605ns (29.687%)  route 1.433ns (70.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.638     7.554    u1/out_addr__0[7]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X156Y108       FDRE (Setup_fdre_C_CE)      -0.436    15.004    u1/out_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.605ns (29.687%)  route 1.433ns (70.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.638     7.554    u1/out_addr__0[7]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X156Y108       FDRE (Setup_fdre_C_CE)      -0.436    15.004    u1/out_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.605ns (31.575%)  route 1.311ns (68.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.516     7.432    u1/out_addr__0[7]
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X158Y108       FDRE (Setup_fdre_C_CE)      -0.400    15.040    u1/out_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.605ns (31.575%)  route 1.311ns (68.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT5 (Prop_lut5_I1_O)        0.149     6.916 r  u1/out_addr/O
                         net (fo=8, routed)           0.516     7.432    u1/out_addr__0[7]
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X158Y108       FDRE (Setup_fdre_C_CE)      -0.400    15.040    u1/out_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.289%)  route 1.470ns (71.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.675     7.566    u1/transfer
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X156Y106       FDCE (Setup_fdce_C_CE)      -0.205    15.236    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.289%)  route 1.470ns (71.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDCE (Prop_fdce_C_Q)         0.456     5.972 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.795     6.767    u1/xfc
    SLICE_X162Y106       LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.675     7.566    u1/transfer
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X156Y106       FDCE (Setup_fdce_C_CE)      -0.205    15.236    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  7.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  u1/out_addr_reg[5]/Q
                         net (fo=1, routed)           0.110     1.842    u1/out_addr_reg_n_0_[5]
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism             -0.505     1.607    
    SLICE_X156Y107       FDCE (Hold_fdce_C_D)         0.066     1.673    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  u1/out_addr_reg[3]/Q
                         net (fo=1, routed)           0.116     1.848    u1/out_addr_reg_n_0_[3]
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[3]/C
                         clock pessimism             -0.505     1.607    
    SLICE_X156Y107       FDCE (Hold_fdce_C_D)         0.070     1.677    u1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  u1/out_addr_reg[4]/Q
                         net (fo=1, routed)           0.118     1.850    u1/out_addr_reg_n_0_[4]
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism             -0.505     1.608    
    SLICE_X156Y106       FDCE (Hold_fdce_C_D)         0.070     1.678    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.814%)  route 0.121ns (46.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  u1/out_addr_reg[6]/Q
                         net (fo=1, routed)           0.121     1.853    u1/out_addr_reg_n_0_[6]
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[6]/C
                         clock pessimism             -0.505     1.608    
    SLICE_X156Y106       FDCE (Hold_fdce_C_D)         0.072     1.680    u1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  u1/out_addr_reg[1]/Q
                         net (fo=1, routed)           0.118     1.850    u1/out_addr_reg_n_0_[1]
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism             -0.505     1.608    
    SLICE_X156Y106       FDCE (Hold_fdce_C_D)         0.066     1.674    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  u1/out_addr_reg[0]/Q
                         net (fo=1, routed)           0.126     1.857    u1/out_addr_reg_n_0_[0]
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism             -0.505     1.608    
    SLICE_X156Y106       FDCE (Hold_fdce_C_D)         0.070     1.678    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u1/xfc_p1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_current_state_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.648     1.593    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y106       FDCE                                         r  u1/xfc_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y106       FDCE (Prop_fdce_C_Q)         0.141     1.734 r  u1/xfc_p1_reg/Q
                         net (fo=6, routed)           0.133     1.866    u1/xfc_p1
    SLICE_X162Y106       LUT6 (Prop_lut6_I1_O)        0.045     1.911 r  u1/FSM_sequential_current_state_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    u1/FSM_sequential_current_state_in[1]_i_1_n_0
    SLICE_X162Y106       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.921     2.114    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y106       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[1]/C
                         clock pessimism             -0.508     1.606    
    SLICE_X162Y106       FDRE (Hold_fdre_C_D)         0.120     1.726    u1/FSM_sequential_current_state_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u1/xfc_p1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_current_state_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.648     1.593    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y106       FDCE                                         r  u1/xfc_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y106       FDCE (Prop_fdce_C_Q)         0.141     1.734 r  u1/xfc_p1_reg/Q
                         net (fo=6, routed)           0.137     1.870    u1/xfc_p1
    SLICE_X162Y106       LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  u1/FSM_sequential_current_state_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    u1/FSM_sequential_current_state_in[2]_i_1_n_0
    SLICE_X162Y106       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.921     2.114    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y106       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[2]/C
                         clock pessimism             -0.508     1.606    
    SLICE_X162Y106       FDRE (Hold_fdre_C_D)         0.121     1.727    u1/FSM_sequential_current_state_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y108       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  u1/out_addr_reg[2]/Q
                         net (fo=1, routed)           0.116     1.871    u1/out_addr_reg_n_0_[2]
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism             -0.505     1.608    
    SLICE_X158Y106       FDCE (Hold_fdce_C_D)         0.059     1.667    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y108       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  u1/out_addr_reg[7]/Q
                         net (fo=1, routed)           0.116     1.871    u1/out_addr_reg_n_0_[7]
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[7]/C
                         clock pessimism             -0.505     1.608    
    SLICE_X158Y106       FDCE (Hold_fdce_C_D)         0.052     1.660    u1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X163Y107  u1/hostif_fpga_psoc_xfc_raw_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X156Y106  u1/led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X156Y106  u1/led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X158Y106  u1/led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X156Y107  u1/led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X156Y106  u1/led_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X163Y107  u1/hostif_fpga_psoc_xfc_raw_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X163Y107  u1/hostif_fpga_psoc_xfc_raw_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X156Y106  u1/led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X156Y106  u1/led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y106  u1/FSM_sequential_current_state_in_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X163Y107  u1/hostif_fpga_psoc_xfc_raw_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X163Y107  u1/hostif_fpga_psoc_xfc_raw_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X156Y106  u1/led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X156Y106  u1/led_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.456ns (23.901%)  route 1.452ns (76.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          1.452     7.421    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X156Y106       FDCE (Recov_fdce_C_CLR)     -0.405    15.036    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.456ns (23.901%)  route 1.452ns (76.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          1.452     7.421    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X156Y106       FDCE (Recov_fdce_C_CLR)     -0.405    15.036    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.456ns (23.901%)  route 1.452ns (76.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          1.452     7.421    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X156Y106       FDCE (Recov_fdce_C_CLR)     -0.405    15.036    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.456ns (23.901%)  route 1.452ns (76.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          1.452     7.421    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[6]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X156Y106       FDCE (Recov_fdce_C_CLR)     -0.405    15.036    u1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.456ns (28.003%)  route 1.172ns (71.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          1.172     7.141    u1/reset
    SLICE_X156Y107       FDCE                                         f  u1/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[3]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X156Y107       FDCE (Recov_fdce_C_CLR)     -0.405    15.035    u1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.456ns (28.003%)  route 1.172ns (71.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          1.172     7.141    u1/reset
    SLICE_X156Y107       FDCE                                         f  u1/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism              0.265    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X156Y107       FDCE (Recov_fdce_C_CLR)     -0.405    15.035    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.165%)  route 0.962ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.962     6.931    u1/reset
    SLICE_X158Y106       FDCE                                         f  u1/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X158Y106       FDCE (Recov_fdce_C_CLR)     -0.319    15.122    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.165%)  route 0.962ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.962     6.931    u1/reset
    SLICE_X158Y106       FDCE                                         f  u1/led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.711    15.211    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[7]/C
                         clock pessimism              0.265    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X158Y106       FDCE (Recov_fdce_C_CLR)     -0.319    15.122    u1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_p1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.027%)  route 0.810ns (63.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 15.213 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.810     6.779    u1/reset
    SLICE_X163Y106       FDCE                                         f  u1/xfc_p1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.713    15.213    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y106       FDCE                                         r  u1/xfc_p1_reg/C
                         clock pessimism              0.279    15.492    
                         clock uncertainty           -0.035    15.457    
    SLICE_X163Y106       FDCE (Recov_fdce_C_CLR)     -0.405    15.052    u1/xfc_p1_reg
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.456ns (40.704%)  route 0.664ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.664     6.633    u1/reset
    SLICE_X163Y108       FDCE                                         f  u1/xfc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.712    15.212    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X163Y108       FDCE (Recov_fdce_C_CLR)     -0.405    15.051    u1/xfc_reg
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  8.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.962%)  route 0.262ns (65.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.262     1.993    u1/reset
    SLICE_X163Y108       FDCE                                         f  u1/xfc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C
                         clock pessimism             -0.505     1.608    
    SLICE_X163Y108       FDCE (Remov_fdce_C_CLR)     -0.092     1.516    u1/xfc_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_p1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.341%)  route 0.324ns (69.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.324     2.054    u1/reset
    SLICE_X163Y106       FDCE                                         f  u1/xfc_p1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.921     2.114    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y106       FDCE                                         r  u1/xfc_p1_reg/C
                         clock pessimism             -0.505     1.609    
    SLICE_X163Y106       FDCE (Remov_fdce_C_CLR)     -0.092     1.517    u1/xfc_p1_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.822%)  route 0.385ns (73.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.385     2.115    u1/reset
    SLICE_X158Y106       FDCE                                         f  u1/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X158Y106       FDCE (Remov_fdce_C_CLR)     -0.067     1.564    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.822%)  route 0.385ns (73.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.385     2.115    u1/reset
    SLICE_X158Y106       FDCE                                         f  u1/led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[7]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X158Y106       FDCE (Remov_fdce_C_CLR)     -0.067     1.564    u1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.410%)  route 0.585ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.585     2.316    u1/reset
    SLICE_X156Y107       FDCE                                         f  u1/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[3]/C
                         clock pessimism             -0.482     1.630    
    SLICE_X156Y107       FDCE (Remov_fdce_C_CLR)     -0.092     1.538    u1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.410%)  route 0.585ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.585     2.316    u1/reset
    SLICE_X156Y107       FDCE                                         f  u1/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism             -0.482     1.630    
    SLICE_X156Y107       FDCE (Remov_fdce_C_CLR)     -0.092     1.538    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.698     2.429    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X156Y106       FDCE (Remov_fdce_C_CLR)     -0.092     1.539    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.698     2.429    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X156Y106       FDCE (Remov_fdce_C_CLR)     -0.092     1.539    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.698     2.429    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X156Y106       FDCE (Remov_fdce_C_CLR)     -0.092     1.539    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.698     2.429    u1/reset
    SLICE_X156Y106       FDCE                                         f  u1/led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[6]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X156Y106       FDCE (Remov_fdce_C_CLR)     -0.092     1.539    u1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.890    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.430ns  (logic 3.405ns (27.393%)  route 9.025ns (72.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.830     5.515    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u1/led_reg[1]/Q
                         net (fo=1, routed)           9.025    14.996    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    17.945 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.945    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.337ns  (logic 3.377ns (27.370%)  route 8.961ns (72.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y107       FDCE (Prop_fdce_C_Q)         0.456     5.970 r  u1/led_reg[5]/Q
                         net (fo=1, routed)           8.961    14.931    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.921    17.851 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.851    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 3.387ns (33.328%)  route 6.776ns (66.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.830     5.515    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u1/led_reg[4]/Q
                         net (fo=1, routed)           6.776    12.747    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931    15.678 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.678    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 3.433ns (34.455%)  route 6.531ns (65.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.830     5.515    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y106       FDCE (Prop_fdce_C_Q)         0.518     6.033 r  u1/led_reg[2]/Q
                         net (fo=1, routed)           6.531    12.564    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    15.479 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.479    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 3.487ns (37.469%)  route 5.819ns (62.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.830     5.515    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y106       FDCE (Prop_fdce_C_Q)         0.518     6.033 r  u1/led_reg[7]/Q
                         net (fo=1, routed)           5.819    11.852    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.969    14.820 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.820    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 3.410ns (36.787%)  route 5.859ns (63.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.830     5.515    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u1/led_reg[0]/Q
                         net (fo=1, routed)           5.859    11.830    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954    14.784 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.784    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 3.373ns (36.862%)  route 5.778ns (63.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y107       FDCE (Prop_fdce_C_Q)         0.456     5.970 r  u1/led_reg[3]/Q
                         net (fo=1, routed)           5.778    11.748    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917    14.665 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.665    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 3.371ns (37.365%)  route 5.651ns (62.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.830     5.515    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.456     5.971 r  u1/led_reg[6]/Q
                         net (fo=1, routed)           5.651    11.622    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.915    14.537 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.537    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/hostif_fpga_psoc_xfc_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hostif_fpga_psoc_xfc_raw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 4.028ns (70.601%)  route 1.677ns (29.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.831     5.516    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  u1/hostif_fpga_psoc_xfc_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.456     5.972 r  u1/hostif_fpga_psoc_xfc_raw_reg/Q
                         net (fo=2, routed)           1.677     7.649    hostif_fpga_psoc_xfc_raw_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.572    11.222 r  hostif_fpga_psoc_xfc_raw_OBUF_inst/O
                         net (fo=0)                   0.000    11.222    hostif_fpga_psoc_xfc_raw
    V8                                                                r  hostif_fpga_psoc_xfc_raw (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/hostif_fpga_psoc_xfc_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hostif_fpga_psoc_xfc_raw
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.414ns (80.409%)  route 0.344ns (19.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  u1/hostif_fpga_psoc_xfc_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  u1/hostif_fpga_psoc_xfc_raw_reg/Q
                         net (fo=2, routed)           0.344     2.077    hostif_fpga_psoc_xfc_raw_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.273     3.350 r  hostif_fpga_psoc_xfc_raw_OBUF_inst/O
                         net (fo=0)                   0.000     3.350    hostif_fpga_psoc_xfc_raw
    V8                                                                r  hostif_fpga_psoc_xfc_raw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.483ns  (logic 1.322ns (37.960%)  route 2.161ns (62.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y107       FDCE (Prop_fdce_C_Q)         0.141     1.732 r  u1/led_reg[3]/Q
                         net (fo=1, routed)           2.161     3.892    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.074 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.074    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.564ns  (logic 1.320ns (37.037%)  route 2.244ns (62.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.141     1.733 r  u1/led_reg[6]/Q
                         net (fo=1, routed)           2.244     3.977    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.179     5.156 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.156    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.630ns  (logic 1.396ns (38.462%)  route 2.234ns (61.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y106       FDCE (Prop_fdce_C_Q)         0.164     1.756 r  u1/led_reg[7]/Q
                         net (fo=1, routed)           2.234     3.989    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     5.221 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.221    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.358ns (37.384%)  route 2.275ns (62.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.141     1.733 r  u1/led_reg[0]/Q
                         net (fo=1, routed)           2.275     4.008    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.217     5.225 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.225    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.921ns  (logic 1.343ns (34.252%)  route 2.578ns (65.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y106       FDCE                                         r  u1/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y106       FDCE (Prop_fdce_C_Q)         0.164     1.756 r  u1/led_reg[2]/Q
                         net (fo=1, routed)           2.578     4.334    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     5.513 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.513    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.004ns  (logic 1.336ns (33.366%)  route 2.668ns (66.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.141     1.733 r  u1/led_reg[4]/Q
                         net (fo=1, routed)           2.668     4.401    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     5.596 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.596    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.204ns  (logic 1.326ns (25.472%)  route 3.879ns (74.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y107       FDCE                                         r  u1/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y107       FDCE (Prop_fdce_C_Q)         0.141     1.732 r  u1/led_reg[5]/Q
                         net (fo=1, routed)           3.879     5.610    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     6.795 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.795    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.261ns  (logic 1.354ns (25.730%)  route 3.907ns (74.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.647     1.592    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y106       FDCE                                         r  u1/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDCE (Prop_fdce_C_Q)         0.141     1.733 r  u1/led_reg[1]/Q
                         net (fo=1, routed)           3.907     5.640    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     6.853 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.853    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostif_psoc_data[7]
                            (input port)
  Destination:            u1/out_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.541ns  (logic 1.516ns (15.890%)  route 8.025ns (84.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  hostif_psoc_data[7] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  hostif_psoc_data_IBUF[7]_inst/O
                         net (fo=1, routed)           8.025     9.541    u1/D[7]
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/C

Slack:                    inf
  Source:                 hostif_psoc_data[2]
                            (input port)
  Destination:            u1/out_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.422ns  (logic 1.511ns (16.033%)  route 7.911ns (83.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  hostif_psoc_data[2] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[2]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  hostif_psoc_data_IBUF[2]_inst/O
                         net (fo=1, routed)           7.911     9.422    u1/D[2]
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/C

Slack:                    inf
  Source:                 hostif_psoc_data[1]
                            (input port)
  Destination:            u1/out_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.359ns  (logic 1.517ns (16.204%)  route 7.843ns (83.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  hostif_psoc_data[1] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[1]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  hostif_psoc_data_IBUF[1]_inst/O
                         net (fo=1, routed)           7.843     9.359    u1/D[1]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/C

Slack:                    inf
  Source:                 hostif_psoc_data[5]
                            (input port)
  Destination:            u1/out_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.515ns (16.360%)  route 7.747ns (83.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  hostif_psoc_data[5] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[5]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  hostif_psoc_data_IBUF[5]_inst/O
                         net (fo=1, routed)           7.747     9.262    u1/D[5]
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/C

Slack:                    inf
  Source:                 hostif_psoc_data[6]
                            (input port)
  Destination:            u1/out_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.256ns  (logic 1.518ns (16.401%)  route 7.738ns (83.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  hostif_psoc_data[6] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[6]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  hostif_psoc_data_IBUF[6]_inst/O
                         net (fo=1, routed)           7.738     9.256    u1/D[6]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/C

Slack:                    inf
  Source:                 hostif_psoc_data[4]
                            (input port)
  Destination:            u1/out_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.251ns  (logic 1.509ns (16.309%)  route 7.742ns (83.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  hostif_psoc_data[4] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[4]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  hostif_psoc_data_IBUF[4]_inst/O
                         net (fo=1, routed)           7.742     9.251    u1/D[4]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/C

Slack:                    inf
  Source:                 hostif_psoc_data[3]
                            (input port)
  Destination:            u1/out_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.235ns  (logic 1.514ns (16.396%)  route 7.721ns (83.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  hostif_psoc_data[3] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[3]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  hostif_psoc_data_IBUF[3]_inst/O
                         net (fo=1, routed)           7.721     9.235    u1/D[3]
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/C

Slack:                    inf
  Source:                 hostif_psoc_data[0]
                            (input port)
  Destination:            u1/out_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.114ns  (logic 1.523ns (16.708%)  route 7.591ns (83.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  hostif_psoc_data[0] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  hostif_psoc_data_IBUF[0]_inst/O
                         net (fo=1, routed)           7.591     9.114    u1/D[0]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_raw
                            (input port)
  Destination:            u1/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 1.093ns (24.583%)  route 3.353ns (75.417%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn_raw (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn_raw
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  cpu_resetn_raw_IBUF_inst/O
                         net (fo=1, routed)           3.353     4.321    u1/cpu_resetn_raw_IBUF
    SLICE_X163Y112       LUT2 (Prop_lut2_I1_O)        0.124     4.445 r  u1/reset_i_1/O
                         net (fo=1, routed)           0.000     4.445    u1/reset_i_1_n_0
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.709     5.209    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C

Slack:                    inf
  Source:                 hostif_psoc_fpga_xfc_raw
                            (input port)
  Destination:            u1/xfc_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.433ns  (logic 1.519ns (62.418%)  route 0.914ns (37.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  hostif_psoc_fpga_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_fpga_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  hostif_psoc_fpga_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.914     2.433    u1/hostif_psoc_fpga_xfc_raw
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.712     5.212    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostif_psoc_fpga_xfc_raw
                            (input port)
  Destination:            u1/xfc_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.286ns (45.160%)  route 0.347ns (54.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  hostif_psoc_fpga_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_fpga_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hostif_psoc_fpga_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.347     0.633    u1/hostif_psoc_fpga_xfc_raw
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.920     2.113    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y108       FDCE                                         r  u1/xfc_reg/C

Slack:                    inf
  Source:                 hostif_psoc_reset_raw
                            (input port)
  Destination:            u1/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.327ns (46.568%)  route 0.375ns (53.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  hostif_psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_reset_raw
    V7                   IBUF (Prop_ibuf_I_O)         0.282     0.282 r  hostif_psoc_reset_raw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.657    u1/hostif_psoc_reset_raw_IBUF
    SLICE_X163Y112       LUT2 (Prop_lut2_I0_O)        0.045     0.702 r  u1/reset_i_1/O
                         net (fo=1, routed)           0.000     0.702    u1/reset_i_1_n_0
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.917     2.110    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C

Slack:                    inf
  Source:                 hostif_psoc_data[0]
                            (input port)
  Destination:            u1/out_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.985ns  (logic 0.290ns (7.281%)  route 3.695ns (92.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  hostif_psoc_data[0] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[0]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  hostif_psoc_data_IBUF[0]_inst/O
                         net (fo=1, routed)           3.695     3.985    u1/D[0]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[0]/C

Slack:                    inf
  Source:                 hostif_psoc_data[3]
                            (input port)
  Destination:            u1/out_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.013ns  (logic 0.282ns (7.021%)  route 3.731ns (92.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  hostif_psoc_data[3] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[3]
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  hostif_psoc_data_IBUF[3]_inst/O
                         net (fo=1, routed)           3.731     4.013    u1/D[3]
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[3]/C

Slack:                    inf
  Source:                 hostif_psoc_data[4]
                            (input port)
  Destination:            u1/out_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.029ns  (logic 0.276ns (6.857%)  route 3.753ns (93.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  hostif_psoc_data[4] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[4]
    Y21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  hostif_psoc_data_IBUF[4]_inst/O
                         net (fo=1, routed)           3.753     4.029    u1/D[4]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[4]/C

Slack:                    inf
  Source:                 hostif_psoc_data[5]
                            (input port)
  Destination:            u1/out_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.039ns  (logic 0.283ns (7.002%)  route 3.756ns (92.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  hostif_psoc_data[5] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[5]
    AA21                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  hostif_psoc_data_IBUF[5]_inst/O
                         net (fo=1, routed)           3.756     4.039    u1/D[5]
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  u1/out_addr_reg[5]/C

Slack:                    inf
  Source:                 hostif_psoc_data[6]
                            (input port)
  Destination:            u1/out_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.045ns  (logic 0.286ns (7.059%)  route 3.760ns (92.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  hostif_psoc_data[6] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[6]
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hostif_psoc_data_IBUF[6]_inst/O
                         net (fo=1, routed)           3.760     4.045    u1/D[6]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[6]/C

Slack:                    inf
  Source:                 hostif_psoc_data[1]
                            (input port)
  Destination:            u1/out_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.057ns  (logic 0.284ns (7.003%)  route 3.773ns (92.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  hostif_psoc_data[1] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[1]
    AB21                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  hostif_psoc_data_IBUF[1]_inst/O
                         net (fo=1, routed)           3.773     4.057    u1/D[1]
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  u1/out_addr_reg[1]/C

Slack:                    inf
  Source:                 hostif_psoc_data[2]
                            (input port)
  Destination:            u1/out_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.089ns  (logic 0.278ns (6.802%)  route 3.811ns (93.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  hostif_psoc_data[2] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[2]
    AB20                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  hostif_psoc_data_IBUF[2]_inst/O
                         net (fo=1, routed)           3.811     4.089    u1/D[2]
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[2]/C

Slack:                    inf
  Source:                 hostif_psoc_data[7]
                            (input port)
  Destination:            u1/out_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.126ns  (logic 0.284ns (6.872%)  route 3.843ns (93.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  hostif_psoc_data[7] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  hostif_psoc_data_IBUF[7]_inst/O
                         net (fo=1, routed)           3.843     4.126    u1/D[7]
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X158Y108       FDRE                                         r  u1/out_addr_reg[7]/C





