
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 2013.4 EDK_2013.4.20131205
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

/* Definitions for driver AXIPMON */
#define XPAR_XAXIPMON_NUM_INSTANCES 1

/* Definitions for peripheral AXI_PERF_MON_0 */
#define XPAR_AXI_PERF_MON_0_DEVICE_ID 0
#define XPAR_AXI_PERF_MON_0_BASEADDR 0x44A50000
#define XPAR_AXI_PERF_MON_0_HIGHADDR 0x44A5FFFF
#define XPAR_AXI_PERF_MON_0_GLOBAL_COUNT_WIDTH 32
#define XPAR_AXI_PERF_MON_0_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXI_PERF_MON_0_ENABLE_EVENT_COUNT 1
#define XPAR_AXI_PERF_MON_0_NUM_MONITOR_SLOTS 1
#define XPAR_AXI_PERF_MON_0_NUM_OF_COUNTERS 6
#define XPAR_AXI_PERF_MON_0_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXI_PERF_MON_0_ENABLE_EVENT_LOG 0
#define XPAR_AXI_PERF_MON_0_FIFO_AXIS_DEPTH 32
#define XPAR_AXI_PERF_MON_0_FIFO_AXIS_TDATA_WIDTH 56
#define XPAR_AXI_PERF_MON_0_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXI_PERF_MON_0_METRIC_COUNT_SCALE 1
#define XPAR_AXI_PERF_MON_0_ENABLE_ADVANCED 1
#define XPAR_AXI_PERF_MON_0_ENABLE_PROFILE 0
#define XPAR_AXI_PERF_MON_0_ENABLE_TRACE 0


/******************************************************************/

/* Canonical definitions for peripheral AXI_PERF_MON_0 */
#define XPAR_AXIPMON_0_DEVICE_ID XPAR_AXI_PERF_MON_0_DEVICE_ID
#define XPAR_AXIPMON_0_BASEADDR 0x44A50000
#define XPAR_AXIPMON_0_HIGHADDR 0x44A5FFFF
#define XPAR_AXIPMON_0_GLOBAL_COUNT_WIDTH 32
#define XPAR_AXIPMON_0_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_0_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_0_NUM_MONITOR_SLOTS 1
#define XPAR_AXIPMON_0_NUM_OF_COUNTERS 6
#define XPAR_AXIPMON_0_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_0_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_0_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_0_FIFO_AXIS_TDATA_WIDTH 56
#define XPAR_AXIPMON_0_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_0_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_0_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_0_ENABLE_PROFILE 0
#define XPAR_AXIPMON_0_ENABLE_TRACE 0


/******************************************************************/

/* Definitions for driver MIG_7SERIES */
#define XPAR_XMIG7SERIES_NUM_INSTANCES 1

/* Definitions for peripheral MEMORY_SUBSYSTEM_MIG_1 */
#define XPAR_MEMORY_SUBSYSTEM_MIG_1_DEVICE_ID 0


/******************************************************************/


/* Definitions for peripheral MEMORY_SUBSYSTEM_MIG_1 */
#define XPAR_MEMORY_SUBSYSTEM_MIG_1_BASEADDR 0x80000000
#define XPAR_MEMORY_SUBSYSTEM_MIG_1_HIGHADDR 0xBFFFFFFF


/******************************************************************/

/* Canonical definitions for peripheral MEMORY_SUBSYSTEM_MIG_1 */
#define XPAR_MIG7SERIES_0_DEVICE_ID XPAR_MEMORY_SUBSYSTEM_MIG_1_DEVICE_ID
#define XPAR_MIG7SERIES_0_BASEADDR 0x80000000
#define XPAR_MIG7SERIES_0_HIGHADDR 0xBFFFFFFF


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_BASEADDR 0x40600000
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_HIGHADDR 0x4060FFFF
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_DEVICE_ID 0
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_BAUDRATE 9600
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_USE_PARITY 0
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_ODD_PARITY 0
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_DATA_BITS 8


/* Definitions for peripheral PROCESSOR_SUBSYSTEM_MDM_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_BASEADDR 0x41400000
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_HIGHADDR 0x41400FFF
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_DEVICE_ID 1
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_BAUDRATE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_USE_PARITY 0
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_ODD_PARITY 0
#define XPAR_PROCESSOR_SUBSYSTEM_MDM_1_DATA_BITS 0


/******************************************************************/

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_UARTLITE_0_BAUDRATE 9600
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8
#define XPAR_UARTLITE_0_SIO_CHAN 0

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_MDM_1 */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_MDM_1_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x41400000
#define XPAR_UARTLITE_1_HIGHADDR 0x41400FFF
#define XPAR_UARTLITE_1_BAUDRATE 0
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 0
#define XPAR_UARTLITE_1_DATA_BITS 0
#define XPAR_UARTLITE_1_SIO_CHAN 0


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_DEVICE_ID 0
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_BASEADDR 0x40800000
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_HIGHADDR 0x4080FFFF
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_TEN_BIT_ADR 0
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_GPO_WIDTH 3


/******************************************************************/

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1 */
#define XPAR_IIC_0_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x40800000
#define XPAR_IIC_0_HIGHADDR 0x4080FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 3


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 5
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_DEVICE_ID 0
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_BASEADDR 0x41200000
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_HIGHADDR 0x4120FFFF
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_KIND_OF_INTR 0xFFFFFFF0
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_HAS_FAST 1
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_IVAR_RESET_VALUE 0x00000010
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_NUM_INTR_INPUTS 5


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_DEVICE_ID
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_IRQ_MASK 0X000001
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_IRQ_INTR 0
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_IIC2INTC_IRPT_MASK 0X000002
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_IIC2INTC_IRPT_INTR 1
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_INTERRUPT_MASK 0X000004
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_INTERRUPT_INTR 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_IRQ_MASK 0X000008
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_IRQ_INTR 3
#define XPAR_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_INTERRUPT_MASK 0X000010
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_INTERRUPT_INTR 4

/******************************************************************/

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1 */
#define XPAR_INTC_0_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x41200000
#define XPAR_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFF0
#define XPAR_INTC_0_HAS_FAST 1
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x00000010
#define XPAR_INTC_0_NUM_INTR_INPUTS 5
#define XPAR_INTC_0_INTC_TYPE 0

#define XPAR_INTC_0_OSD_0_VEC_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_IRQ_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_IIC_1_IIC2INTC_IRPT_INTR
#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_INTERRUPT_INTR
#define XPAR_INTC_0_VTC_0_VEC_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_IRQ_INTR
#define XPAR_INTC_0_UARTLITE_0_VEC_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_INTC_1_PROCESSOR_SUBSYSTEM_AXI_UARTLITE_1_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_DEVICE_ID 0
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_BASEADDR 0x41C00000
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_HIGHADDR 0x41C0FFFF
#define XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_CLOCK_FREQ_HZ 50000000


/******************************************************************/

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1 */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x41C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x41C0FFFF
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_PROCESSOR_SUBSYSTEM_INTERCONNECT_AXI_TIMER_1_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 2

/* Definitions for peripheral PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_DEVICE_ID 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_ECC 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_FAULT_INJECT 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_CE_FAILING_REGISTERS 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_UE_FAILING_REGISTERS 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_ECC_STATUS_REGISTERS 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_CE_COUNTER_WIDTH 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_ECC_ONOFF_REGISTER 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_WRITE_ACCESS 2
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_BASEADDR 0x00000000
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_HIGHADDR 0x0001FFFF
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2 */
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_DEVICE_ID 1
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_ECC 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_FAULT_INJECT 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_CE_FAILING_REGISTERS 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_UE_FAILING_REGISTERS 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_ECC_STATUS_REGISTERS 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_CE_COUNTER_WIDTH 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_ECC_ONOFF_REGISTER 0
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_ECC_ONOFF_RESET_VALUE 1
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_WRITE_ACCESS 2
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_BASEADDR 0x00000000
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_HIGHADDR 0x0001FFFF
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/******************************************************************/

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1 */
#define XPAR_BRAM_0_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_1_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_0_WRITE_ACCESS 2
#define XPAR_BRAM_0_BASEADDR 0x00000000
#define XPAR_BRAM_0_HIGHADDR 0x0001FFFF

/* Canonical definitions for peripheral PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2 */
#define XPAR_BRAM_1_DEVICE_ID XPAR_PROCESSOR_SUBSYSTEM_LMB_BRAM_IF_CNTLR_2_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_1_WRITE_ACCESS 2
#define XPAR_BRAM_1_BASEADDR 0x00000000
#define XPAR_BRAM_1_HIGHADDR 0x0001FFFF


/******************************************************************/

/* Definitions for driver AXIVDMA */
#define XPAR_XAXIVDMA_NUM_INSTANCES 1

/* Definitions for peripheral VIDEO_PIPELINE_AXI_VDMA_1 */
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_DEVICE_ID 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_BASEADDR 0x44A10000
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_HIGHADDR 0x44A1FFFF
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_NUM_FSTORES 3
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_INCLUDE_MM2S 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_INCLUDE_MM2S_DRE 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_INCLUDE_S2MM 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_INCLUDE_S2MM_DRE 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_MM2S_GENLOCK_MODE 3
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_S2MM_GENLOCK_MODE 2
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_INCLUDE_SG 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_VIDPRMTR_READS 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_USE_FSYNC 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_FLUSH_ON_FSYNC 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_MM2S_LINEBUFFER_DEPTH 1024
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_S2MM_LINEBUFFER_DEPTH 1024
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_S2MM_SOF_ENABLE 1
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_M_AXIS_MM2S_TDATA_WIDTH 24
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_S_AXIS_S2MM_TDATA_WIDTH 24
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_1 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_5 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_6 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_7 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_9 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_13 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_14 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_INFO_15 0
#define XPAR_VIDEO_PIPELINE_AXI_VDMA_1_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Canonical definitions for peripheral VIDEO_PIPELINE_AXI_VDMA_1 */
#define XPAR_AXIVDMA_0_DEVICE_ID XPAR_VIDEO_PIPELINE_AXI_VDMA_1_DEVICE_ID
#define XPAR_AXIVDMA_0_BASEADDR 0x44A10000
#define XPAR_AXIVDMA_0_HIGHADDR 0x44A1FFFF
#define XPAR_AXIVDMA_0_NUM_FSTORES 3
#define XPAR_AXIVDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIVDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIVDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIVDMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIVDMA_0_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_MODE 3
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_MODE 2
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_INCLUDE_SG 0
#define XPAR_AXIVDMA_0_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXIVDMA_0_USE_FSYNC 1
#define XPAR_AXIVDMA_0_FLUSH_ON_FSYNC 1
#define XPAR_AXIVDMA_0_MM2S_LINEBUFFER_DEPTH 1024
#define XPAR_AXIVDMA_0_S2MM_LINEBUFFER_DEPTH 1024
#define XPAR_AXIVDMA_0_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXIVDMA_0_S2MM_SOF_ENABLE 1
#define XPAR_AXIVDMA_0_M_AXIS_MM2S_TDATA_WIDTH 24
#define XPAR_AXIVDMA_0_S_AXIS_S2MM_TDATA_WIDTH 24
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_6 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_7 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_14 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_15 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_ALL 0


/******************************************************************/


/* Definitions for peripheral VIDEO_PIPELINE_V_TPG_1 */
#define XPAR_VIDEO_PIPELINE_V_TPG_1_BASEADDR 0x44A00000
#define XPAR_VIDEO_PIPELINE_V_TPG_1_HIGHADDR 0x44A0FFFF


/******************************************************************/

/* Canonical definitions for peripheral VIDEO_PIPELINE_V_TPG_1 */
#define XPAR_TPG_0_BASEADDR 0x44A00000
#define XPAR_TPG_0_HIGHADDR 0x44A0FFFF


/******************************************************************/

/* Definitions for driver CRESAMPLE */
#define XPAR_CRESAMPLE_NUM_INSTANCES 1

/* Definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0 */
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_BASEADDR 0x44A60000
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_HIGHADDR 0x44A6FFFF
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_DEVICE_ID 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_S_AXIS_VIDEO_FORMAT 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_M_AXIS_VIDEO_FORMAT 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_M_AXIS_VIDEO_TDATA_WIDTH 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_HAS_AXI4_LITE 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_HAS_DEBUG 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_HAS_INTC_IF 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_MAX_COLS 1920
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_ACTIVE_COLS 1920
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_ACTIVE_ROWS 1080
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_CHROMA_PARITY 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_FIELD_PARITY 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_INTERLACED 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_NUM_H_TAPS 3
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_NUM_V_TAPS 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_CONVERT_TYPE 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_COEF_WIDTH 16


/******************************************************************/

/* Canonical definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0 */
#define XPAR_CRESAMPLE_0_DEVICE_ID XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_CRESAMPLE_0_DEVICE_ID
#define XPAR_CRESAMPLE_0_BASEADDR 0x44A60000
#define XPAR_CRESAMPLE_0_HIGHADDR 0x44A6FFFF
#define XPAR_CRESAMPLE_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_CRESAMPLE_0_S_AXIS_VIDEO_FORMAT 1
#define XPAR_CRESAMPLE_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_CRESAMPLE_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_CRESAMPLE_0_M_AXIS_VIDEO_FORMAT 0
#define XPAR_CRESAMPLE_0_M_AXIS_VIDEO_TDATA_WIDTH 16
#define XPAR_CRESAMPLE_0_HAS_AXI4_LITE 1
#define XPAR_CRESAMPLE_0_HAS_DEBUG 0
#define XPAR_CRESAMPLE_0_HAS_INTC_IF 0
#define XPAR_CRESAMPLE_0_MAX_COLS 1920
#define XPAR_CRESAMPLE_0_ACTIVE_COLS 1920
#define XPAR_CRESAMPLE_0_ACTIVE_ROWS 1080
#define XPAR_CRESAMPLE_0_CHROMA_PARITY 1
#define XPAR_CRESAMPLE_0_FIELD_PARITY 1
#define XPAR_CRESAMPLE_0_INTERLACED 0
#define XPAR_CRESAMPLE_0_NUM_H_TAPS 3
#define XPAR_CRESAMPLE_0_NUM_V_TAPS 0
#define XPAR_CRESAMPLE_0_CONVERT_TYPE 1
#define XPAR_CRESAMPLE_0_COEF_WIDTH 16


/******************************************************************/

/* Definitions for driver OSD */
#define XPAR_XOSD_NUM_INSTANCES 1

/* Definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1 */
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_DEVICE_ID 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_BASEADDR 0x44A20000
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_HIGHADDR 0x44A2FFFF
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_NUM_LAYERS 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_TYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_TYPE 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER0_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER1_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER2_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER3_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER4_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER5_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER6_TEXT_MAX_STRING_LENGTH 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_IMEM_SIZE 48
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_INS_BOX_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_INS_LINE_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_INS_TEXT_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_CLUT_SIZE 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_CLUT_MEMTYPE 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_FONT_NUM_CHARS 96
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_FONT_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_FONT_HEIGHT 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_FONT_BPP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_FONT_ASCII_OFFSET 32
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_TEXT_NUM_STRINGS 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_LAYER7_TEXT_MAX_STRING_LENGTH 32


/******************************************************************/

/* Canonical definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1 */
#define XPAR_OSD_0_DEVICE_ID XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_OSD_1_DEVICE_ID
#define XPAR_OSD_0_BASEADDR 0x44A20000
#define XPAR_OSD_0_HIGHADDR 0x44A2FFFF
#define XPAR_OSD_0_NUM_LAYERS 1
#define XPAR_OSD_0_LAYER0_TYPE 2
#define XPAR_OSD_0_LAYER1_TYPE 0
#define XPAR_OSD_0_LAYER2_TYPE 0
#define XPAR_OSD_0_LAYER3_TYPE 0
#define XPAR_OSD_0_LAYER4_TYPE 0
#define XPAR_OSD_0_LAYER5_TYPE 0
#define XPAR_OSD_0_LAYER6_TYPE 0
#define XPAR_OSD_0_LAYER7_TYPE 0
#define XPAR_OSD_0_LAYER0_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER0_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER0_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER0_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER0_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER0_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER0_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER0_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER0_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER0_FONT_BPP 1
#define XPAR_OSD_0_LAYER0_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER0_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER0_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER1_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER1_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER1_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER1_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER1_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER1_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER1_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER1_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER1_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER1_FONT_BPP 1
#define XPAR_OSD_0_LAYER1_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER1_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER1_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER2_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER2_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER2_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER2_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER2_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER2_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER2_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER2_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER2_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER2_FONT_BPP 1
#define XPAR_OSD_0_LAYER2_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER2_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER2_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER3_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER3_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER3_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER3_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER3_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER3_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER3_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER3_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER3_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER3_FONT_BPP 1
#define XPAR_OSD_0_LAYER3_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER3_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER3_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER4_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER4_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER4_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER4_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER4_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER4_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER4_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER4_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER4_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER4_FONT_BPP 1
#define XPAR_OSD_0_LAYER4_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER4_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER4_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER5_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER5_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER5_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER5_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER5_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER5_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER5_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER5_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER5_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER5_FONT_BPP 1
#define XPAR_OSD_0_LAYER5_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER5_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER5_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER6_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER6_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER6_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER6_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER6_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER6_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER6_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER6_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER6_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER6_FONT_BPP 1
#define XPAR_OSD_0_LAYER6_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER6_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER6_TEXT_MAX_STRING_LENGTH 32
#define XPAR_OSD_0_LAYER7_IMEM_SIZE 48
#define XPAR_OSD_0_LAYER7_INS_BOX_EN 1
#define XPAR_OSD_0_LAYER7_INS_LINE_EN 0
#define XPAR_OSD_0_LAYER7_INS_TEXT_EN 1
#define XPAR_OSD_0_LAYER7_CLUT_SIZE 16
#define XPAR_OSD_0_LAYER7_CLUT_MEMTYPE 2
#define XPAR_OSD_0_LAYER7_FONT_NUM_CHARS 96
#define XPAR_OSD_0_LAYER7_FONT_WIDTH 8
#define XPAR_OSD_0_LAYER7_FONT_HEIGHT 8
#define XPAR_OSD_0_LAYER7_FONT_BPP 1
#define XPAR_OSD_0_LAYER7_FONT_ASCII_OFFSET 32
#define XPAR_OSD_0_LAYER7_TEXT_NUM_STRINGS 8
#define XPAR_OSD_0_LAYER7_TEXT_MAX_STRING_LENGTH 32


/******************************************************************/

/* Definitions for driver RGB2YCRCB */
#define XPAR_RGB2YCRCB_NUM_INSTANCES 1

/* Definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0 */
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_BASEADDR 0x44A40000
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_HIGHADDR 0x44A4FFFF
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_DEVICE_ID 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_M_AXIS_VIDEO_FORMAT 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_HAS_AXI4_LITE 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_HAS_DEBUG 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_HAS_INTC_IF 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_MAX_COLS 1920
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_ACTIVE_COLS 1920
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_ACTIVE_ROWS 1080
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_HAS_CLIP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_HAS_CLAMP 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_ACOEF 19595
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_BCOEF 7471
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CCOEF 46727
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_DCOEF 36962
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_YOFFSET 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CBOFFSET 128
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CROFFSET 128
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_YMAX 240
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_YMIN 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CBMAX 240
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CBMIN 16
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CRMAX 240
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_CRMIN 16


/******************************************************************/

/* Canonical definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0 */
#define XPAR_RGB2YCRCB_0_DEVICE_ID XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_RGB2YCRCB_0_DEVICE_ID
#define XPAR_RGB2YCRCB_0_BASEADDR 0x44A40000
#define XPAR_RGB2YCRCB_0_HIGHADDR 0x44A4FFFF
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_FORMAT 1
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_RGB2YCRCB_0_HAS_AXI4_LITE 1
#define XPAR_RGB2YCRCB_0_HAS_DEBUG 0
#define XPAR_RGB2YCRCB_0_HAS_INTC_IF 0
#define XPAR_RGB2YCRCB_0_MAX_COLS 1920
#define XPAR_RGB2YCRCB_0_ACTIVE_COLS 1920
#define XPAR_RGB2YCRCB_0_ACTIVE_ROWS 1080
#define XPAR_RGB2YCRCB_0_HAS_CLIP 1
#define XPAR_RGB2YCRCB_0_HAS_CLAMP 1
#define XPAR_RGB2YCRCB_0_ACOEF 19595
#define XPAR_RGB2YCRCB_0_BCOEF 7471
#define XPAR_RGB2YCRCB_0_CCOEF 46727
#define XPAR_RGB2YCRCB_0_DCOEF 36962
#define XPAR_RGB2YCRCB_0_YOFFSET 16
#define XPAR_RGB2YCRCB_0_CBOFFSET 128
#define XPAR_RGB2YCRCB_0_CROFFSET 128
#define XPAR_RGB2YCRCB_0_YMAX 240
#define XPAR_RGB2YCRCB_0_YMIN 16
#define XPAR_RGB2YCRCB_0_CBMAX 240
#define XPAR_RGB2YCRCB_0_CBMIN 16
#define XPAR_RGB2YCRCB_0_CRMAX 240
#define XPAR_RGB2YCRCB_0_CRMIN 16


/******************************************************************/

/* Definitions for driver VTC */
#define XPAR_XVTC_NUM_INSTANCES 1

/* Definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_TC_1 */
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DEVICE_ID 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_BASEADDR 0x44A30000
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_HIGHADDR 0x44A3FFFF
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_GENERATE_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DETECT_EN 0
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DET_HSYNC_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DET_VSYNC_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DET_HBLANK_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DET_VBLANK_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DET_AVIDEO_EN 1
#define XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DET_ACHROMA_EN 0


/******************************************************************/

/* Canonical definitions for peripheral VIDEO_PIPELINE_VIDEO_OUT_V_TC_1 */
#define XPAR_VTC_0_DEVICE_ID XPAR_VIDEO_PIPELINE_VIDEO_OUT_V_TC_1_DEVICE_ID
#define XPAR_VTC_0_BASEADDR 0x44A30000
#define XPAR_VTC_0_HIGHADDR 0x44A3FFFF
#define XPAR_VTC_0_GENERATE_EN 1
#define XPAR_VTC_0_DETECT_EN 0
#define XPAR_VTC_0_DET_HSYNC_EN 1
#define XPAR_VTC_0_DET_VSYNC_EN 1
#define XPAR_VTC_0_DET_HBLANK_EN 1
#define XPAR_VTC_0_DET_VBLANK_EN 1
#define XPAR_VTC_0_DET_AVIDEO_EN 1
#define XPAR_VTC_0_DET_ACHROMA_EN 0


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral PROCESSOR_SUBSYSTEM_MICROBLAZE_1 */
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_SCO 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_FREQ 100000000
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_CONFIG_RESET 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_FAULT_TOLERANT 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ECC_USE_CE_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_LOCKSTEP_SLAVE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DATA_SIZE 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_AVOID_PRIMITIVES 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_AREA_OPTIMIZED 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_OPTIMIZATION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_INTERCONNECT 2
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_BASE_VECTORS 0x00000000
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DP_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IP_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_D_LMB 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_D_AXI 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_I_LMB 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_I_AXI 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_MSR_INSTR 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_PCMP_INSTR 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_BARREL 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_DIV 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_HW_MUL 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_FPU 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_REORDER_INSTR 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_UNALIGNED_EXCEPTIONS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ILL_OPCODE_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DIV_ZERO_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_FPU_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_FSL_EXCEPTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_STACK_PROTECTION 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_INTERRUPT 2
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_EXT_BRK 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_EXT_NM_BRK 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_MMU 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_MMU_DTLB_SIZE 4
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_MMU_ITLB_SIZE 2
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_MMU_TLB_ACCESS 3
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_MMU_ZONES 16
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_MMU_PRIVILEGED_INSTR 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_BRANCH_TARGET_CACHE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_PC_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_PVR 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_PVR_USER1 0x00
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_PVR_USER2 0x00000000
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DYNAMIC_BUS_SIZING 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_RESET_MSR 0x00000000
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_OPCODE_0X0_ILLEGAL 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DEBUG_ENABLED 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_NUMBER_OF_PC_BRK 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_INTERRUPT_IS_EDGE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_EDGE_IS_POSITIVE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ASYNC_INTERRUPT 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_FSL_LINKS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_EXTENDED_FSL_INSTR 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M0_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S0_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M1_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S1_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M2_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S2_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M3_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S3_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M4_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S4_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M5_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S5_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M6_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S6_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M7_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S7_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M8_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S8_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M9_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S9_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M10_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S10_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M11_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S11_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M12_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S12_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M13_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S13_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M14_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S14_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M15_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S15_AXIS_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_BASEADDR 0x80000000
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_ICACHE 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ALLOW_ICACHE_WR 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ADDR_TAG_BITS 17
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_CACHE_BYTE_SIZE 16384
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_LINE_LEN 4
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_ALWAYS_USED 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_STREAMS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_VICTIMS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ICACHE_DATA_WIDTH 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_USER_VALUE 31
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_BASEADDR 0x80000000
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_USE_DCACHE 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ALLOW_DCACHE_WR 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_ADDR_TAG 17
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_BYTE_SIZE 16384
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_LINE_LEN 4
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_ALWAYS_USED 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_USE_WRITEBACK 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_VICTIMS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_DCACHE_DATA_WIDTH 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_DATA_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_USER_VALUE 31
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_TRACE 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_LOCKSTEP_SELECT 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ENABLE_DISCRETE_PORTS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_DC_USER_SIGNALS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M_AXI_IC_USER_SIGNALS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_G_TEMPLATE_LIST 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_G_USE_EXCEPTIONS 0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M0_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S0_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M1_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S1_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M2_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S2_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M3_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S3_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M4_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S4_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M5_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S5_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M6_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S6_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M7_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S7_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M8_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S8_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M9_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S9_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M10_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S10_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M11_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S11_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M12_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S12_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M13_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S13_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M14_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S14_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_M15_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_S15_AXIS_PROTOCOL GENERIC
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_COMPONENT_NAME design_1_microblaze_1_0
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_ENDIANNESS 1
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_EDK_IPTYPE PROCESSOR
#define XPAR_PROCESSOR_SUBSYSTEM_MICROBLAZE_1_EDK_SPECIAL microblaze

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_USE_CONFIG_RESET 0
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 2
#define XPAR_MICROBLAZE_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 0
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 0
#define XPAR_MICROBLAZE_ASYNC_INTERRUPT 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 17
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 17
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_TRACE 0
#define XPAR_MICROBLAZE_LOCKSTEP_SELECT 0
#define XPAR_MICROBLAZE_ENABLE_DISCRETE_PORTS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_IC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_G_TEMPLATE_LIST 0
#define XPAR_MICROBLAZE_G_USE_EXCEPTIONS 0
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_COMPONENT_NAME design_1_microblaze_1_0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_EDK_IPTYPE PROCESSOR
#define XPAR_MICROBLAZE_EDK_SPECIAL microblaze
#define XPAR_MICROBLAZE_HW_VER "9.2"

/******************************************************************/

