

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46'
================================================================
* Date:           Tue Feb 27 22:18:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max |   Type  |
    +---------+---------+-----------+----------+------+------+---------+
    |     1218|     6082|  24.360 us|  0.122 ms|  1218|  6082|       no|
    +---------+---------+-----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_52_3_VITIS_LOOP_54_4  |     1216|     6080|        20|         19|          1|  64 ~ 320|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     789|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|      84|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     257|    -|
|Register         |        -|     -|     634|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     634|    1130|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32ns_32s_48_1_1_U64  |mul_32ns_32s_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32ns_32s_48_1_1_U66  |mul_32ns_32s_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_45_1_1_U63  |mul_32s_32ns_45_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_45_1_1_U65  |mul_32s_32ns_45_1_1  |        0|   3|  0|  21|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  12|  0|  84|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add44_u0_32fixp_3_fu_667_p2         |         +|   0|  0|  32|          32|          32|
    |empty_24_fu_275_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_25_fu_281_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_31_fu_462_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_34_fu_488_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_37_fu_528_p2                  |         +|   0|  0|  71|          64|          64|
    |indvar_flatten_next306_fu_313_p2    |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next63_fu_554_p2         |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next70_dup321_fu_336_p2  |         +|   0|  0|  13|           5|           1|
    |p_mid1297_fu_368_p2                 |         +|   0|  0|  71|          64|          64|
    |p_mid1299_fu_374_p2                 |         +|   0|  0|  71|          64|          64|
    |tmp4_fu_662_p2                      |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |exitcond6811327_fu_322_p2           |      icmp|   0|  0|   9|           5|           5|
    |exitcond_flatten307_fu_307_p2       |      icmp|   0|  0|  11|           9|           9|
    |empty_28_fu_390_p3                  |    select|   0|  0|  62|           1|          62|
    |empty_29_fu_418_p3                  |    select|   0|  0|  62|           1|          62|
    |indvars_iv62_mid2_fu_328_p3         |    select|   0|  0|   5|           1|           1|
    |indvars_iv69_cast_mid2_fu_346_p3    |    select|   0|  0|   4|           1|           4|
    |indvars_iv69_mid2_fu_436_p3         |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 789|         564|         678|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  97|         20|    1|         20|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten305_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvars_iv62_load       |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvars_iv69_load       |   9|          2|    5|         10|
    |gmem_blk_n_AR                            |   9|          2|    1|          2|
    |gmem_blk_n_AW                            |   9|          2|    1|          2|
    |gmem_blk_n_B                             |   9|          2|    1|          2|
    |gmem_blk_n_R                             |   9|          2|    1|          2|
    |gmem_blk_n_W                             |   9|          2|    1|          2|
    |indvar_flatten305_fu_116                 |   9|          2|    9|         18|
    |indvars_iv62_fu_108                      |   9|          2|    5|         10|
    |indvars_iv69_fu_112                      |   9|          2|    5|         10|
    |m_axi_gmem_ARADDR                        |  25|          6|   64|        384|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 257|         56|  112|        498|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  19|   0|   19|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond_flatten307_reg_713  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_753     |  32|   0|   32|          0|
    |gmem_addr_1_reg_723          |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_758     |  32|   0|   32|          0|
    |gmem_addr_2_reg_729          |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_768     |  32|   0|   32|          0|
    |gmem_addr_3_reg_735          |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_778     |  32|   0|   32|          0|
    |gmem_addr_4_reg_741          |  64|   0|   64|          0|
    |gmem_addr_read_reg_748       |  32|   0|   32|          0|
    |gmem_addr_reg_717            |  64|   0|   64|          0|
    |indvar_flatten305_fu_116     |   9|   0|    9|          0|
    |indvars_iv62_fu_108          |   5|   0|    5|          0|
    |indvars_iv69_fu_112          |   5|   0|    5|          0|
    |mul28_u0_32fixp_3_reg_763    |  32|   0|   32|          0|
    |mul38_u0_32fixp_3_reg_773    |  32|   0|   32|          0|
    |p_cast21_cast_reg_707        |  32|   0|   45|         13|
    |tmp_6_reg_783                |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 634|   0|  647|         13|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                             gmem|       pointer|
|tmp_15               |   in|    4|     ap_none|                                           tmp_15|        scalar|
|B                    |   in|   64|     ap_none|                                                B|        scalar|
|A                    |   in|   64|     ap_none|                                                A|        scalar|
|bound288             |   in|    9|     ap_none|                                         bound288|        scalar|
|indvars_iv73         |   in|    5|     ap_none|                                     indvars_iv73|        scalar|
|p_cast21             |   in|   32|     ap_none|                                         p_cast21|        scalar|
|C                    |   in|   64|     ap_none|                                                C|        scalar|
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 19, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv62 = alloca i32 1"   --->   Operation 23 'alloca' 'indvars_iv62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv69 = alloca i32 1"   --->   Operation 24 'alloca' 'indvars_iv69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten305 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 26 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast21"   --->   Operation 27 'read' 'p_cast21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv73_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv73"   --->   Operation 28 'read' 'indvars_iv73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bound288_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %bound288"   --->   Operation 29 'read' 'bound288_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 30 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 31 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_15_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tmp_15"   --->   Operation 32 'read' 'tmp_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast21_cast = zext i32 %p_cast21_read"   --->   Operation 33 'zext' 'p_cast21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten305"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv69"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv62"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45.3"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvars_iv69_load = load i5 %indvars_iv69"   --->   Operation 39 'load' 'indvars_iv69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten305_load = load i9 %indvar_flatten305"   --->   Operation 40 'load' 'indvar_flatten305_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv69_load"   --->   Operation 43 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_15_read, i4 %empty, i2 0"   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast95 = zext i10 %tmp_s"   --->   Operation 45 'zext' 'p_cast95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.81ns)   --->   "%empty_24 = add i64 %p_cast95, i64 %B_read"   --->   Operation 46 'add' 'empty_24' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%empty_25 = add i64 %p_cast95, i64 %A_read"   --->   Operation 47 'add' 'empty_25' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_24, i32 2, i32 63"   --->   Operation 48 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_25, i32 2, i32 63"   --->   Operation 49 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.90ns)   --->   "%exitcond_flatten307 = icmp_eq  i9 %indvar_flatten305_load, i9 %bound288_read"   --->   Operation 50 'icmp' 'exitcond_flatten307' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%indvar_flatten_next306 = add i9 %indvar_flatten305_load, i9 1"   --->   Operation 51 'add' 'indvar_flatten_next306' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten307, void %for.inc48.3, void %for.inc51.3.exitStub"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv62_load = load i5 %indvars_iv62"   --->   Operation 53 'load' 'indvars_iv62_load' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.87ns)   --->   "%exitcond6811327 = icmp_eq  i5 %indvars_iv62_load, i5 %indvars_iv73_read"   --->   Operation 54 'icmp' 'exitcond6811327' <Predicate = (!exitcond_flatten307)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.62ns)   --->   "%indvars_iv62_mid2 = select i1 %exitcond6811327, i5 0, i5 %indvars_iv62_load"   --->   Operation 55 'select' 'indvars_iv62_mid2' <Predicate = (!exitcond_flatten307)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.09ns)   --->   "%indvars_iv_next70_dup321 = add i5 %indvars_iv69_load, i5 1"   --->   Operation 56 'add' 'indvars_iv_next70_dup321' <Predicate = (!exitcond_flatten307)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_27 = trunc i5 %indvars_iv_next70_dup321"   --->   Operation 57 'trunc' 'empty_27' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.58ns)   --->   "%indvars_iv69_cast_mid2 = select i1 %exitcond6811327, i4 %empty_27, i4 %empty"   --->   Operation 58 'select' 'indvars_iv69_cast_mid2' <Predicate = (!exitcond_flatten307)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_15_read, i4 %empty_27, i2 0"   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast95_mid1 = zext i10 %tmp_1"   --->   Operation 60 'zext' 'p_cast95_mid1' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.81ns)   --->   "%p_mid1297 = add i64 %p_cast95_mid1, i64 %B_read"   --->   Operation 61 'add' 'p_mid1297' <Predicate = (!exitcond_flatten307)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.81ns)   --->   "%p_mid1299 = add i64 %p_cast95_mid1, i64 %A_read"   --->   Operation 62 'add' 'p_mid1299' <Predicate = (!exitcond_flatten307)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast69_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1297, i32 2, i32 63"   --->   Operation 63 'partselect' 'p_cast69_mid1' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.62ns)   --->   "%empty_28 = select i1 %exitcond6811327, i62 %p_cast69_mid1, i62 %p_cast"   --->   Operation 64 'select' 'empty_28' <Predicate = (!exitcond_flatten307)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_load_19_cast_mid2_v = sext i62 %empty_28"   --->   Operation 65 'sext' 'gmem_load_19_cast_mid2_v' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %gmem_load_19_cast_mid2_v"   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast70_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1299, i32 2, i32 63"   --->   Operation 67 'partselect' 'p_cast70_mid1' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.62ns)   --->   "%empty_29 = select i1 %exitcond6811327, i62 %p_cast70_mid1, i62 %p_cast1"   --->   Operation 68 'select' 'empty_29' <Predicate = (!exitcond_flatten307)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%gmem_load_20_cast_mid2_v = sext i62 %empty_29"   --->   Operation 69 'sext' 'gmem_load_20_cast_mid2_v' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %gmem_load_20_cast_mid2_v"   --->   Operation 70 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.62ns)   --->   "%indvars_iv69_mid2 = select i1 %exitcond6811327, i5 %indvars_iv_next70_dup321, i5 %indvars_iv69_load"   --->   Operation 71 'select' 'indvars_iv69_mid2' <Predicate = (!exitcond_flatten307)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty_30 = trunc i5 %indvars_iv62_mid2"   --->   Operation 72 'trunc' 'empty_30' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %empty_30, i4 %indvars_iv69_cast_mid2, i2 0"   --->   Operation 73 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast96 = zext i10 %tmp_2"   --->   Operation 74 'zext' 'p_cast96' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%empty_31 = add i64 %p_cast96, i64 %A_read"   --->   Operation 75 'add' 'empty_31' <Predicate = (!exitcond_flatten307)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63"   --->   Operation 76 'partselect' 'p_cast2' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast73_cast = sext i62 %p_cast2"   --->   Operation 77 'sext' 'p_cast73_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast73_cast"   --->   Operation 78 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.81ns)   --->   "%empty_34 = add i64 %p_cast96, i64 %B_read"   --->   Operation 79 'add' 'empty_34' <Predicate = (!exitcond_flatten307)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_34, i32 2, i32 63"   --->   Operation 80 'partselect' 'p_cast3' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast76_cast = sext i62 %p_cast3"   --->   Operation 81 'sext' 'p_cast76_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast76_cast"   --->   Operation 82 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_15_read, i4 %empty_30, i2 0"   --->   Operation 83 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast97 = zext i10 %tmp_5"   --->   Operation 84 'zext' 'p_cast97' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%empty_37 = add i64 %p_cast97, i64 %C_read"   --->   Operation 85 'add' 'empty_37' <Predicate = (!exitcond_flatten307)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_37, i32 2, i32 63"   --->   Operation 86 'partselect' 'p_cast4' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast81_cast = sext i62 %p_cast4"   --->   Operation 87 'sext' 'p_cast81_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast81_cast"   --->   Operation 88 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.09ns)   --->   "%indvars_iv_next63 = add i5 %indvars_iv62_mid2, i5 1"   --->   Operation 89 'add' 'indvars_iv_next63' <Predicate = (!exitcond_flatten307)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next306, i9 %indvar_flatten305"   --->   Operation 90 'store' 'store_ln0' <Predicate = (!exitcond_flatten307)> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv69_mid2, i5 %indvars_iv69"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond_flatten307)> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next63, i5 %indvars_iv62"   --->   Operation 92 'store' 'store_ln0' <Predicate = (!exitcond_flatten307)> <Delay = 0.84>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 166 'ret' 'ret_ln0' <Predicate = (exitcond_flatten307)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 93 [7/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 93 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 94 [6/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 94 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 95 [7/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 95 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 96 [5/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 96 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [6/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 97 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 98 [7/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 98 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 99 [4/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 99 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 100 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 101 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [7/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 102 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 103 [3/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 103 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [4/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 104 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [5/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 105 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 106 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 107 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 108 [2/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 108 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [3/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 109 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [4/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 110 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [5/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 111 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 112 [6/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 112 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 113 [1/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 113 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [2/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 114 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [3/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 115 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [4/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 116 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 117 [5/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 117 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 118 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr"   --->   Operation 118 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [1/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 119 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [2/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 120 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [3/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 121 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [4/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 122 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 123 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1"   --->   Operation 123 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 124 [1/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 124 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [2/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 125 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [3/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 126 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 127 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2"   --->   Operation 127 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [1/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1"   --->   Operation 128 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 129 [2/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 129 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_load_19_cast_mid2 = sext i32 %gmem_addr_read"   --->   Operation 130 'sext' 'gmem_load_19_cast_mid2' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_load_21_cast = sext i32 %gmem_addr_2_read"   --->   Operation 131 'sext' 'gmem_load_21_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (5.48ns)   --->   "%empty_32 = mul i45 %gmem_load_21_cast, i45 %p_cast21_cast"   --->   Operation 132 'mul' 'empty_32' <Predicate = (!exitcond_flatten307)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %empty_32, i32 13, i32 44"   --->   Operation 133 'partselect' 'tmp_3' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%mul23_u0_32fixp_3_cast = zext i32 %tmp_3"   --->   Operation 134 'zext' 'mul23_u0_32fixp_3_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (5.48ns)   --->   "%empty_33 = mul i48 %mul23_u0_32fixp_3_cast, i48 %gmem_load_19_cast_mid2"   --->   Operation 135 'mul' 'empty_33' <Predicate = (!exitcond_flatten307)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%mul28_u0_32fixp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_33, i32 16, i32 47"   --->   Operation 136 'partselect' 'mul28_u0_32fixp_3' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3"   --->   Operation 137 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 138 [1/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 138 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_load_20_cast_mid2 = sext i32 %gmem_addr_1_read"   --->   Operation 139 'sext' 'gmem_load_20_cast_mid2' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%gmem_load_22_cast = sext i32 %gmem_addr_3_read"   --->   Operation 140 'sext' 'gmem_load_22_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (5.48ns)   --->   "%empty_35 = mul i45 %gmem_load_22_cast, i45 %p_cast21_cast"   --->   Operation 141 'mul' 'empty_35' <Predicate = (!exitcond_flatten307)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %empty_35, i32 13, i32 44"   --->   Operation 142 'partselect' 'tmp_4' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%mul33_u0_32fixp_3_cast = zext i32 %tmp_4"   --->   Operation 143 'zext' 'mul33_u0_32fixp_3_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (5.48ns)   --->   "%empty_36 = mul i48 %mul33_u0_32fixp_3_cast, i48 %gmem_load_20_cast_mid2"   --->   Operation 144 'mul' 'empty_36' <Predicate = (!exitcond_flatten307)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%mul38_u0_32fixp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_36, i32 16, i32 47"   --->   Operation 145 'partselect' 'mul38_u0_32fixp_3' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 146 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty_38 = shl i32 %gmem_addr_4_read, i32 16"   --->   Operation 147 'shl' 'empty_38' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %empty_38, i32 %mul38_u0_32fixp_3"   --->   Operation 148 'add' 'tmp4' <Predicate = (!exitcond_flatten307)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 149 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add44_u0_32fixp_3 = add i32 %tmp4, i32 %mul28_u0_32fixp_3"   --->   Operation 149 'add' 'add44_u0_32fixp_3' <Predicate = (!exitcond_flatten307)> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add44_u0_32fixp_3, i32 16, i32 31"   --->   Operation 150 'partselect' 'tmp_6' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (14.6ns)   --->   "%gmem_addr_23_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 151 'writereq' 'gmem_addr_23_req' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i16 %tmp_6"   --->   Operation 152 'zext' 'tmp_56_cast' <Predicate = (!exitcond_flatten307)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_4, i32 %tmp_56_cast, i4 15"   --->   Operation 153 'write' 'write_ln0' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 154 [5/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 154 'writeresp' 'gmem_addr_23_resp' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 155 [4/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 155 'writeresp' 'gmem_addr_23_resp' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 156 [3/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 156 'writeresp' 'gmem_addr_23_resp' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 157 [2/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 157 'writeresp' 'gmem_addr_23_resp' <Predicate = (!exitcond_flatten307)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 320, i64 0"   --->   Operation 160 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 164 'writeresp' 'gmem_addr_23_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45.3"   --->   Operation 165 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tmp_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound288]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv62             (alloca           ) [ 010000000000000000000]
indvars_iv69             (alloca           ) [ 010000000000000000000]
indvar_flatten305        (alloca           ) [ 010000000000000000000]
C_read                   (read             ) [ 000000000000000000000]
p_cast21_read            (read             ) [ 000000000000000000000]
indvars_iv73_read        (read             ) [ 000000000000000000000]
bound288_read            (read             ) [ 000000000000000000000]
A_read                   (read             ) [ 000000000000000000000]
B_read                   (read             ) [ 000000000000000000000]
tmp_15_read              (read             ) [ 000000000000000000000]
p_cast21_cast            (zext             ) [ 001111111111110000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000]
indvars_iv69_load        (load             ) [ 000000000000000000000]
indvar_flatten305_load   (load             ) [ 000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
empty                    (trunc            ) [ 000000000000000000000]
tmp_s                    (bitconcatenate   ) [ 000000000000000000000]
p_cast95                 (zext             ) [ 000000000000000000000]
empty_24                 (add              ) [ 000000000000000000000]
empty_25                 (add              ) [ 000000000000000000000]
p_cast                   (partselect       ) [ 000000000000000000000]
p_cast1                  (partselect       ) [ 000000000000000000000]
exitcond_flatten307      (icmp             ) [ 011111111111111111110]
indvar_flatten_next306   (add              ) [ 000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000]
indvars_iv62_load        (load             ) [ 000000000000000000000]
exitcond6811327          (icmp             ) [ 000000000000000000000]
indvars_iv62_mid2        (select           ) [ 000000000000000000000]
indvars_iv_next70_dup321 (add              ) [ 000000000000000000000]
empty_27                 (trunc            ) [ 000000000000000000000]
indvars_iv69_cast_mid2   (select           ) [ 000000000000000000000]
tmp_1                    (bitconcatenate   ) [ 000000000000000000000]
p_cast95_mid1            (zext             ) [ 000000000000000000000]
p_mid1297                (add              ) [ 000000000000000000000]
p_mid1299                (add              ) [ 000000000000000000000]
p_cast69_mid1            (partselect       ) [ 000000000000000000000]
empty_28                 (select           ) [ 000000000000000000000]
gmem_load_19_cast_mid2_v (sext             ) [ 000000000000000000000]
gmem_addr                (getelementptr    ) [ 001111111100000000000]
p_cast70_mid1            (partselect       ) [ 000000000000000000000]
empty_29                 (select           ) [ 000000000000000000000]
gmem_load_20_cast_mid2_v (sext             ) [ 000000000000000000000]
gmem_addr_1              (getelementptr    ) [ 001111111110000000000]
indvars_iv69_mid2        (select           ) [ 000000000000000000000]
empty_30                 (trunc            ) [ 000000000000000000000]
tmp_2                    (bitconcatenate   ) [ 000000000000000000000]
p_cast96                 (zext             ) [ 000000000000000000000]
empty_31                 (add              ) [ 000000000000000000000]
p_cast2                  (partselect       ) [ 000000000000000000000]
p_cast73_cast            (sext             ) [ 000000000000000000000]
gmem_addr_2              (getelementptr    ) [ 001111111111000000000]
empty_34                 (add              ) [ 000000000000000000000]
p_cast3                  (partselect       ) [ 000000000000000000000]
p_cast76_cast            (sext             ) [ 000000000000000000000]
gmem_addr_3              (getelementptr    ) [ 001111111111100000000]
tmp_5                    (bitconcatenate   ) [ 000000000000000000000]
p_cast97                 (zext             ) [ 000000000000000000000]
empty_37                 (add              ) [ 000000000000000000000]
p_cast4                  (partselect       ) [ 000000000000000000000]
p_cast81_cast            (sext             ) [ 000000000000000000000]
gmem_addr_4              (getelementptr    ) [ 011111111111111111111]
indvars_iv_next63        (add              ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
gmem_load_19_req         (readreq          ) [ 000000000000000000000]
gmem_addr_read           (read             ) [ 000000000011100000000]
gmem_load_20_req         (readreq          ) [ 000000000000000000000]
gmem_addr_1_read         (read             ) [ 000000000001110000000]
gmem_load_21_req         (readreq          ) [ 000000000000000000000]
gmem_addr_2_read         (read             ) [ 000000000000100000000]
gmem_load_22_req         (readreq          ) [ 000000000000000000000]
gmem_load_19_cast_mid2   (sext             ) [ 000000000000000000000]
gmem_load_21_cast        (sext             ) [ 000000000000000000000]
empty_32                 (mul              ) [ 000000000000000000000]
tmp_3                    (partselect       ) [ 000000000000000000000]
mul23_u0_32fixp_3_cast   (zext             ) [ 000000000000000000000]
empty_33                 (mul              ) [ 000000000000000000000]
mul28_u0_32fixp_3        (partselect       ) [ 000000000000011000000]
gmem_addr_3_read         (read             ) [ 000000000000010000000]
gmem_load_23_req         (readreq          ) [ 000000000000000000000]
gmem_load_20_cast_mid2   (sext             ) [ 000000000000000000000]
gmem_load_22_cast        (sext             ) [ 000000000000000000000]
empty_35                 (mul              ) [ 000000000000000000000]
tmp_4                    (partselect       ) [ 000000000000000000000]
mul33_u0_32fixp_3_cast   (zext             ) [ 000000000000000000000]
empty_36                 (mul              ) [ 000000000000000000000]
mul38_u0_32fixp_3        (partselect       ) [ 000000000000001000000]
gmem_addr_4_read         (read             ) [ 000000000000001000000]
empty_38                 (shl              ) [ 000000000000000000000]
tmp4                     (add              ) [ 000000000000000000000]
add44_u0_32fixp_3        (add              ) [ 000000000000000000000]
tmp_6                    (partselect       ) [ 000000000000000100000]
gmem_addr_23_req         (writereq         ) [ 000000000000000000000]
tmp_56_cast              (zext             ) [ 000000000000000000000]
write_ln0                (write            ) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000]
empty_26                 (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000]
gmem_addr_23_resp        (writeresp        ) [ 000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bound288">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound288"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="indvars_iv73">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv73"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_cast21">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="indvars_iv62_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv62/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvars_iv69_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv69/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten305_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten305/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_cast21_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast21_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvars_iv73_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv73_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bound288_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound288_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="A_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="B_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_15_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_19_req/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_readreq_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_20_req/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="3"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_21_req/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_readreq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="4"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_22_req/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_writeresp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="5"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_23_req/6 gmem_addr_23_req/14 gmem_addr_23_resp/16 "/>
</bind>
</comp>

<comp id="197" class="1004" name="gmem_addr_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="8"/>
<pin id="200" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gmem_addr_1_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="9"/>
<pin id="205" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="gmem_addr_2_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="10"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gmem_addr_3_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="11"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/12 "/>
</bind>
</comp>

<comp id="217" class="1004" name="gmem_addr_4_read_read_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="12"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/13 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln0_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="14"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="0" index="3" bw="1" slack="0"/>
<pin id="228" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_cast21_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="45" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast21_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvars_iv69_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv69_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten305_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten305_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast95_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast95/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_24_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_25_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="62" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_cast1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="62" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond_flatten307_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten307/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="indvar_flatten_next306_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next306/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="indvars_iv62_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv62_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="exitcond6811327_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6811327/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvars_iv62_mid2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv62_mid2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvars_iv_next70_dup321_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next70_dup321/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_27_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvars_iv69_cast_mid2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv69_cast_mid2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="1" slack="0"/>
<pin id="359" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_cast95_mid1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast95_mid1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_mid1297_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1297/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_mid1299_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1299/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_cast69_mid1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="62" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast69_mid1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="empty_28_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="62" slack="0"/>
<pin id="393" dir="0" index="2" bw="62" slack="0"/>
<pin id="394" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="gmem_load_19_cast_mid2_v_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="62" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_19_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="gmem_addr_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_cast70_mid1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="62" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast70_mid1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_29_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="62" slack="0"/>
<pin id="421" dir="0" index="2" bw="62" slack="0"/>
<pin id="422" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="gmem_load_20_cast_mid2_v_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="62" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_20_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="gmem_addr_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="indvars_iv69_mid2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv69_mid2/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_30_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="0" index="3" bw="1" slack="0"/>
<pin id="453" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_cast96_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast96/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="empty_31_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_cast2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="62" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="0" index="2" bw="3" slack="0"/>
<pin id="472" dir="0" index="3" bw="7" slack="0"/>
<pin id="473" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_cast73_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="62" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast73_cast/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="gmem_addr_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="empty_34_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_cast3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="62" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_cast76_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="62" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast76_cast/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="gmem_addr_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="0" index="3" bw="1" slack="0"/>
<pin id="519" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_cast97_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast97/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="empty_37_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_cast4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="62" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="0" index="2" bw="3" slack="0"/>
<pin id="538" dir="0" index="3" bw="7" slack="0"/>
<pin id="539" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_cast81_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="62" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast81_cast/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="gmem_addr_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="indvars_iv_next63_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next63/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln0_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="0" index="1" bw="9" slack="0"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln0_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln0_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="gmem_load_19_cast_mid2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="3"/>
<pin id="577" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_19_cast_mid2/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="gmem_load_21_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_21_cast/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="empty_32_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="11"/>
<pin id="584" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_32/12 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="45" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="mul23_u0_32fixp_3_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul23_u0_32fixp_3_cast/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="empty_33_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_33/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mul28_u0_32fixp_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="48" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul28_u0_32fixp_3/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="gmem_load_20_cast_mid2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="3"/>
<pin id="618" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_20_cast_mid2/13 "/>
</bind>
</comp>

<comp id="619" class="1004" name="gmem_load_22_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_22_cast/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="empty_35_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="12"/>
<pin id="625" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_35/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="45" slack="0"/>
<pin id="630" dir="0" index="2" bw="5" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="637" class="1004" name="mul33_u0_32fixp_3_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul33_u0_32fixp_3_cast/13 "/>
</bind>
</comp>

<comp id="641" class="1004" name="empty_36_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_36/13 "/>
</bind>
</comp>

<comp id="647" class="1004" name="mul38_u0_32fixp_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="48" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul38_u0_32fixp_3/13 "/>
</bind>
</comp>

<comp id="657" class="1004" name="empty_38_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="6" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_38/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/14 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add44_u0_32fixp_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="2"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add44_u0_32fixp_3/14 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="0" index="3" bw="6" slack="0"/>
<pin id="677" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_56_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/15 "/>
</bind>
</comp>

<comp id="686" class="1005" name="indvars_iv62_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv62 "/>
</bind>
</comp>

<comp id="693" class="1005" name="indvars_iv69_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv69 "/>
</bind>
</comp>

<comp id="700" class="1005" name="indvar_flatten305_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten305 "/>
</bind>
</comp>

<comp id="707" class="1005" name="p_cast21_cast_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="45" slack="11"/>
<pin id="709" dir="1" index="1" bw="45" slack="11"/>
</pin_list>
<bind>
<opset="p_cast21_cast "/>
</bind>
</comp>

<comp id="713" class="1005" name="exitcond_flatten307_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten307 "/>
</bind>
</comp>

<comp id="717" class="1005" name="gmem_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="gmem_addr_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2"/>
<pin id="725" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="gmem_addr_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="3"/>
<pin id="731" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="gmem_addr_3_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="4"/>
<pin id="737" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="741" class="1005" name="gmem_addr_4_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="5"/>
<pin id="743" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="748" class="1005" name="gmem_addr_read_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="3"/>
<pin id="750" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="gmem_addr_1_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="3"/>
<pin id="755" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="gmem_addr_2_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="mul28_u0_32fixp_3_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2"/>
<pin id="765" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul28_u0_32fixp_3 "/>
</bind>
</comp>

<comp id="768" class="1005" name="gmem_addr_3_read_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="mul38_u0_32fixp_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul38_u0_32fixp_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="gmem_addr_4_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_6_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="1"/>
<pin id="785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="231"><net_src comp="92" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="235"><net_src comp="126" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="156" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="150" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="144" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="281" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="254" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="138" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="254" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="132" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="319" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="251" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="322" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="257" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="156" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="342" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="150" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="364" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="368" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="60" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="395"><net_src comp="322" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="380" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="287" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="374" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="60" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="322" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="408" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="297" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="0" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="322" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="336" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="251" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="328" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="346" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="448" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="144" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="481"><net_src comp="468" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="0" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="458" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="150" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="0" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="156" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="444" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="120" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="58" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="0" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="328" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="66" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="313" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="436" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="554" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="74" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="586" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="575" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="78" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="42" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="80" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="616" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="78" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="42" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="80" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="661"><net_src comp="42" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="678"><net_src comp="82" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="667" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="42" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="84" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="689"><net_src comp="108" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="696"><net_src comp="112" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="703"><net_src comp="116" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="710"><net_src comp="232" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="716"><net_src comp="307" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="402" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="726"><net_src comp="430" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="732"><net_src comp="482" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="738"><net_src comp="508" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="744"><net_src comp="548" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="751"><net_src comp="197" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="756"><net_src comp="202" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="761"><net_src comp="207" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="766"><net_src comp="606" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="771"><net_src comp="212" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="776"><net_src comp="647" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="781"><net_src comp="217" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="786"><net_src comp="672" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="682" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 15 16 17 18 19 20 }
 - Input state : 
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : tmp_15 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : B | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : A | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : bound288 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : indvars_iv73 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : p_cast21 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : C | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvars_iv69_load : 1
		indvar_flatten305_load : 1
		empty : 2
		tmp_s : 3
		p_cast95 : 4
		empty_24 : 5
		empty_25 : 5
		p_cast : 6
		p_cast1 : 6
		exitcond_flatten307 : 2
		indvar_flatten_next306 : 2
		br_ln0 : 3
		indvars_iv62_load : 1
		exitcond6811327 : 2
		indvars_iv62_mid2 : 3
		indvars_iv_next70_dup321 : 2
		empty_27 : 3
		indvars_iv69_cast_mid2 : 4
		tmp_1 : 4
		p_cast95_mid1 : 5
		p_mid1297 : 6
		p_mid1299 : 6
		p_cast69_mid1 : 7
		empty_28 : 8
		gmem_load_19_cast_mid2_v : 9
		gmem_addr : 10
		p_cast70_mid1 : 7
		empty_29 : 8
		gmem_load_20_cast_mid2_v : 9
		gmem_addr_1 : 10
		indvars_iv69_mid2 : 3
		empty_30 : 4
		tmp_2 : 5
		p_cast96 : 6
		empty_31 : 7
		p_cast2 : 8
		p_cast73_cast : 9
		gmem_addr_2 : 10
		empty_34 : 7
		p_cast3 : 8
		p_cast76_cast : 9
		gmem_addr_3 : 10
		tmp_5 : 5
		p_cast97 : 6
		empty_37 : 7
		p_cast4 : 8
		p_cast81_cast : 9
		gmem_addr_4 : 10
		indvars_iv_next63 : 4
		store_ln0 : 3
		store_ln0 : 4
		store_ln0 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_32 : 1
		tmp_3 : 2
		mul23_u0_32fixp_3_cast : 3
		empty_33 : 4
		mul28_u0_32fixp_3 : 5
	State 13
		empty_35 : 1
		tmp_4 : 2
		mul33_u0_32fixp_3_cast : 3
		empty_36 : 4
		mul38_u0_32fixp_3 : 5
	State 14
		add44_u0_32fixp_3 : 1
		tmp_6 : 2
	State 15
		write_ln0 : 1
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         empty_24_fu_275         |    0    |    0    |    71   |
|          |         empty_25_fu_281         |    0    |    0    |    71   |
|          |  indvar_flatten_next306_fu_313  |    0    |    0    |    16   |
|          | indvars_iv_next70_dup321_fu_336 |    0    |    0    |    13   |
|          |         p_mid1297_fu_368        |    0    |    0    |    71   |
|    add   |         p_mid1299_fu_374        |    0    |    0    |    71   |
|          |         empty_31_fu_462         |    0    |    0    |    71   |
|          |         empty_34_fu_488         |    0    |    0    |    71   |
|          |         empty_37_fu_528         |    0    |    0    |    71   |
|          |     indvars_iv_next63_fu_554    |    0    |    0    |    13   |
|          |           tmp4_fu_662           |    0    |    0    |    32   |
|          |     add44_u0_32fixp_3_fu_667    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |     indvars_iv62_mid2_fu_328    |    0    |    0    |    5    |
|          |  indvars_iv69_cast_mid2_fu_346  |    0    |    0    |    4    |
|  select  |         empty_28_fu_390         |    0    |    0    |    62   |
|          |         empty_29_fu_418         |    0    |    0    |    62   |
|          |     indvars_iv69_mid2_fu_436    |    0    |    0    |    5    |
|----------|---------------------------------|---------|---------|---------|
|          |         empty_32_fu_581         |    3    |    0    |    21   |
|    mul   |         empty_33_fu_600         |    3    |    0    |    21   |
|          |         empty_35_fu_622         |    3    |    0    |    21   |
|          |         empty_36_fu_641         |    3    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |    exitcond_flatten307_fu_307   |    0    |    0    |    11   |
|          |      exitcond6811327_fu_322     |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |        C_read_read_fu_120       |    0    |    0    |    0    |
|          |    p_cast21_read_read_fu_126    |    0    |    0    |    0    |
|          |  indvars_iv73_read_read_fu_132  |    0    |    0    |    0    |
|          |    bound288_read_read_fu_138    |    0    |    0    |    0    |
|          |        A_read_read_fu_144       |    0    |    0    |    0    |
|   read   |        B_read_read_fu_150       |    0    |    0    |    0    |
|          |     tmp_15_read_read_fu_156     |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_197   |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_202  |    0    |    0    |    0    |
|          |   gmem_addr_2_read_read_fu_207  |    0    |    0    |    0    |
|          |   gmem_addr_3_read_read_fu_212  |    0    |    0    |    0    |
|          |   gmem_addr_4_read_read_fu_217  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_162       |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_169       |    0    |    0    |    0    |
|          |        grp_readreq_fu_176       |    0    |    0    |    0    |
|          |        grp_readreq_fu_183       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_190      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_223     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       p_cast21_cast_fu_232      |    0    |    0    |    0    |
|          |         p_cast95_fu_271         |    0    |    0    |    0    |
|          |       p_cast95_mid1_fu_364      |    0    |    0    |    0    |
|   zext   |         p_cast96_fu_458         |    0    |    0    |    0    |
|          |         p_cast97_fu_524         |    0    |    0    |    0    |
|          |  mul23_u0_32fixp_3_cast_fu_596  |    0    |    0    |    0    |
|          |  mul33_u0_32fixp_3_cast_fu_637  |    0    |    0    |    0    |
|          |        tmp_56_cast_fu_682       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           empty_fu_257          |    0    |    0    |    0    |
|   trunc  |         empty_27_fu_342         |    0    |    0    |    0    |
|          |         empty_30_fu_444         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_s_fu_261          |    0    |    0    |    0    |
|bitconcatenate|           tmp_1_fu_354          |    0    |    0    |    0    |
|          |           tmp_2_fu_448          |    0    |    0    |    0    |
|          |           tmp_5_fu_514          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          p_cast_fu_287          |    0    |    0    |    0    |
|          |          p_cast1_fu_297         |    0    |    0    |    0    |
|          |       p_cast69_mid1_fu_380      |    0    |    0    |    0    |
|          |       p_cast70_mid1_fu_408      |    0    |    0    |    0    |
|          |          p_cast2_fu_468         |    0    |    0    |    0    |
|partselect|          p_cast3_fu_494         |    0    |    0    |    0    |
|          |          p_cast4_fu_534         |    0    |    0    |    0    |
|          |           tmp_3_fu_586          |    0    |    0    |    0    |
|          |     mul28_u0_32fixp_3_fu_606    |    0    |    0    |    0    |
|          |           tmp_4_fu_627          |    0    |    0    |    0    |
|          |     mul38_u0_32fixp_3_fu_647    |    0    |    0    |    0    |
|          |           tmp_6_fu_672          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | gmem_load_19_cast_mid2_v_fu_398 |    0    |    0    |    0    |
|          | gmem_load_20_cast_mid2_v_fu_426 |    0    |    0    |    0    |
|          |       p_cast73_cast_fu_478      |    0    |    0    |    0    |
|          |       p_cast76_cast_fu_504      |    0    |    0    |    0    |
|   sext   |       p_cast81_cast_fu_544      |    0    |    0    |    0    |
|          |  gmem_load_19_cast_mid2_fu_575  |    0    |    0    |    0    |
|          |     gmem_load_21_cast_fu_578    |    0    |    0    |    0    |
|          |  gmem_load_20_cast_mid2_fu_616  |    0    |    0    |    0    |
|          |     gmem_load_22_cast_fu_619    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         empty_38_fu_657         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    12   |    0    |   845   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|exitcond_flatten307_reg_713|    1   |
|  gmem_addr_1_read_reg_753 |   32   |
|    gmem_addr_1_reg_723    |   32   |
|  gmem_addr_2_read_reg_758 |   32   |
|    gmem_addr_2_reg_729    |   32   |
|  gmem_addr_3_read_reg_768 |   32   |
|    gmem_addr_3_reg_735    |   32   |
|  gmem_addr_4_read_reg_778 |   32   |
|    gmem_addr_4_reg_741    |   32   |
|   gmem_addr_read_reg_748  |   32   |
|     gmem_addr_reg_717     |   32   |
| indvar_flatten305_reg_700 |    9   |
|    indvars_iv62_reg_686   |    5   |
|    indvars_iv69_reg_693   |    5   |
| mul28_u0_32fixp_3_reg_763 |   32   |
| mul38_u0_32fixp_3_reg_773 |   32   |
|   p_cast21_cast_reg_707   |   45   |
|       tmp_6_reg_783       |   16   |
+---------------------------+--------+
|           Total           |   465  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_190 |  p0  |   3  |   1  |    3   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    3   || 0.858143|
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   845  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |   465  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    0   |   465  |   845  |
+-----------+--------+--------+--------+--------+
