ISA: RV64IM
s_extension:
  itlb_size: 4
  dtlb_size: 4
total_events : 30
#dtvec_base: 256
iepoch_size: 2
m_extension:
  mul_stages : 1
  div_stages : 32
icache_configuration:
  instantiate: true
  on_reset: enable
  sets: 64
  word_size: 4
  block_size: 16
  ways: 1
  replacement: RR
  fb_size: 4
  ecc_enable: false
  one_hot_select: false
dcache_configuration:
  instantiate: true
  on_reset: enable
  sets: 64
  word_size: 8
  block_size: 8
  ways: 1
  fb_size: 8
  sb_size: 2
  replacement: LRU
  ecc_enable: false
  one_hot_select: false
  rwports: 1
reset_pc: 4096
physical_addr_size: 32
bus_protocol: AXI4
debugger_support: false
no_of_triggers: 0
bsc_compile_options:
  test_memory_size: 33554432
  assertions: true
  trace_dump: true
  compile_target: 'sim'
  suppress_warnings: ["none"]
  verilog_dir: build/hw/verilog
  build_dir: build/hw/intermediate
  top_module: mkTbSoc
  top_file: TbSoc.bsv
  top_dir: test_soc
  open_ocd: False
verilator_configuration:
  coverage: all
  trace: false
  threads: 1
  verbosity: true
  sim_speed: fast
  out_dir: bin
