

================================================================
== Vitis HLS Report for 'array_add'
================================================================
* Date:           Sat Nov  2 16:17:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chatGPT_proj
* Solution:       chatGPT_proj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 0" [HLS_Code/array_add.cpp:14]   --->   Operation 12 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 13 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 0" [HLS_Code/array_add.cpp:14]   --->   Operation 14 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 15 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 16 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 17 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%add_ln14 = add i32 %b_load, i32 %a_load" [HLS_Code/array_add.cpp:14]   --->   Operation 18 'add' 'add_ln14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 0" [HLS_Code/array_add.cpp:14]   --->   Operation 19 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14, i4 %result_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 1" [HLS_Code/array_add.cpp:14]   --->   Operation 21 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 22 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 1" [HLS_Code/array_add.cpp:14]   --->   Operation 23 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 24 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 25 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 26 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln14_1 = add i32 %b_load_1, i32 %a_load_1" [HLS_Code/array_add.cpp:14]   --->   Operation 27 'add' 'add_ln14_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i32 %result, i64 0, i64 1" [HLS_Code/array_add.cpp:14]   --->   Operation 28 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_1, i4 %result_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 2" [HLS_Code/array_add.cpp:14]   --->   Operation 30 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 31 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 2" [HLS_Code/array_add.cpp:14]   --->   Operation 32 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 33 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 7.19>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 34 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 35 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln14_2 = add i32 %b_load_2, i32 %a_load_2" [HLS_Code/array_add.cpp:14]   --->   Operation 36 'add' 'add_ln14_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr i32 %result, i64 0, i64 2" [HLS_Code/array_add.cpp:14]   --->   Operation 37 'getelementptr' 'result_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_2, i4 %result_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64 0, i64 3" [HLS_Code/array_add.cpp:14]   --->   Operation 39 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (2.32ns)   --->   "%a_load_3 = load i4 %a_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 40 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 3" [HLS_Code/array_add.cpp:14]   --->   Operation 41 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.32ns)   --->   "%b_load_3 = load i4 %b_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 42 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 7.19>
ST_5 : Operation 43 [1/2] (2.32ns)   --->   "%a_load_3 = load i4 %a_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 43 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 44 [1/2] (2.32ns)   --->   "%b_load_3 = load i4 %b_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 44 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln14_3 = add i32 %b_load_3, i32 %a_load_3" [HLS_Code/array_add.cpp:14]   --->   Operation 45 'add' 'add_ln14_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%result_addr_3 = getelementptr i32 %result, i64 0, i64 3" [HLS_Code/array_add.cpp:14]   --->   Operation 46 'getelementptr' 'result_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_3, i4 %result_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 47 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr i32 %a, i64 0, i64 4" [HLS_Code/array_add.cpp:14]   --->   Operation 48 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.32ns)   --->   "%a_load_4 = load i4 %a_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 49 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64 0, i64 4" [HLS_Code/array_add.cpp:14]   --->   Operation 50 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.32ns)   --->   "%b_load_4 = load i4 %b_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 51 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 52 [1/2] (2.32ns)   --->   "%a_load_4 = load i4 %a_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 52 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 53 [1/2] (2.32ns)   --->   "%b_load_4 = load i4 %b_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 53 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln14_4 = add i32 %b_load_4, i32 %a_load_4" [HLS_Code/array_add.cpp:14]   --->   Operation 54 'add' 'add_ln14_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%result_addr_4 = getelementptr i32 %result, i64 0, i64 4" [HLS_Code/array_add.cpp:14]   --->   Operation 55 'getelementptr' 'result_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_4, i4 %result_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr i32 %a, i64 0, i64 5" [HLS_Code/array_add.cpp:14]   --->   Operation 57 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (2.32ns)   --->   "%a_load_5 = load i4 %a_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 58 'load' 'a_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i32 %b, i64 0, i64 5" [HLS_Code/array_add.cpp:14]   --->   Operation 59 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (2.32ns)   --->   "%b_load_5 = load i4 %b_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 60 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 7.19>
ST_7 : Operation 61 [1/2] (2.32ns)   --->   "%a_load_5 = load i4 %a_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 61 'load' 'a_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 62 [1/2] (2.32ns)   --->   "%b_load_5 = load i4 %b_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 62 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln14_5 = add i32 %b_load_5, i32 %a_load_5" [HLS_Code/array_add.cpp:14]   --->   Operation 63 'add' 'add_ln14_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%result_addr_5 = getelementptr i32 %result, i64 0, i64 5" [HLS_Code/array_add.cpp:14]   --->   Operation 64 'getelementptr' 'result_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_5, i4 %result_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 65 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr i32 %a, i64 0, i64 6" [HLS_Code/array_add.cpp:14]   --->   Operation 66 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (2.32ns)   --->   "%a_load_6 = load i4 %a_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 67 'load' 'a_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i32 %b, i64 0, i64 6" [HLS_Code/array_add.cpp:14]   --->   Operation 68 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (2.32ns)   --->   "%b_load_6 = load i4 %b_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 69 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.19>
ST_8 : Operation 70 [1/2] (2.32ns)   --->   "%a_load_6 = load i4 %a_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 70 'load' 'a_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 71 [1/2] (2.32ns)   --->   "%b_load_6 = load i4 %b_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 71 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln14_6 = add i32 %b_load_6, i32 %a_load_6" [HLS_Code/array_add.cpp:14]   --->   Operation 72 'add' 'add_ln14_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%result_addr_6 = getelementptr i32 %result, i64 0, i64 6" [HLS_Code/array_add.cpp:14]   --->   Operation 73 'getelementptr' 'result_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_6, i4 %result_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 74 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr i32 %a, i64 0, i64 7" [HLS_Code/array_add.cpp:14]   --->   Operation 75 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (2.32ns)   --->   "%a_load_7 = load i4 %a_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 76 'load' 'a_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i32 %b, i64 0, i64 7" [HLS_Code/array_add.cpp:14]   --->   Operation 77 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (2.32ns)   --->   "%b_load_7 = load i4 %b_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 78 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 7.19>
ST_9 : Operation 79 [1/2] (2.32ns)   --->   "%a_load_7 = load i4 %a_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 79 'load' 'a_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 80 [1/2] (2.32ns)   --->   "%b_load_7 = load i4 %b_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 80 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln14_7 = add i32 %b_load_7, i32 %a_load_7" [HLS_Code/array_add.cpp:14]   --->   Operation 81 'add' 'add_ln14_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%result_addr_7 = getelementptr i32 %result, i64 0, i64 7" [HLS_Code/array_add.cpp:14]   --->   Operation 82 'getelementptr' 'result_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_7, i4 %result_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 83 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr i32 %a, i64 0, i64 8" [HLS_Code/array_add.cpp:14]   --->   Operation 84 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (2.32ns)   --->   "%a_load_8 = load i4 %a_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 85 'load' 'a_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i32 %b, i64 0, i64 8" [HLS_Code/array_add.cpp:14]   --->   Operation 86 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [2/2] (2.32ns)   --->   "%b_load_8 = load i4 %b_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 87 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 7.19>
ST_10 : Operation 88 [1/2] (2.32ns)   --->   "%a_load_8 = load i4 %a_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 88 'load' 'a_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 89 [1/2] (2.32ns)   --->   "%b_load_8 = load i4 %b_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 89 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln14_8 = add i32 %b_load_8, i32 %a_load_8" [HLS_Code/array_add.cpp:14]   --->   Operation 90 'add' 'add_ln14_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%result_addr_8 = getelementptr i32 %result, i64 0, i64 8" [HLS_Code/array_add.cpp:14]   --->   Operation 91 'getelementptr' 'result_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_8, i4 %result_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 92 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr i32 %a, i64 0, i64 9" [HLS_Code/array_add.cpp:14]   --->   Operation 93 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [2/2] (2.32ns)   --->   "%a_load_9 = load i4 %a_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 94 'load' 'a_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr i32 %b, i64 0, i64 9" [HLS_Code/array_add.cpp:14]   --->   Operation 95 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (2.32ns)   --->   "%b_load_9 = load i4 %b_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 96 'load' 'b_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 7.19>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLS_Code/array_add.cpp:11]   --->   Operation 97 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [HLS_Code/array_add.cpp:5]   --->   Operation 98 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a, i64 666, i64 207, i64 1"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b, i64 666, i64 207, i64 1"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %result, i64 666, i64 207, i64 1"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/2] (2.32ns)   --->   "%a_load_9 = load i4 %a_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 112 'load' 'a_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 113 [1/2] (2.32ns)   --->   "%b_load_9 = load i4 %b_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 113 'load' 'b_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln14_9 = add i32 %b_load_9, i32 %a_load_9" [HLS_Code/array_add.cpp:14]   --->   Operation 114 'add' 'add_ln14_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%result_addr_9 = getelementptr i32 %result, i64 0, i64 9" [HLS_Code/array_add.cpp:14]   --->   Operation 115 'getelementptr' 'result_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_9, i4 %result_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 116 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [HLS_Code/array_add.cpp:16]   --->   Operation 117 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', HLS_Code/array_add.cpp:14) [19]  (0.000 ns)
	'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' [20]  (2.322 ns)

 <State 2>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' [20]  (2.322 ns)
	'add' operation ('add_ln14', HLS_Code/array_add.cpp:14) [23]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14', HLS_Code/array_add.cpp:14 on array 'result' [25]  (2.322 ns)

 <State 3>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_1', HLS_Code/array_add.cpp:14) on array 'a' [27]  (2.322 ns)
	'add' operation ('add_ln14_1', HLS_Code/array_add.cpp:14) [30]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_1', HLS_Code/array_add.cpp:14 on array 'result' [32]  (2.322 ns)

 <State 4>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_2', HLS_Code/array_add.cpp:14) on array 'a' [34]  (2.322 ns)
	'add' operation ('add_ln14_2', HLS_Code/array_add.cpp:14) [37]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_2', HLS_Code/array_add.cpp:14 on array 'result' [39]  (2.322 ns)

 <State 5>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_3', HLS_Code/array_add.cpp:14) on array 'a' [41]  (2.322 ns)
	'add' operation ('add_ln14_3', HLS_Code/array_add.cpp:14) [44]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_3', HLS_Code/array_add.cpp:14 on array 'result' [46]  (2.322 ns)

 <State 6>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_4', HLS_Code/array_add.cpp:14) on array 'a' [48]  (2.322 ns)
	'add' operation ('add_ln14_4', HLS_Code/array_add.cpp:14) [51]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_4', HLS_Code/array_add.cpp:14 on array 'result' [53]  (2.322 ns)

 <State 7>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_5', HLS_Code/array_add.cpp:14) on array 'a' [55]  (2.322 ns)
	'add' operation ('add_ln14_5', HLS_Code/array_add.cpp:14) [58]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_5', HLS_Code/array_add.cpp:14 on array 'result' [60]  (2.322 ns)

 <State 8>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_6', HLS_Code/array_add.cpp:14) on array 'a' [62]  (2.322 ns)
	'add' operation ('add_ln14_6', HLS_Code/array_add.cpp:14) [65]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_6', HLS_Code/array_add.cpp:14 on array 'result' [67]  (2.322 ns)

 <State 9>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_7', HLS_Code/array_add.cpp:14) on array 'a' [69]  (2.322 ns)
	'add' operation ('add_ln14_7', HLS_Code/array_add.cpp:14) [72]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_7', HLS_Code/array_add.cpp:14 on array 'result' [74]  (2.322 ns)

 <State 10>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_8', HLS_Code/array_add.cpp:14) on array 'a' [76]  (2.322 ns)
	'add' operation ('add_ln14_8', HLS_Code/array_add.cpp:14) [79]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_8', HLS_Code/array_add.cpp:14 on array 'result' [81]  (2.322 ns)

 <State 11>: 7.196ns
The critical path consists of the following:
	'load' operation ('a_load_9', HLS_Code/array_add.cpp:14) on array 'a' [83]  (2.322 ns)
	'add' operation ('add_ln14_9', HLS_Code/array_add.cpp:14) [86]  (2.552 ns)
	'store' operation ('store_ln14', HLS_Code/array_add.cpp:14) of variable 'add_ln14_9', HLS_Code/array_add.cpp:14 on array 'result' [88]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
