% All references are put into the bibliography!

@techreport{esamargins,
    title={Margin philosophy for science assessment studies},
    author={ESTEC},
    year={2012},
    ref={SRE-PA/2011.097/},
    institution={European Space Agency - European Space Research and Technology Centre},
    url={http://sci.esa.int/science-e/www/object/doc.cfm?fobjectid=55027}
}

@techreport{NASAmargins,
    title={Margins and Contingency Module},
    author={NASA - {Space Systems Engineering}},
    institution={National Aeronautics and Space Administration - Space Systems Engineering},
    url={https://spacese.spacegrant.org/uploads/Margins%20Module/16.%20Margins_Module_V1.0.ppt}
}

@online{njuguna2008,
    title={A Survey of FPGA Benchmarks},
    author={Raphael Njuguna},
    year={2008},
    month={Nov},
    day={24},
    url={https://www.cse.wustl.edu/~jain/cse567-08/ftp/fpga/}
}

@INPROCEEDINGS{rawMIT, 
    author={J. {Babb} and M. {Frank} and V. {Lee} and E. {Waingold} and R. {Barua} and M. {Taylor} and J. {Kim} and S. {Devabhaktuni} and A. {Agarwal}}, 
    booktitle={Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186)}, 
    title={The RAW benchmark suite: computation structures for general purpose computing}, 
    year={1997}, 
    volume={}, 
    number={}, 
    pages={134-143}, 
    keywords={sorting;field programmable gate arrays;reconfigurable architectures;performance evaluation;logic CAD;RAW benchmark suite;computation structures;general purpose computing;reconfigurable computing systems;sorting;matrix operations;graph algorithms;architecture-independent compilation framework;automatic synthesis;partitioning;mapping;C language;Behavioral Verilog;logic emulation system;virtual wires;FPGA capacity;SPECint95 SparcStation 20;Partitioning algorithms;Reconfigurable logic;Wires;Field programmable gate arrays;Sorting;Hardware design languages;Automatic logic units;Logic design;Emulation;Fabrics}, 
    doi={10.1109/FPGA.1997.624613}, 
    ISSN={}, 
    month={April},}

@ARTICLE{ISCAS85, 
    author={M. C. {Hansen} and H. {Yalcin} and J. P. {Hayes}}, 
    journal={IEEE Design Test of Computers}, 
    title={Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering}, 
    year={1999}, 
    volume={16}, 
    number={3}, 
    pages={72-80}, 
    keywords={reverse engineering;performance evaluation;circuit CAD;VLSI;ISCAS-85 benchmarks;reverse engineering;VLSI chips;high-level tool;Benchmark testing;Reverse engineering;Adders;Circuit testing;Hardware design languages;Data mining;Logic circuits;Circuit synthesis;Logic testing;Engineering management}, 
    doi={10.1109/54.785838}, 
    ISSN={0740-7475}, 
    month={July},
}

@article{dongarra2003linpack,
    title={The LINPACK benchmark: past, present and future},
    author={Dongarra, Jack J and Luszczek, Piotr and Petitet, Antoine},
    journal={Concurrency and Computation: practice and experience},
    volume={15},
    number={9},
    pages={803--820},
    year={2003},
    publisher={Wiley Online Library}
}

@online{mybravejourney,
    title={My BRAVE Journey},
    author={Thomas Lange},
    year={2017},
    url={https://amstel.estec.esa.int/tecedm/website/stag_ygt/My%20BRAVE%20Journey.pdf}
}

@inproceedings{murray2013titan,
    title={Titan: Enabling large and complex benchmarks in academic CAD},
    author={Murray, Kevin E and Whitty, Scott and Liu, Suya and Luu, Jason and Betz, Vaughn},
    booktitle={23rd International Conference on Field programmable Logic and Applications},
    year={2013}, 
    month={Sept},
    doi={10.1109/FPL.2013.6645503}, 
    ISSN={1946-147X}, 
    url={http://www.eecg.utoronto.ca/~kmurray/titan.html}
}

@inproceedings{vansteenkiste2015,
    author = {Vansteenkiste, Elias and Kaviani, Alireza and Fraisse, Henri},
    year = {2015},
    month = {12},
    title = {Analyzing the Divide between FPGA Academic and Commercial Results},
    doi = {10.1109/FPT.2015.7393137},
    url = {https://people.eecs.berkeley.edu/~alanmi/publications/other/fpt15_xilinx.pdf}
}

@techreport{altera2007,
    title = {FPGA Performance Benchmarking Methodology},
    author = {Altera},
    year = {2007},
    month = {08},
    url = {https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wpfpgapbm.pdf}
}

@techreport{altera2008,
    title = {OpenCore Stamping and Benchmarking Methodology},
    author = {Altera},
    year = {2008},
    month = {05},
    url = {https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/tb/tb-098-opencore-stamping-and-benchmarking-methodology.pdf}
}

@techreport{xilinx2017,
    title = {Measuring Device Performance and Utilization: A Competitive Overview},
    author = {Xilinx},
    year = {2017},
    month = {08},
    url = {https://www.xilinx.com/support/documentation/white_papers/wp496-comp-perf-util.pdf}
}

@inproceedings{selvaraj2013,
    author = {Selvaraj, Henry and Daoud, Luka and Zydek, Dawid},
    year = {2013},
    month = {09},
    title = {A Survey of High Level Synthesis Languages, Tools, and Compilers for Reconfigurable High Performance Computing},
    volume = {240},
    journal = {Advances in Intelligent Systems and Computing},
    doi = {10.1007/978-3-319-01857-7_47},
    url = {https://www.researchgate.net/publication/257430335_A_Survey_of_High_Level_Synthesis_Languages_Tools_and_Compilers_for_Reconfigurable_High_Performance_Computing/download}
}

@inproceedings{feng2018,
    author = {Feng, Wenyi and Greene, Jonathan and Mishchenko, Alan},
    title = {Improving FPGA Performance with a S44 LUT Structure},
    booktitle = {Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    series = {FPGA '18},
    year = {2018},
    isbn = {978-1-4503-5614-5},
    location = {Monterey, CALIFORNIA, USA},
    pages = {61--66},
    numpages = {6},
    url = {https://people.eecs.berkeley.edu/~alanmi/publications/2018/fpga18_s44.pdf},
    doi = {10.1145/3174243.3174272},
    acmid = {3174272},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {fpga, logic module, mapping, placement, routing},
} 

@incollection{farooq2012fpga,
    title={FPGA architectures: An overview},
    author={Farooq, Umer and Marrakchi, Zied and Mehrez, Habib},
    booktitle={Tree-based heterogeneous FPGA architectures},
    pages={7--48},
    year={2012},
    publisher={Springer}
}

@website{xilinxspeedgrades,
    title={Speed Grade},
    author={barriet},
    year={2007},
    month={Nov},
    day={20},
    url={https://forums.xilinx.com/t5/CPLDs-Archived/Speed-Grade/m-p/3115/highlight/true#M163}
}

@INPROCEEDINGS{Gautier2016,
    author={Q. Gautier and A. Althoff and Pingfan Meng and R. Kastner},
    booktitle={2016 International Conference on Field-Programmable Technology (FPT)},
    title={Spector: An OpenCL FPGA benchmark suite},
    year={2016},
    pages={141-148},
    keywords={field programmable gate arrays;high level synthesis;optimisation;statistical analysis;Spector;FPGA benchmark suite;high-level synthesis tools;design optimization;Altera OpenCL SDK;Terasic DE5 board;statistical analysis;Manuals;Benchmark testing;Discrete cosine transforms;Histograms;Open source software;Pipelines;Computational modeling},
    doi={10.1109/FPT.2016.7929519},
    url={http://kastner.ucsd.edu/wp-content/uploads/2013/08/admin/fpt16-spector.pdf},
    month={Dec},
}

@Article{Krommydas2016,
    author="Krommydas, Konstantinos
    and Feng, Wu-chun
    and Antonopoulos, Christos D.
    and Bellas, Nikolaos",
    title="OpenDwarfs: Characterization of Dwarf-Based Benchmarks on Fixed and Reconfigurable Architectures",
    journal="Journal of Signal Processing Systems",
    year="2016",
    month="Dec",
    day="01",
    volume="85",
    number="3",
    pages="373--392",
    issn="1939-8115",
    doi="10.1007/s11265-015-1051-z",
    url="https://doi.org/10.1007/s11265-015-1051-z"
}

@ARTICLE{Bohr2007, 
    author={M. {Bohr}}, 
    journal={IEEE Solid-State Circuits Society Newsletter}, 
    title={A 30 Year Retrospective on Dennard's MOSFET Scaling Paper}, 
    year={2007}, 
    volume={12}, 
    number={1}, 
    pages={11-13}, 
    keywords={Transistors;Logic gates;MOSFET circuits;Industries;Integrated circuit interconnections;Silicon;Voltage control}, 
    doi={10.1109/N-SSC.2007.4785534}, 
    ISSN={1098-4232}, 
    month={Winter},
}

@ARTICLE{Dennard1975, 
    author={R. H. {Dennard} and F. H. {Gaensslen} and V. L. {Rideout} and E. {Bassous} and A. R. {LeBlanc}}, 
    journal={IEEE Journal of Solid-State Circuits}, 
    title={Design of ion-implanted MOSFET's with very small physical dimensions}, 
    year={1974}, 
    volume={9}, 
    number={5}, 
    pages={256-268}, 
    keywords={digital integrated circuits;field effect transistors;ion implantation;semiconductor device manufacture;switching circuits;Switching circuits;Ion implantation;Semiconductor device manufacture;Digital integrated circuits;Field effect transistors;Doping profiles;Semiconductor process modeling;Predictive models;Threshold voltage;Fabrication;Switching circuits;Digital integrated circuits;MOSFET circuits;Ion implantation;Length measurement}, 
    doi={10.1109/JSSC.1974.1050511}, 
    ISSN={0018-9200}, 
    month={Oct},
}

@inproceedings{iscas85,
    author = {Brglez, F. and Fujiwara, H.},
    booktitle = {Proceedings of IEEE Int'l Symposium Circuits and Systems (ISCAS 85)},
    citeulike-article-id = {10239260},
    pages = {677--692},
    posted-at = {2012-01-18 14:22:46},
    priority = {0},
    publisher = {IEEE Press, Piscataway, N.J.},
    title = {{A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran}},
    year = {1985}
}
 
@INPROCEEDINGS{iscas89, 
    author={F. {Brglez} and D. {Bryan} and K. {Kozminski}}, 
    booktitle={IEEE International Symposium on Circuits and Systems,}, 
    title={Combinational profiles of sequential benchmark circuits}, 
    year={1989}, 
    volume={}, 
    number={}, 
    pages={1929-1934 vol.3}, 
    keywords={flip-flops;logic testing;sequential circuits;sequential benchmark circuits;digital sequential circuits;gate level;sequential test generation;scan-based test generation;partial scan techniques;D-type flip-flops;interior faults;asynchronous behavior;standard functional model;testability profile;full-scan-mode configuration;Benchmark testing;Circuit testing;Circuit faults;Sequential analysis;Flip-flops;Test pattern generators;Circuit synthesis;Combinational circuits;Automatic test pattern generation;Computational modeling}, 
    doi={10.1109/ISCAS.1989.100747}, 
    ISSN={}, 
    month={May}
}

@mastersthesis{rondelez,
  author       = {Lukas Rondelez}, 
  title        = {VHDL-ontwerp van een generieke, platformonafhankelijke digital downconverter},
  school       = {KULeuven},
  year         = 2017,
}

@online{keim2018, 
    title={What Is an FPGA? An Introduction to Programmable Logic}, 
    url={https://www.allaboutcircuits.com/technical-articles/what-is-an-fpga-introduction-to-programmable-logic-fpga-vs-microcontroller/}, 
    author={Keim, Robert}, 
    year={2018}, 
    month={Aug}
}

@book{maxfield2004design,
  title={The Design Warrior's Guide to FPGAs: Devices, Tools and Flows},
  author={Maxfield, C.},
  isbn={9780080477138},
  lccn={2004557408},
  url={https://books.google.be/books?id=dnuwr2xOFpUC},
  year={2004},
  publisher={Elsevier Science}
}

@online{kintex7,
    title={7 Series FPGAs Data Sheet: Overview},
    url={https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf},
    author={Xilinx},
    year={2018}
}

@online{nanoxplore,
    url={https://indico.esa.int/event/232/contributions/2137/attachments/1820/2121/2018-04_NX-From_eFPGA_cores_to_RHBH_SoC_FPGAs-JLM-v2.pdf},
    title={From eFPGA cores to RHBD System-On-Chip FPGA},
    author={NanoXplore},
    year={2018}
}

