Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 14 20:58:12 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 87.5892%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_90__i1/SR   clocker/counter_90__i2/SR}                           
                                        |           No arrival time
clocker/counter_90__i0/SR               |           No arrival time
clocker/counter_90__i31/SR              |           No arrival time
{clocker/counter_90__i29/SR   clocker/counter_90__i30/SR}                           
                                        |           No arrival time
{clocker/counter_90__i27/SR   clocker/counter_90__i28/SR}                           
                                        |           No arrival time
{clocker/counter_90__i25/SR   clocker/counter_90__i26/SR}                           
                                        |           No arrival time
{clocker/counter_90__i23/SR   clocker/counter_90__i24/SR}                           
                                        |           No arrival time
{clocker/counter_90__i21/SR   clocker/counter_90__i22/SR}                           
                                        |           No arrival time
{clocker/counter_90__i19/SR   clocker/counter_90__i20/SR}                           
                                        |           No arrival time
{clocker/counter_90__i17/SR   clocker/counter_90__i18/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          28.914 ns |         34.585 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/SP                           |   12.753 ns 
accepting_c/D                            |   13.572 ns 
{i1__i0/SP   i1__i1/SP}                  |   18.259 ns 
{i0__i0/SP   i0__i1/SP}                  |   18.259 ns 
{countstart_i0_i27/SP   countstart_i0_i26/SP}              
                                         |   18.734 ns 
{countstart_i0_i31/SP   countstart_i0_i30/SP}              
                                         |   18.734 ns 
{i0__i3/SP   i0__i2/SP}                  |   18.854 ns 
{i1__i3/SP   i1__i2/SP}                  |   18.854 ns 
{countstart_i0_i11/SP   countstart_i0_i10/SP}              
                                         |   19.329 ns 
{countstart_i0_i13/SP   countstart_i0_i12/SP}              
                                         |   19.329 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (SLICE_R14C8C)
Path End         : accepting_c/SP  (SLICE_R15C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 55.5% (route), 44.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.752 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  45      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R14C8C       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               1.758                  8.645  1       
sub_5_inv_0_i1_1_lut/A->sub_5_inv_0_i1_1_lut/Z
                                          SLICE_R15C8A       D1_TO_F1_DELAY          0.449                  9.094  1       
n1[0]                                                        NET DELAY               2.432                 11.526  1       
add_141_2/C0->add_141_2/CO0               SLICE_R15C9A       C0_TO_COUT0_DELAY       0.343                 11.869  2       
n3596                                                        NET DELAY               0.000                 11.869  2       
add_141_2/CI1->add_141_2/CO1              SLICE_R15C9A       CIN1_TO_COUT1_DELAY     0.277                 12.146  2       
n2151                                                        NET DELAY               0.000                 12.146  2       
add_141_4/CI0->add_141_4/CO0              SLICE_R15C9B       CIN0_TO_COUT0_DELAY     0.277                 12.423  2       
n3599                                                        NET DELAY               0.000                 12.423  2       
add_141_4/CI1->add_141_4/CO1              SLICE_R15C9B       CIN1_TO_COUT1_DELAY     0.277                 12.700  2       
n2153                                                        NET DELAY               0.000                 12.700  2       
add_141_6/CI0->add_141_6/CO0              SLICE_R15C9C       CIN0_TO_COUT0_DELAY     0.277                 12.977  2       
n3602                                                        NET DELAY               0.000                 12.977  2       
add_141_6/CI1->add_141_6/CO1              SLICE_R15C9C       CIN1_TO_COUT1_DELAY     0.277                 13.254  2       
n2155                                                        NET DELAY               0.000                 13.254  2       
add_141_8/CI0->add_141_8/CO0              SLICE_R15C9D       CIN0_TO_COUT0_DELAY     0.277                 13.531  2       
n3605                                                        NET DELAY               0.000                 13.531  2       
add_141_8/CI1->add_141_8/CO1              SLICE_R15C9D       CIN1_TO_COUT1_DELAY     0.277                 13.808  2       
n2157                                                        NET DELAY               0.555                 14.363  2       
add_141_10/CI0->add_141_10/CO0            SLICE_R15C10A      CIN0_TO_COUT0_DELAY     0.277                 14.640  2       
n3608                                                        NET DELAY               0.000                 14.640  2       
add_141_10/CI1->add_141_10/CO1            SLICE_R15C10A      CIN1_TO_COUT1_DELAY     0.277                 14.917  2       
n2159                                                        NET DELAY               0.000                 14.917  2       
add_141_12/CI0->add_141_12/CO0            SLICE_R15C10B      CIN0_TO_COUT0_DELAY     0.277                 15.194  2       
n3611                                                        NET DELAY               0.000                 15.194  2       
add_141_12/CI1->add_141_12/CO1            SLICE_R15C10B      CIN1_TO_COUT1_DELAY     0.277                 15.471  2       
n2161                                                        NET DELAY               0.000                 15.471  2       
add_141_14/CI0->add_141_14/CO0            SLICE_R15C10C      CIN0_TO_COUT0_DELAY     0.277                 15.748  2       
n3614                                                        NET DELAY               0.000                 15.748  2       
add_141_14/CI1->add_141_14/CO1            SLICE_R15C10C      CIN1_TO_COUT1_DELAY     0.277                 16.025  2       
n2163                                                        NET DELAY               0.000                 16.025  2       
add_141_16/CI0->add_141_16/CO0            SLICE_R15C10D      CIN0_TO_COUT0_DELAY     0.277                 16.302  2       
n3617                                                        NET DELAY               0.000                 16.302  2       
add_141_16/CI1->add_141_16/CO1            SLICE_R15C10D      CIN1_TO_COUT1_DELAY     0.277                 16.579  2       
n2165                                                        NET DELAY               0.555                 17.134  2       
add_141_18/CI0->add_141_18/CO0            SLICE_R15C11A      CIN0_TO_COUT0_DELAY     0.277                 17.411  2       
n3620                                                        NET DELAY               0.000                 17.411  2       
add_141_18/CI1->add_141_18/CO1            SLICE_R15C11A      CIN1_TO_COUT1_DELAY     0.277                 17.688  2       
n2167                                                        NET DELAY               0.000                 17.688  2       
add_141_20/CI0->add_141_20/CO0            SLICE_R15C11B      CIN0_TO_COUT0_DELAY     0.277                 17.965  2       
n3623                                                        NET DELAY               0.000                 17.965  2       
add_141_20/CI1->add_141_20/CO1            SLICE_R15C11B      CIN1_TO_COUT1_DELAY     0.277                 18.242  2       
n2169                                                        NET DELAY               0.000                 18.242  2       
add_141_22/CI0->add_141_22/CO0            SLICE_R15C11C      CIN0_TO_COUT0_DELAY     0.277                 18.519  2       
n3626                                                        NET DELAY               0.000                 18.519  2       
add_141_22/CI1->add_141_22/CO1            SLICE_R15C11C      CIN1_TO_COUT1_DELAY     0.277                 18.796  2       
n2171                                                        NET DELAY               0.000                 18.796  2       
add_141_24/CI0->add_141_24/CO0            SLICE_R15C11D      CIN0_TO_COUT0_DELAY     0.277                 19.073  2       
n3629                                                        NET DELAY               0.000                 19.073  2       
add_141_24/CI1->add_141_24/CO1            SLICE_R15C11D      CIN1_TO_COUT1_DELAY     0.277                 19.350  2       
n2173                                                        NET DELAY               0.555                 19.905  2       
add_141_26/CI0->add_141_26/CO0            SLICE_R15C12A      CIN0_TO_COUT0_DELAY     0.277                 20.182  2       
n3632                                                        NET DELAY               0.000                 20.182  2       
add_141_26/CI1->add_141_26/CO1            SLICE_R15C12A      CIN1_TO_COUT1_DELAY     0.277                 20.459  2       
n2175                                                        NET DELAY               0.000                 20.459  2       
add_141_28/CI0->add_141_28/CO0            SLICE_R15C12B      CIN0_TO_COUT0_DELAY     0.277                 20.736  2       
n3635                                                        NET DELAY               0.000                 20.736  2       
add_141_28/CI1->add_141_28/CO1            SLICE_R15C12B      CIN1_TO_COUT1_DELAY     0.277                 21.013  2       
n2177                                                        NET DELAY               0.000                 21.013  2       
add_141_30/CI0->add_141_30/CO0            SLICE_R15C12C      CIN0_TO_COUT0_DELAY     0.277                 21.290  2       
n3638                                                        NET DELAY               0.000                 21.290  2       
add_141_30/CI1->add_141_30/CO1            SLICE_R15C12C      CIN1_TO_COUT1_DELAY     0.277                 21.567  2       
n2179                                                        NET DELAY               0.000                 21.567  2       
add_141_32/CI0->add_141_32/CO0            SLICE_R15C12D      CIN0_TO_COUT0_DELAY     0.277                 21.844  2       
n3641                                                        NET DELAY               0.661                 22.505  2       
add_141_32/D1->add_141_32/S1              SLICE_R15C12D      D1_TO_F1_DELAY          0.449                 22.954  1       
timepassed_N_149[32]                                         NET DELAY               3.357                 26.311  1       
i6_4_lut_adj_13/C->i6_4_lut_adj_13/Z      SLICE_R15C8A       D0_TO_F0_DELAY          0.449                 26.760  1       
n16_adj_164                                                  NET DELAY               2.168                 28.928  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R15C8B       D0_TO_F0_DELAY          0.476                 29.404  1       
n18_adj_163                                                  NET DELAY               0.304                 29.708  1       
i2089_4_lut/B->i2089_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY          0.476                 30.184  3       
timepassed                                                   NET DELAY               0.304                 30.488  3       
i2305_4_lut/B->i2305_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY          0.449                 30.937  1       
n20_adj_158                                                  NET DELAY               3.278                 34.215  1       
accepting_c/SP                                               ENDPOINT                0.000                 34.215  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  45      
accepting_c/CK                                               CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(34.214)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.752  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R14C8C)
Path End         : accepting_c/D  (SLICE_R15C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 13.571 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  45      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R14C8C       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               1.758                  8.645  1       
sub_5_inv_0_i1_1_lut/A->sub_5_inv_0_i1_1_lut/Z
                                          SLICE_R15C8A       D1_TO_F1_DELAY          0.449                  9.094  1       
n1[0]                                                        NET DELAY               2.432                 11.526  1       
add_141_2/C0->add_141_2/CO0               SLICE_R15C9A       C0_TO_COUT0_DELAY       0.343                 11.869  2       
n3596                                                        NET DELAY               0.000                 11.869  2       
add_141_2/CI1->add_141_2/CO1              SLICE_R15C9A       CIN1_TO_COUT1_DELAY     0.277                 12.146  2       
n2151                                                        NET DELAY               0.000                 12.146  2       
add_141_4/CI0->add_141_4/CO0              SLICE_R15C9B       CIN0_TO_COUT0_DELAY     0.277                 12.423  2       
n3599                                                        NET DELAY               0.000                 12.423  2       
add_141_4/CI1->add_141_4/CO1              SLICE_R15C9B       CIN1_TO_COUT1_DELAY     0.277                 12.700  2       
n2153                                                        NET DELAY               0.000                 12.700  2       
add_141_6/CI0->add_141_6/CO0              SLICE_R15C9C       CIN0_TO_COUT0_DELAY     0.277                 12.977  2       
n3602                                                        NET DELAY               0.000                 12.977  2       
add_141_6/CI1->add_141_6/CO1              SLICE_R15C9C       CIN1_TO_COUT1_DELAY     0.277                 13.254  2       
n2155                                                        NET DELAY               0.000                 13.254  2       
add_141_8/CI0->add_141_8/CO0              SLICE_R15C9D       CIN0_TO_COUT0_DELAY     0.277                 13.531  2       
n3605                                                        NET DELAY               0.000                 13.531  2       
add_141_8/CI1->add_141_8/CO1              SLICE_R15C9D       CIN1_TO_COUT1_DELAY     0.277                 13.808  2       
n2157                                                        NET DELAY               0.555                 14.363  2       
add_141_10/CI0->add_141_10/CO0            SLICE_R15C10A      CIN0_TO_COUT0_DELAY     0.277                 14.640  2       
n3608                                                        NET DELAY               0.000                 14.640  2       
add_141_10/CI1->add_141_10/CO1            SLICE_R15C10A      CIN1_TO_COUT1_DELAY     0.277                 14.917  2       
n2159                                                        NET DELAY               0.000                 14.917  2       
add_141_12/CI0->add_141_12/CO0            SLICE_R15C10B      CIN0_TO_COUT0_DELAY     0.277                 15.194  2       
n3611                                                        NET DELAY               0.000                 15.194  2       
add_141_12/CI1->add_141_12/CO1            SLICE_R15C10B      CIN1_TO_COUT1_DELAY     0.277                 15.471  2       
n2161                                                        NET DELAY               0.000                 15.471  2       
add_141_14/CI0->add_141_14/CO0            SLICE_R15C10C      CIN0_TO_COUT0_DELAY     0.277                 15.748  2       
n3614                                                        NET DELAY               0.000                 15.748  2       
add_141_14/CI1->add_141_14/CO1            SLICE_R15C10C      CIN1_TO_COUT1_DELAY     0.277                 16.025  2       
n2163                                                        NET DELAY               0.000                 16.025  2       
add_141_16/CI0->add_141_16/CO0            SLICE_R15C10D      CIN0_TO_COUT0_DELAY     0.277                 16.302  2       
n3617                                                        NET DELAY               0.000                 16.302  2       
add_141_16/CI1->add_141_16/CO1            SLICE_R15C10D      CIN1_TO_COUT1_DELAY     0.277                 16.579  2       
n2165                                                        NET DELAY               0.555                 17.134  2       
add_141_18/CI0->add_141_18/CO0            SLICE_R15C11A      CIN0_TO_COUT0_DELAY     0.277                 17.411  2       
n3620                                                        NET DELAY               0.000                 17.411  2       
add_141_18/CI1->add_141_18/CO1            SLICE_R15C11A      CIN1_TO_COUT1_DELAY     0.277                 17.688  2       
n2167                                                        NET DELAY               0.000                 17.688  2       
add_141_20/CI0->add_141_20/CO0            SLICE_R15C11B      CIN0_TO_COUT0_DELAY     0.277                 17.965  2       
n3623                                                        NET DELAY               0.000                 17.965  2       
add_141_20/CI1->add_141_20/CO1            SLICE_R15C11B      CIN1_TO_COUT1_DELAY     0.277                 18.242  2       
n2169                                                        NET DELAY               0.000                 18.242  2       
add_141_22/CI0->add_141_22/CO0            SLICE_R15C11C      CIN0_TO_COUT0_DELAY     0.277                 18.519  2       
n3626                                                        NET DELAY               0.000                 18.519  2       
add_141_22/CI1->add_141_22/CO1            SLICE_R15C11C      CIN1_TO_COUT1_DELAY     0.277                 18.796  2       
n2171                                                        NET DELAY               0.000                 18.796  2       
add_141_24/CI0->add_141_24/CO0            SLICE_R15C11D      CIN0_TO_COUT0_DELAY     0.277                 19.073  2       
n3629                                                        NET DELAY               0.000                 19.073  2       
add_141_24/CI1->add_141_24/CO1            SLICE_R15C11D      CIN1_TO_COUT1_DELAY     0.277                 19.350  2       
n2173                                                        NET DELAY               0.555                 19.905  2       
add_141_26/CI0->add_141_26/CO0            SLICE_R15C12A      CIN0_TO_COUT0_DELAY     0.277                 20.182  2       
n3632                                                        NET DELAY               0.000                 20.182  2       
add_141_26/CI1->add_141_26/CO1            SLICE_R15C12A      CIN1_TO_COUT1_DELAY     0.277                 20.459  2       
n2175                                                        NET DELAY               0.000                 20.459  2       
add_141_28/CI0->add_141_28/CO0            SLICE_R15C12B      CIN0_TO_COUT0_DELAY     0.277                 20.736  2       
n3635                                                        NET DELAY               0.000                 20.736  2       
add_141_28/CI1->add_141_28/CO1            SLICE_R15C12B      CIN1_TO_COUT1_DELAY     0.277                 21.013  2       
n2177                                                        NET DELAY               0.000                 21.013  2       
add_141_30/CI0->add_141_30/CO0            SLICE_R15C12C      CIN0_TO_COUT0_DELAY     0.277                 21.290  2       
n3638                                                        NET DELAY               0.000                 21.290  2       
add_141_30/CI1->add_141_30/CO1            SLICE_R15C12C      CIN1_TO_COUT1_DELAY     0.277                 21.567  2       
n2179                                                        NET DELAY               0.000                 21.567  2       
add_141_32/CI0->add_141_32/CO0            SLICE_R15C12D      CIN0_TO_COUT0_DELAY     0.277                 21.844  2       
n3641                                                        NET DELAY               0.661                 22.505  2       
add_141_32/D1->add_141_32/S1              SLICE_R15C12D      D1_TO_F1_DELAY          0.449                 22.954  1       
timepassed_N_149[32]                                         NET DELAY               3.357                 26.311  1       
i6_4_lut_adj_13/C->i6_4_lut_adj_13/Z      SLICE_R15C8A       D0_TO_F0_DELAY          0.449                 26.760  1       
n16_adj_164                                                  NET DELAY               2.168                 28.928  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R15C8B       D0_TO_F0_DELAY          0.476                 29.404  1       
n18_adj_163                                                  NET DELAY               0.304                 29.708  1       
i2089_4_lut/B->i2089_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY          0.449                 30.157  3       
timepassed                                                   NET DELAY               2.763                 32.920  3       
i2310_4_lut/D->i2310_4_lut/Z              SLICE_R15C7A       D1_TO_F1_DELAY          0.476                 33.396  1       
n981                                                         NET DELAY               0.000                 33.396  1       
accepting_c/D                                                ENDPOINT                0.000                 33.396  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  45      
accepting_c/CK                                               CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(33.395)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.571  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {i1__i0/SP   i1__i1/SP}  (SLICE_R16C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.258 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.449                 21.836  5       
keypad/pressed                                               NET DELAY           2.432                 24.268  5       
i415_2_lut_3_lut/B->i415_2_lut_3_lut/Z    SLICE_R15C7A       C0_TO_F0_DELAY      0.449                 24.717  4       
n991                                                         NET DELAY           3.992                 28.709  4       
{i1__i0/SP   i1__i1/SP}                                      ENDPOINT            0.000                 28.709  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.708)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.258  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {i0__i0/SP   i0__i1/SP}  (SLICE_R16C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.258 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.449                 21.836  5       
keypad/pressed                                               NET DELAY           2.432                 24.268  5       
i415_2_lut_3_lut/B->i415_2_lut_3_lut/Z    SLICE_R15C7A       C0_TO_F0_DELAY      0.449                 24.717  4       
n991                                                         NET DELAY           3.992                 28.709  4       
{i0__i0/SP   i0__i1/SP}                                      ENDPOINT            0.000                 28.709  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.708)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.258  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {countstart_i0_i27/SP   countstart_i0_i26/SP}  (SLICE_R15C13C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.733 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.476                 21.863  5       
keypad/pressed                                               NET DELAY           0.304                 22.167  5       
i69_2_lut_3_lut/B->i69_2_lut_3_lut/Z      SLICE_R15C6D       C0_TO_F0_DELAY      0.449                 22.616  16      
n619                                                         NET DELAY           5.618                 28.234  16      
{countstart_i0_i27/SP   countstart_i0_i26/SP}
                                                             ENDPOINT            0.000                 28.234  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_i0_i27/CK   countstart_i0_i26/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.233)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.733  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {countstart_i0_i31/SP   countstart_i0_i30/SP}  (SLICE_R15C13B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.733 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.476                 21.863  5       
keypad/pressed                                               NET DELAY           0.304                 22.167  5       
i69_2_lut_3_lut/B->i69_2_lut_3_lut/Z      SLICE_R15C6D       C0_TO_F0_DELAY      0.449                 22.616  16      
n619                                                         NET DELAY           5.618                 28.234  16      
{countstart_i0_i31/SP   countstart_i0_i30/SP}
                                                             ENDPOINT            0.000                 28.234  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_i0_i31/CK   countstart_i0_i30/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.233)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.733  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {i0__i3/SP   i0__i2/SP}  (SLICE_R17C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.853 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.449                 21.836  5       
keypad/pressed                                               NET DELAY           2.432                 24.268  5       
i415_2_lut_3_lut/B->i415_2_lut_3_lut/Z    SLICE_R15C7A       C0_TO_F0_DELAY      0.449                 24.717  4       
n991                                                         NET DELAY           3.397                 28.114  4       
{i0__i3/SP   i0__i2/SP}                                      ENDPOINT            0.000                 28.114  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.113)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.853  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {i1__i3/SP   i1__i2/SP}  (SLICE_R17C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.853 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.449                 21.836  5       
keypad/pressed                                               NET DELAY           2.432                 24.268  5       
i415_2_lut_3_lut/B->i415_2_lut_3_lut/Z    SLICE_R15C7A       C0_TO_F0_DELAY      0.449                 24.717  4       
n991                                                         NET DELAY           3.397                 28.114  4       
{i1__i3/SP   i1__i2/SP}                                      ENDPOINT            0.000                 28.114  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.113)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.853  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {countstart_i0_i11/SP   countstart_i0_i10/SP}  (SLICE_R17C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.328 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.476                 21.863  5       
keypad/pressed                                               NET DELAY           0.304                 22.167  5       
i69_2_lut_3_lut/B->i69_2_lut_3_lut/Z      SLICE_R15C6D       C0_TO_F0_DELAY      0.449                 22.616  16      
n619                                                         NET DELAY           5.023                 27.639  16      
{countstart_i0_i11/SP   countstart_i0_i10/SP}
                                                             ENDPOINT            0.000                 27.639  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_i0_i11/CK   countstart_i0_i10/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(27.638)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   19.328  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : {countstart_i0_i13/SP   countstart_i0_i12/SP}  (SLICE_R17C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.328 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           4.494                 11.381  19      
keypad/i933_2_lut/A->keypad/i933_2_lut/Z  SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 11.857  5       
keypad/row_c_3                                               NET DELAY           0.304                 12.161  5       
keypad/i2235_4_lut/B->keypad/i2235_4_lut/Z
                                          SLICE_R16C4A       C1_TO_F1_DELAY      0.449                 12.610  1       
keypad/n3037                                                 NET DELAY           2.168                 14.778  1       
keypad/i1_4_lut_adj_5/C->keypad/i1_4_lut_adj_5/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.227  1       
keypad/n4                                                    NET DELAY           2.168                 17.395  1       
keypad/i1_4_lut_adj_6/C->keypad/i1_4_lut_adj_6/Z
                                          SLICE_R15C5B       D1_TO_F1_DELAY      0.449                 17.844  3       
keypad/num_2__N_121                                          NET DELAY           2.763                 20.607  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R15C6C       D0_TO_F0_DELAY      0.476                 21.083  1       
keypad/n7                                                    NET DELAY           0.304                 21.387  1       
keypad/i3_4_lut_adj_11/D->keypad/i3_4_lut_adj_11/Z
                                          SLICE_R15C6C       C1_TO_F1_DELAY      0.476                 21.863  5       
keypad/pressed                                               NET DELAY           0.304                 22.167  5       
i69_2_lut_3_lut/B->i69_2_lut_3_lut/Z      SLICE_R15C6D       C0_TO_F0_DELAY      0.449                 22.616  16      
n619                                                         NET DELAY           5.023                 27.639  16      
{countstart_i0_i13/SP   countstart_i0_i12/SP}
                                                             ENDPOINT            0.000                 27.639  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_i0_i13/CK   countstart_i0_i12/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(27.638)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   19.328  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_i0_i15/D                      |    1.743 ns 
countstart_i0_i14/D                      |    1.743 ns 
countstart_i0_i26/D                      |    1.743 ns 
countstart_i0_i31/D                      |    1.743 ns 
countstart_i0_i30/D                      |    1.743 ns 
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
countstart_i0_i1/D                       |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R14C11A)
Path End         : countstart_i0_i15/D  (SLICE_R13C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R14C11A      CLK_TO_Q0_DELAY  0.779                  3.863  19      
keypad/counter[15]                                           NET DELAY        0.712                  4.575  19      
SLICE_56/D0->SLICE_56/F0                  SLICE_R13C10C      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[15].sig_021.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i15/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_i0_i15/CK   countstart_i0_i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i14/Q  (SLICE_R14C10D)
Path End         : countstart_i0_i14/D  (SLICE_R13C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_90__i13/CK   clocker/counter_90__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i14/CK->clocker/counter_90__i14/Q
                                          SLICE_R14C10D      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[14]                                          NET DELAY        0.712                  4.575  3       
SLICE_56/D1->SLICE_56/F1                  SLICE_R13C10C      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[14].sig_022.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i14/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_i0_i15/CK   countstart_i0_i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i26/Q  (SLICE_R14C12B)
Path End         : countstart_i0_i26/D  (SLICE_R15C13C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_90__i25/CK   clocker/counter_90__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i26/CK->clocker/counter_90__i26/Q
                                          SLICE_R14C12B      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[26]                                          NET DELAY        0.712                  4.575  3       
SLICE_44/D1->SLICE_44/F1                  SLICE_R15C13C      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[26].sig_010.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i26/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_i0_i27/CK   countstart_i0_i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i31/Q  (SLICE_R14C13A)
Path End         : countstart_i0_i31/D  (SLICE_R15C13B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
clocker/counter_90__i31/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i31/CK->clocker/counter_90__i31/Q
                                          SLICE_R14C13A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[31]                                          NET DELAY        0.712                  4.575  3       
SLICE_40/D0->SLICE_40/F0                  SLICE_R15C13B      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[31].sig_005.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i31/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_i0_i31/CK   countstart_i0_i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i30/Q  (SLICE_R14C12D)
Path End         : countstart_i0_i30/D  (SLICE_R15C13B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_90__i29/CK   clocker/counter_90__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i30/CK->clocker/counter_90__i30/Q
                                          SLICE_R14C12D      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[30]                                          NET DELAY        0.712                  4.575  3       
SLICE_40/D1->SLICE_40/F1                  SLICE_R15C13B      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[30].sig_006.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_i0_i30/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_i0_i31/CK   countstart_i0_i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (SLICE_R17C5C)
Path End         : i1__i3/D  (SLICE_R17C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R17C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_37/D0->SLICE_37/F0                  SLICE_R17C5A       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_002.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R17C5C)
Path End         : i1__i2/D  (SLICE_R17C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R17C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_37/D1->SLICE_37/F1                  SLICE_R17C5A       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_003.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i1/Q  (SLICE_R14C9B)
Path End         : countstart_i0_i1/D  (SLICE_R14C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_90__i1/CK   clocker/counter_90__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i1/CK->clocker/counter_90__i1/Q
                                          SLICE_R14C9B       CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[1]                                           NET DELAY        0.712                  4.575  3       
SLICE_36/D1->SLICE_36/F1                  SLICE_R14C8C       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[1].sig_035.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
countstart_i0_i1/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R16C6A)
Path End         : i1__i0/D  (SLICE_R16C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R16C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_34/D0->SLICE_34/F0                  SLICE_R16C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_000.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R16C6A)
Path End         : i1__i1/D  (SLICE_R16C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R16C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_34/D1->SLICE_34/F1                  SLICE_R16C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_004.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



