<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter_001_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_output_demux.sv"
   type="SYSTEM_VERILOG"
   library="output_demux" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_input_mux.sv"
   type="SYSTEM_VERILOG"
   library="input_mux" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="input_fifo_east" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="dircc_routing_inst_reset_bfm" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dircc_routing_inst_output_east_bfm" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dircc_routing_inst_input_east_bfm" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="dircc_routing_inst_clk_bfm" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dircc_routing_inst_address_bfm" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing.v"
   type="VERILOG"
   library="dircc_routing_inst" />
 <file
   path="dircc_routing/testbench/dircc_routing_tb/simulation/dircc_routing_tb.v"
   type="VERILOG" />
 <topLevel name="dircc_routing_tb" />
 <deviceFamily name="cyclonev" />
</simPackage>
