{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724020044327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724020044332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 15:27:24 2024 " "Processing started: Sun Aug 18 15:27:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724020044332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020044332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU1 -c CPU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU1 -c CPU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020044332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724020045340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724020045340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/cpu_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_inst " "Found entity 1: cpu_inst" {  } { { "NIOS/cpu/cpu_inst.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/cpu_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "NIOS/cpu/synthesis/cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS/cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS/cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "NIOS/cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054297 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux_003 " "Found entity 1: cpu_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_003 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_005_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054332 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_005 " "Found entity 2: cpu_mm_interconnect_0_router_005" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054337 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054343 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724020054346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054348 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer " "Found entity 1: cpu_timer" {  } { { "NIOS/cpu/synthesis/submodules/cpu_timer.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_sw_states.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_sw_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_SW_States " "Found entity 1: cpu_SW_States" {  } { { "NIOS/cpu/synthesis/submodules/cpu_SW_States.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_SW_States.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_RAM " "Found entity 1: cpu_RAM" {  } { { "NIOS/cpu/synthesis/submodules/cpu_RAM.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_led_hour_tens.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_led_hour_tens.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_LED_Hour_Tens " "Found entity 1: cpu_LED_Hour_Tens" {  } { { "NIOS/cpu/synthesis/submodules/cpu_LED_Hour_Tens.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_LED_Hour_Tens.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/cpu/synthesis/submodules/cpu_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_JTAG_sim_scfifo_w " "Found entity 1: cpu_JTAG_sim_scfifo_w" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054408 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_JTAG_scfifo_w " "Found entity 2: cpu_JTAG_scfifo_w" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054408 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_JTAG_sim_scfifo_r " "Found entity 3: cpu_JTAG_sim_scfifo_r" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054408 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_JTAG_scfifo_r " "Found entity 4: cpu_JTAG_scfifo_r" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054408 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_JTAG " "Found entity 5: cpu_JTAG" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU " "Found entity 1: cpu_CPU" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/cpu/synthesis/submodules/cpu_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_cpu_register_bank_a_module " "Found entity 1: cpu_CPU_cpu_register_bank_a_module" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_CPU_cpu_register_bank_b_module " "Found entity 2: cpu_CPU_cpu_register_bank_b_module" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_CPU_cpu_nios2_oci_debug " "Found entity 3: cpu_CPU_cpu_nios2_oci_debug" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_CPU_cpu_nios2_oci_break " "Found entity 4: cpu_CPU_cpu_nios2_oci_break" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_CPU_cpu_nios2_oci_xbrk " "Found entity 5: cpu_CPU_cpu_nios2_oci_xbrk" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_CPU_cpu_nios2_oci_dbrk " "Found entity 6: cpu_CPU_cpu_nios2_oci_dbrk" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_CPU_cpu_nios2_oci_itrace " "Found entity 7: cpu_CPU_cpu_nios2_oci_itrace" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_CPU_cpu_nios2_oci_td_mode " "Found entity 8: cpu_CPU_cpu_nios2_oci_td_mode" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_CPU_cpu_nios2_oci_dtrace " "Found entity 9: cpu_CPU_cpu_nios2_oci_dtrace" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_CPU_cpu_nios2_oci_fifo " "Found entity 13: cpu_CPU_cpu_nios2_oci_fifo" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_CPU_cpu_nios2_oci_pib " "Found entity 14: cpu_CPU_cpu_nios2_oci_pib" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_CPU_cpu_nios2_oci_im " "Found entity 15: cpu_CPU_cpu_nios2_oci_im" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_CPU_cpu_nios2_performance_monitors " "Found entity 16: cpu_CPU_cpu_nios2_performance_monitors" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_CPU_cpu_nios2_avalon_reg " "Found entity 17: cpu_CPU_cpu_nios2_avalon_reg" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_CPU_cpu_ociram_sp_ram_module " "Found entity 18: cpu_CPU_cpu_ociram_sp_ram_module" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_CPU_cpu_nios2_ocimem " "Found entity 19: cpu_CPU_cpu_nios2_ocimem" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_CPU_cpu_nios2_oci " "Found entity 20: cpu_CPU_cpu_nios2_oci" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_CPU_cpu " "Found entity 21: cpu_CPU_cpu" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_cpu_debug_slave_sysclk " "Found entity 1: cpu_CPU_cpu_debug_slave_sysclk" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_cpu_debug_slave_tck " "Found entity 1: cpu_CPU_cpu_debug_slave_tck" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_tck.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_cpu_debug_slave_wrapper " "Found entity 1: cpu_CPU_cpu_debug_slave_wrapper" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_cpu_test_bench " "Found entity 1: cpu_CPU_cpu_test_bench" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_test_bench.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_Buzzer " "Found entity 1: cpu_Buzzer" {  } { { "NIOS/cpu/synthesis/submodules/cpu_Buzzer.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_Buzzer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu/synthesis/submodules/cpu_btn_edit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu/synthesis/submodules/cpu_btn_edit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_BTN_Edit " "Found entity 1: cpu_BTN_Edit" {  } { { "NIOS/cpu/synthesis/submodules/cpu_BTN_Edit.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_BTN_Edit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020054483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020054483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_inst " "Elaborating entity \"cpu_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724020054640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:u0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:u0\"" {  } { { "NIOS/cpu/cpu_inst.v" "u0" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/cpu_inst.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_BTN_Edit cpu:u0\|cpu_BTN_Edit:btn_edit " "Elaborating entity \"cpu_BTN_Edit\" for hierarchy \"cpu:u0\|cpu_BTN_Edit:btn_edit\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "btn_edit" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_Buzzer cpu:u0\|cpu_Buzzer:buzzer " "Elaborating entity \"cpu_Buzzer\" for hierarchy \"cpu:u0\|cpu_Buzzer:buzzer\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "buzzer" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU cpu:u0\|cpu_CPU:cpu " "Elaborating entity \"cpu_CPU\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "cpu" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu " "Elaborating entity \"cpu_CPU_cpu\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU.v" "cpu" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_test_bench cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_test_bench:the_cpu_CPU_cpu_test_bench " "Elaborating entity \"cpu_CPU_cpu_test_bench\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_test_bench:the_cpu_CPU_cpu_test_bench\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_test_bench" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_register_bank_a_module cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a " "Elaborating entity \"cpu_CPU_cpu_register_bank_a_module\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "cpu_CPU_cpu_register_bank_a" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020054840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055132 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020055132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020055214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020055214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_a_module:cpu_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_register_bank_b_module cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_b_module:cpu_CPU_cpu_register_bank_b " "Elaborating entity \"cpu_CPU_cpu_register_bank_b_module\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_register_bank_b_module:cpu_CPU_cpu_register_bank_b\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "cpu_CPU_cpu_register_bank_b" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci " "Elaborating entity \"cpu_CPU_cpu_nios2_oci\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_debug cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_debug\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_debug" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_debug:the_cpu_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055378 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020055378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_break cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_break:the_cpu_CPU_cpu_nios2_oci_break " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_break\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_break:the_cpu_CPU_cpu_nios2_oci_break\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_break" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_xbrk cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_xbrk:the_cpu_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_xbrk:the_cpu_CPU_cpu_nios2_oci_xbrk\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_dbrk cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_dbrk:the_cpu_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_dbrk:the_cpu_CPU_cpu_nios2_oci_dbrk\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_itrace cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_itrace:the_cpu_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_itrace\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_itrace:the_cpu_CPU_cpu_nios2_oci_itrace\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_dtrace cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_dtrace:the_cpu_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_dtrace:the_cpu_CPU_cpu_nios2_oci_dtrace\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_td_mode cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_dtrace:the_cpu_CPU_cpu_nios2_oci_dtrace\|cpu_CPU_cpu_nios2_oci_td_mode:cpu_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_dtrace:the_cpu_CPU_cpu_nios2_oci_dtrace\|cpu_CPU_cpu_nios2_oci_td_mode:cpu_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "cpu_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_fifo cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_fifo\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_fifo" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\|cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\|cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\|cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\|cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_fifo_cnt_inc cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\|cpu_CPU_cpu_nios2_oci_fifo_cnt_inc:the_cpu_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_fifo:the_cpu_CPU_cpu_nios2_oci_fifo\|cpu_CPU_cpu_nios2_oci_fifo_cnt_inc:the_cpu_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_pib cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_pib:the_cpu_CPU_cpu_nios2_oci_pib " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_pib\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_pib:the_cpu_CPU_cpu_nios2_oci_pib\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_pib" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_oci_im cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_im:the_cpu_CPU_cpu_nios2_oci_im " "Elaborating entity \"cpu_CPU_cpu_nios2_oci_im\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_oci_im:the_cpu_CPU_cpu_nios2_oci_im\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_oci_im" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_avalon_reg cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_avalon_reg:the_cpu_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_CPU_cpu_nios2_avalon_reg\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_avalon_reg:the_cpu_CPU_cpu_nios2_avalon_reg\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_avalon_reg" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_nios2_ocimem cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem " "Elaborating entity \"cpu_CPU_cpu_nios2_ocimem\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_nios2_ocimem" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_ociram_sp_ram_module cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram " "Elaborating entity \"cpu_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "cpu_CPU_cpu_ociram_sp_ram" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055721 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020055721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020055782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020055782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_nios2_ocimem:the_cpu_CPU_cpu_nios2_ocimem\|cpu_CPU_cpu_ociram_sp_ram_module:cpu_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_debug_slave_wrapper cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_CPU_cpu_debug_slave_wrapper\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" "the_cpu_CPU_cpu_debug_slave_wrapper" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_debug_slave_tck cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|cpu_CPU_cpu_debug_slave_tck:the_cpu_CPU_cpu_debug_slave_tck " "Elaborating entity \"cpu_CPU_cpu_debug_slave_tck\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|cpu_CPU_cpu_debug_slave_tck:the_cpu_CPU_cpu_debug_slave_tck\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "the_cpu_CPU_cpu_debug_slave_tck" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_CPU_cpu_debug_slave_sysclk cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|cpu_CPU_cpu_debug_slave_sysclk:the_cpu_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_CPU_cpu_debug_slave_sysclk\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|cpu_CPU_cpu_debug_slave_sysclk:the_cpu_CPU_cpu_debug_slave_sysclk\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "the_cpu_CPU_cpu_debug_slave_sysclk" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "cpu_CPU_cpu_debug_slave_phy" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020055979 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020055979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020055994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020056963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:u0\|cpu_CPU:cpu\|cpu_CPU_cpu:cpu\|cpu_CPU_cpu_nios2_oci:the_cpu_CPU_cpu_nios2_oci\|cpu_CPU_cpu_debug_slave_wrapper:the_cpu_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_JTAG cpu:u0\|cpu_JTAG:jtag " "Elaborating entity \"cpu_JTAG\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "jtag" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_JTAG_scfifo_w cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w " "Elaborating entity \"cpu_JTAG_scfifo_w\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "the_cpu_JTAG_scfifo_w" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "wfifo" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020057513 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020057513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020057578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020057578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020057616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020057616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020057654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020057654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020057730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020057730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020057803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020057803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020057874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020057874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_w:the_cpu_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_JTAG_scfifo_r cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_r:the_cpu_JTAG_scfifo_r " "Elaborating entity \"cpu_JTAG_scfifo_r\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|cpu_JTAG_scfifo_r:the_cpu_JTAG_scfifo_r\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "the_cpu_JTAG_scfifo_r" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020057913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "cpu_JTAG_alt_jtag_atlantic" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058302 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_JTAG.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_JTAG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020058302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:u0\|cpu_JTAG:jtag\|alt_jtag_atlantic:cpu_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_LED_Hour_Tens cpu:u0\|cpu_LED_Hour_Tens:led_hour_tens " "Elaborating entity \"cpu_LED_Hour_Tens\" for hierarchy \"cpu:u0\|cpu_LED_Hour_Tens:led_hour_tens\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "led_hour_tens" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_RAM cpu:u0\|cpu_RAM:ram " "Elaborating entity \"cpu_RAM\" for hierarchy \"cpu:u0\|cpu_RAM:ram\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "ram" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_RAM.v" "the_altsyncram" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_RAM.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_RAM.hex " "Parameter \"init_file\" = \"cpu_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724020058441 ""}  } { { "NIOS/cpu/synthesis/submodules/cpu_RAM.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724020058441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ml1 " "Found entity 1: altsyncram_4ml1" {  } { { "db/altsyncram_4ml1.tdf" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/altsyncram_4ml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020058504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020058504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ml1 cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_4ml1:auto_generated " "Elaborating entity \"altsyncram_4ml1\" for hierarchy \"cpu:u0\|cpu_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_4ml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_SW_States cpu:u0\|cpu_SW_States:sw_states " "Elaborating entity \"cpu_SW_States\" for hierarchy \"cpu:u0\|cpu_SW_States:sw_states\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "sw_states" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_timer cpu:u0\|cpu_timer:timer " "Elaborating entity \"cpu_timer\" for hierarchy \"cpu:u0\|cpu_timer:timer\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "timer" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "mm_interconnect_0" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020058825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_seconds_units_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_seconds_units_s1_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "led_seconds_units_s1_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 3711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_005 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"cpu_mm_interconnect_0_router_005\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_005" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 3759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_005_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_005:router_005\|cpu_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_005_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_005:router_005\|cpu_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_003 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_003\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux_003 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux_003\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020059954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:u0\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:u0\|cpu_irq_mapper:irq_mapper\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "irq_mapper" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:u0\|altera_reset_controller:rst_controller\"" {  } { { "NIOS/cpu/synthesis/cpu.v" "rst_controller" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/cpu.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS/cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS/cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020060203 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724020061657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.18.15:27:45 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl " "2024.08.18.15:27:45 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020065170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020067444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020067581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020069712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020069808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020069910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020070025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020070037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020070037 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724020070737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/alt_sld_fab.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020070994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020070994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020071091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020071091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020071112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020071112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020071181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020071181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020071273 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020071273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020071273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724020071347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020071347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724020074418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020075504 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724020076334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020076577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/caman/Documents/Repos/AlarmClock/CPU1/output_files/CPU1.map.smsg " "Generated suppressed messages file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/output_files/CPU1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020077430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724020080006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724020080006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2099 " "Implemented 2099 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724020080402 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724020080402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1900 " "Implemented 1900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724020080402 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724020080402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724020080402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724020080450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 15:28:00 2024 " "Processing ended: Sun Aug 18 15:28:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724020080450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724020080450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724020080450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724020080450 ""}
