//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_80
.address_size 64

	// .globl	my_kernel_kernel1

.visible .entry my_kernel_kernel1(
	.param .u64 my_kernel_kernel1_param_0,
	.param .u64 my_kernel_kernel1_param_1
)
{
	.reg .f32 	%f<3>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [my_kernel_kernel1_param_0];
	ld.param.u64 	%rd2, [my_kernel_kernel1_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 6;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r2, %r3;
	mul.wide.s32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	mul.f32 	%f2, %f1, 0f3E800000;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.f32 	[%rd7], %f2;
	ret;

}
	// .globl	my_kernel_kernel0
.visible .entry my_kernel_kernel0(
	.param .u64 my_kernel_kernel0_param_0,
	.param .u64 my_kernel_kernel0_param_1
)
{
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [my_kernel_kernel0_param_0];
	ld.param.u64 	%rd2, [my_kernel_kernel0_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r2, %r3;
	mul.wide.s32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	shr.u32 	%r5, %r4, 12;
	shl.b32 	%r6, %r4, 1;
	and.b32  	%r7, %r6, 7168;
	and.b32  	%r8, %r4, 511;
	bfi.b32 	%r9, %r5, %r8, 14, 18;
	or.b32  	%r10, %r9, %r7;
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	add.f32 	%f2, %f1, 0f00000000;
	ld.global.nc.f32 	%f3, [%rd8+2048];
	add.f32 	%f4, %f2, %f3;
	ld.global.nc.f32 	%f5, [%rd8+32768];
	add.f32 	%f6, %f4, %f5;
	ld.global.nc.f32 	%f7, [%rd8+34816];
	add.f32 	%f8, %f6, %f7;
	st.global.f32 	[%rd6], %f8;
	ret;

}

