# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_34e_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr {C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr/q_8_34d.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:25 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr" C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr/q_8_34d.sv 
# -- Compiling module q_8_34d
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_8_34d
# End time: 11:37:25 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:25 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv 
# -- Compiling package q_8_34a_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:37:25 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:25 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 11:37:25 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined {C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:25 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined" C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e.sv 
# -- Compiling package q_8_34e_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e
# 
# Top level modules:
# 	q_8_34e
# End time: 11:37:25 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv 
# -- Compiling package q_8_34e_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e_tb
# 
# Top level modules:
# 	q_8_34e_tb
# End time: 11:37:37 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34e_tb
# vsim work.q_8_34e_tb 
# Start time: 11:37:43 on Dec 30,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34e_tb_sv_unit
# Loading work.q_8_34e_tb
# Loading work.q_8_34e_sv_unit
# Loading work.q_8_34e
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34d
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_8_34e_tb/rst_b \
sim:/q_8_34e_tb/clk \
sim:/q_8_34e_tb/start \
sim:/q_8_34e_tb/data_in \
sim:/q_8_34e_tb/cnt \
sim:/q_8_34e_tb/rdy \
sim:/q_8_34e_tb/cnt_ref \
sim:/q_8_34e_tb/error \
sim:/q_8_34e_tb/state \
sim:/q_8_34e_tb/load_regs \
sim:/q_8_34e_tb/incr_r2 \
sim:/q_8_34e_tb/shift \
sim:/q_8_34e_tb/E \
sim:/q_8_34e_tb/zero
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv(20)
#    Time: 1700 ps  Iteration: 0  Instance: /q_8_34e_tb
# 1
# Break in Module q_8_34e_tb at C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv line 20
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr/q_8_34d.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:20 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr" C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr/q_8_34d.sv 
# -- Compiling module q_8_34d
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_8_34d
# End time: 11:40:20 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:20 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 11:40:20 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:20 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv 
# -- Compiling package q_8_34a_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:21 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr/q_8_34d.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:21 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr" C:/Users/czhe/Downloads/digital_design/q_8_34d_oneh_cntlr/q_8_34d.sv 
# -- Compiling module q_8_34d
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_8_34d
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:21 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined" C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e.sv 
# -- Compiling package q_8_34e_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e
# 
# Top level modules:
# 	q_8_34e
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:21 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined" C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e.sv 
# -- Compiling package q_8_34e_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e
# 
# Top level modules:
# 	q_8_34e
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:21 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv 
# -- Compiling package q_8_34e_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e_tb
# 
# Top level modules:
# 	q_8_34e_tb
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:21 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv 
# -- Compiling package q_8_34e_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e_tb
# 
# Top level modules:
# 	q_8_34e_tb
# End time: 11:40:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34e_tb
# End time: 11:40:26 on Dec 30,2019, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
# vsim work.q_8_34e_tb 
# Start time: 11:40:27 on Dec 30,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34e_tb_sv_unit
# Loading work.q_8_34e_tb
# Loading work.q_8_34e_sv_unit
# Loading work.q_8_34e
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34d
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_8_34e_tb/rst_b \
sim:/q_8_34e_tb/clk \
sim:/q_8_34e_tb/start \
sim:/q_8_34e_tb/data_in \
sim:/q_8_34e_tb/cnt \
sim:/q_8_34e_tb/rdy \
sim:/q_8_34e_tb/cnt_ref \
sim:/q_8_34e_tb/error \
sim:/q_8_34e_tb/state \
sim:/q_8_34e_tb/load_regs \
sim:/q_8_34e_tb/incr_r2 \
sim:/q_8_34e_tb/shift \
sim:/q_8_34e_tb/E \
sim:/q_8_34e_tb/zero
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv(20)
#    Time: 25600 ps  Iteration: 0  Instance: /q_8_34e_tb
# 1
# Break in Module q_8_34e_tb at C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv 
# -- Compiling package q_8_34e_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e_tb
# 
# Top level modules:
# 	q_8_34e_tb
# End time: 11:42:41 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34e_tb_sv_unit
# Loading work.q_8_34e_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv(20)
#    Time: 256 ns  Iteration: 0  Instance: /q_8_34e_tb
# 1
# Break in Module q_8_34e_tb at C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:11 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv 
# -- Compiling package q_8_34e_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e_tb
# 
# Top level modules:
# 	q_8_34e_tb
# End time: 11:43:12 on Dec 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34e_tb_sv_unit
# Loading work.q_8_34e_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv(20)
#    Time: 257 ns  Iteration: 0  Instance: /q_8_34e_tb
# 1
# Break in Module q_8_34e_tb at C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv line 20
searchlog -expr { data_in == 'h20 && ! data_in'hasX } 0
# {{5915 ps} 1}
searchlog -expr { data_in == 'hff && ! data_in'hasX } 0
# {{50995 ps} 1}
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:21 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv 
# -- Compiling package q_8_34e_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34e_tb
# 
# Top level modules:
# 	q_8_34e_tb
# End time: 11:47:21 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34e_tb_sv_unit
# Loading work.q_8_34e_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv(20)
#    Time: 51270 ps  Iteration: 0  Instance: /q_8_34e_tb
# 1
# Break in Module q_8_34e_tb at C:/Users/czhe/Downloads/digital_design/q_8_34e_oneh_combined/q_8_34e_tb.sv line 20
searchlog -expr { data_in == 'hff && ! data_in'hasX } 0
# {{50995 ps} 1}
searchlog -expr { data_in == 'h00 && ! data_in'hasX } 0
# {{51255 ps} 1}
searchlog -expr { data_in == 'h00 && ! data_in'hasX } 0
# {{51255 ps} 1}
searchlog -expr { data_in == 'h00 && ! data_in'hasX } 0
# {{51255 ps} 1}
searchlog -expr { data_in == 'h01 && ! data_in'hasX } 0
# {{55 ps} 1}
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
searchlog -expr { data_in == 'h01 && ! data_in'hasX } 0
# {{55 ps} 1}
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
searchlog -expr { data_in == 'h0f && ! data_in'hasX } 0
# {{2635 ps} 1}
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
searchlog -expr { data_in == 'h00 && ! data_in'hasX } 0
# {{51255 ps} 1}
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
searchlog -expr { data_in == 'hf0 && ! data_in'hasX } 0
# {{47715 ps} 1}
searchlog -expr { data_in == 'haa && ! data_in'hasX } 0
# {{33125 ps} 1}
searchlog -expr { data_in == 'ha0 && ! data_in'hasX } 0
# {{31215 ps} 1}
searchlog -expr { data_in == 'h55 && ! data_in'hasX } 0
# {{16105 ps} 1}
searchlog -expr { data_in == 'h05 && ! data_in'hasX } 0
# {{765 ps} 1}
searchlog -expr { data_in == 'h50 && ! data_in'hasX } 0
# {{15195 ps} 1}
searchlog -expr { data_in == 'ha5 && ! data_in'hasX } 0
# {{32105 ps} 1}
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
searchlog -expr { data_in == 'h5a && ! data_in'hasX } 0
# {{17125 ps} 1}
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 12:02:01 on Dec 30,2019, Elapsed time: 0:21:34
# Errors: 24, Warnings: 1
