static void F_1 ( T_1 * V_1 )\r\n{\r\nT_2 V_2 = FALSE ;\r\nint V_3 ;\r\nV_3 = F_2 ( & ( V_1 -> V_4 ) , & ( V_1 -> V_5 ) ) ;\r\nif ( V_3 > 0 )\r\n{\r\nV_2 = TRUE ;\r\n}\r\nelse if ( V_3 == 0 )\r\n{\r\nif ( V_1 -> V_6 > V_1 -> V_7 )\r\n{\r\nV_2 = TRUE ;\r\n}\r\n}\r\nif ( V_2 )\r\n{\r\nT_3 V_8 ;\r\nT_4 V_9 ;\r\nF_3 ( & V_8 , & ( V_1 -> V_4 ) ) ;\r\nF_3 ( & ( V_1 -> V_5 ) , & ( V_1 -> V_4 ) ) ;\r\nF_3 ( & ( V_1 -> V_4 ) , & V_8 ) ;\r\nV_9 = V_1 -> V_7 ;\r\nV_1 -> V_7 = V_1 -> V_6 ;\r\nV_1 -> V_6 = V_9 ;\r\n}\r\n}\r\nstatic T_1 * F_4 ( const T_3 * V_10 , T_4 V_6 , const T_3 * V_11 , T_4 V_7 , T_5 V_12 )\r\n{\r\nT_1 * V_13 ;\r\nT_6 * V_14 = NULL ;\r\nV_14 = F_5 ( V_12 , V_10 , V_11 , V_15 , V_6 , V_7 , 0 ) ;\r\nif ( V_14 == NULL )\r\n{\r\nV_14 = F_6 ( V_12 , V_10 , V_11 , V_15 , V_6 , V_7 , 0 ) ;\r\n}\r\nV_13 = ( T_1 * ) F_7 ( V_14 , V_16 ) ;\r\nif ( V_13 != NULL )\r\n{\r\nreturn ( V_13 ) ;\r\n}\r\nV_13 = F_8 ( F_9 () , T_1 ) ;\r\nF_10 ( F_9 () , & ( V_13 -> V_4 ) , V_10 ) ;\r\nV_13 -> V_6 = V_6 ;\r\nF_10 ( F_9 () , & ( V_13 -> V_5 ) , V_11 ) ;\r\nV_13 -> V_7 = V_7 ;\r\nF_1 ( V_13 ) ;\r\nV_13 -> V_17 = F_11 ( V_18 ) ;\r\nF_12 ( V_14 , V_16 , ( void * ) V_13 ) ;\r\nreturn ( V_13 ) ;\r\n}\r\nstatic T_2 F_13 ( void * V_19 , char * * V_20 )\r\n{\r\nT_7 * V_21 = ( T_7 * ) V_19 ;\r\nif ( V_21 -> V_22 == NULL )\r\n{\r\n* V_20 = F_14 ( L_1 ) ;\r\nreturn FALSE ;\r\n}\r\nelse\r\n{\r\nF_15 ( V_21 -> V_22 ) ;\r\nif ( V_21 -> V_22 [ 0 ] == 0 )\r\n{\r\n* V_20 = F_14 ( L_1 ) ;\r\nreturn FALSE ;\r\n}\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic void * F_16 ( void * V_23 , const void * V_24 , T_8 T_9 V_25 )\r\n{\r\nconst T_7 * V_26 = ( const T_7 * ) V_24 ;\r\nT_7 * V_27 = ( T_7 * ) V_23 ;\r\nV_27 -> V_22 = F_14 ( V_26 -> V_22 ) ;\r\nV_27 -> V_28 = V_26 -> V_28 ;\r\nV_27 -> V_29 = V_26 -> V_29 ;\r\nreturn ( V_27 ) ;\r\n}\r\nstatic void F_17 ( void * V_19 )\r\n{\r\nT_7 * V_21 = ( T_7 * ) V_19 ;\r\nif ( V_21 -> V_22 != NULL )\r\n{\r\nF_18 ( V_21 -> V_22 ) ;\r\nV_21 -> V_22 = NULL ;\r\n}\r\n}\r\nstatic const T_7 * F_19 ( T_10 * V_30 )\r\n{\r\nT_11 V_31 ;\r\nconst T_7 * V_21 = NULL ;\r\nif ( ! V_32 )\r\n{\r\nreturn ( NULL ) ;\r\n}\r\nfor ( V_31 = 0 ; V_31 < V_33 ; ++ V_31 )\r\n{\r\nV_21 = & ( V_34 [ V_31 ] ) ;\r\nif ( ( ( V_30 -> V_35 >= V_21 -> V_28 ) && ( V_30 -> V_35 <= V_21 -> V_29 ) )\r\n|| ( ( V_30 -> V_36 >= V_21 -> V_28 ) && ( V_30 -> V_36 <= V_21 -> V_29 ) ) )\r\n{\r\nreturn ( V_21 ) ;\r\n}\r\n}\r\nreturn ( NULL ) ;\r\n}\r\nstatic char * F_20 ( T_10 * V_30 )\r\n{\r\nconst T_7 * V_21 = NULL ;\r\nif ( ! V_32 )\r\n{\r\nreturn ( NULL ) ;\r\n}\r\nV_21 = F_19 ( V_30 ) ;\r\nif ( V_21 != NULL )\r\n{\r\nreturn V_21 -> V_22 ;\r\n}\r\nreturn ( NULL ) ;\r\n}\r\nstatic T_11 F_21 ( T_10 * V_30 V_25 , T_12 * V_37 ,\r\nint V_38 , void * T_13 V_25 )\r\n{\r\nint V_39 ;\r\nint V_40 = 0 ;\r\nV_40 = 0 ;\r\nif ( ! F_22 ( V_37 , V_38 , & V_39 , & V_40 ) )\r\n{\r\nV_40 = 0 ;\r\n}\r\nreturn ( V_40 ) ;\r\n}\r\nstatic int F_23 ( T_12 * V_37 , T_10 * V_30 , T_14 * V_41 , void * T_15 V_25 )\r\n{\r\nT_14 * V_42 = NULL ;\r\nT_16 * V_43 = NULL ;\r\nT_1 * V_1 = NULL ;\r\nchar * V_44 = NULL ;\r\nT_17 V_17 = V_45 ;\r\nif ( V_32 )\r\n{\r\nV_44 = F_20 ( V_30 ) ;\r\n}\r\nif ( V_44 != NULL )\r\n{\r\nV_43 = F_24 ( V_41 , V_16 , V_37 , 0 , - 1 , L_2 , V_44 ) ;\r\n}\r\nelse\r\n{\r\nV_43 = F_24 ( V_41 , V_16 , V_37 , 0 , - 1 , L_3 ) ;\r\n}\r\nV_42 = F_25 ( V_43 , V_46 ) ;\r\nV_1 = F_4 ( & ( V_30 -> V_26 ) , V_30 -> V_35 , & ( V_30 -> V_47 ) , V_30 -> V_36 , V_30 -> V_48 ) ;\r\nif ( V_1 != NULL )\r\n{\r\nV_17 = V_1 -> V_17 ;\r\n}\r\nif ( V_44 != NULL )\r\n{\r\nT_16 * V_49 = NULL ;\r\nV_49 = F_26 ( V_42 , V_50 , V_37 , 0 , 0 , V_44 ) ;\r\nF_27 ( V_49 ) ;\r\n}\r\nif ( V_17 != V_45 )\r\n{\r\nT_16 * V_49 = NULL ;\r\nV_49 = F_28 ( V_42 , V_51 , V_37 , 0 , 0 , V_17 ) ;\r\nF_27 ( V_49 ) ;\r\n}\r\nreturn ( F_29 ( V_37 , 0 , V_30 , V_41 , V_17 ) ) ;\r\n}\r\nstatic int F_30 ( T_12 * V_37 , T_10 * V_30 , T_14 * V_41 , void * T_13 V_25 )\r\n{\r\nchar * V_44 = NULL ;\r\nF_31 ( V_30 -> V_52 , V_53 , L_4 ) ;\r\nF_32 ( V_30 -> V_52 , V_54 ) ;\r\nif ( V_32 )\r\n{\r\nV_44 = F_20 ( V_30 ) ;\r\n}\r\nif ( V_44 != NULL )\r\n{\r\nF_33 ( V_30 -> V_52 , V_54 , L_5 , V_44 ) ;\r\n}\r\nF_34 ( V_30 -> V_52 , V_54 ) ;\r\nF_35 ( V_37 , V_30 , V_41 , TRUE , F_36 () ,\r\nF_21 , F_23 , NULL ) ;\r\nreturn F_37 ( V_37 ) ;\r\n}\r\nstatic T_2 F_38 ( T_12 * V_37 , T_10 * V_30 , T_14 * V_41 , void * T_18 V_25 )\r\n{\r\nint V_39 = 0 ;\r\nint V_40 = 0 ;\r\nif ( V_30 -> V_55 != V_15 )\r\n{\r\nreturn ( FALSE ) ;\r\n}\r\nif ( ( V_30 -> V_47 . type != V_56 ) || ( V_30 -> V_47 . V_57 != 4 ) )\r\n{\r\nreturn ( FALSE ) ;\r\n}\r\nif ( ! F_22 ( V_37 , 0 , & V_39 , & V_40 ) )\r\n{\r\nreturn ( FALSE ) ;\r\n}\r\nif ( V_32 )\r\n{\r\nif ( F_20 ( V_30 ) != NULL )\r\n{\r\nF_30 ( V_37 , V_30 , V_41 , T_18 ) ;\r\nreturn ( TRUE ) ;\r\n}\r\nelse\r\n{\r\nreturn ( FALSE ) ;\r\n}\r\n}\r\nif ( ! ( ( ( V_30 -> V_35 >= V_58 ) && ( V_30 -> V_35 <= V_59 ) )\r\n|| ( ( V_30 -> V_36 >= V_58 ) && ( V_30 -> V_36 <= V_59 ) ) ) )\r\n{\r\nreturn ( FALSE ) ;\r\n}\r\nF_30 ( V_37 , V_30 , V_41 , T_18 ) ;\r\nreturn ( TRUE ) ;\r\n}\r\nvoid F_39 ( void )\r\n{\r\nstatic T_19 V_60 [] =\r\n{\r\n{ & V_50 ,\r\n{ L_6 , L_7 , V_61 , V_62 , NULL , 0x0 , NULL , V_63 } } ,\r\n{ & V_51 ,\r\n{ L_8 , L_9 , V_64 , V_65 , NULL , 0x0 , NULL , V_63 } } ,\r\n} ;\r\nstatic T_20 * V_66 [] =\r\n{\r\n& V_46 ,\r\n} ;\r\nT_21 * V_67 ;\r\nT_22 * V_68 ;\r\nV_16 = F_40 ( L_10 , L_4 , L_11 ) ;\r\nF_41 ( V_16 , V_60 , F_42 ( V_60 ) ) ;\r\nF_43 ( V_66 , F_42 ( V_66 ) ) ;\r\nV_67 = F_44 ( L_12 , V_16 , V_69 ) ;\r\nF_45 ( V_67 ,\r\nL_13 ,\r\nL_14 F_46 ( V_70 ) L_15 ,\r\nL_16 ,\r\n10 ,\r\n& V_71 ) ;\r\nF_45 ( V_67 ,\r\nL_17 ,\r\nL_18 F_46 ( V_72 ) L_15 ,\r\nL_19 ,\r\n10 ,\r\n& V_73 ) ;\r\nF_47 ( V_67 ,\r\nL_20 ,\r\nL_21 ,\r\nL_22 ,\r\n& V_74 ) ;\r\nV_68 = F_48 ( L_23 ,\r\nsizeof( T_7 ) ,\r\nL_24 ,\r\nTRUE ,\r\n( void * * ) & V_34 ,\r\n& V_33 ,\r\nV_75 ,\r\nNULL ,\r\nF_16 ,\r\nF_13 ,\r\nF_17 ,\r\nNULL ,\r\nV_76 ) ;\r\nF_49 ( V_67 ,\r\nL_25 ,\r\nL_26 ,\r\nL_27 ,\r\nV_68 ) ;\r\n}\r\nvoid V_69 ( void )\r\n{\r\nstatic T_2 V_77 = FALSE ;\r\nif ( ! V_77 )\r\n{\r\nV_78 = F_50 ( F_30 , V_16 ) ;\r\nF_51 ( L_28 , V_78 ) ;\r\nF_52 ( L_29 , F_38 , L_30 , L_11 , V_16 , V_79 ) ;\r\n}\r\nif ( V_71 <= V_73 )\r\n{\r\nV_58 = V_71 ;\r\nV_59 = V_73 ;\r\n}\r\nV_32 = V_74 ;\r\nV_77 = TRUE ;\r\n}
