<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>top.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xc95108.chp</devFile><mfdFile>top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-23-2023" design="top" device="XC95108" eqnType="1" pkg="TQ100" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  5:37PM" version="1.0"/><inputs id="A_EXT28_SPECSIG" userloc="P74"/><inputs id="A_EXT29_SPECSIG" userloc="P76"/><inputs id="A_EXT30_SPECSIG" userloc="P77"/><inputs id="A_EXT31_SPECSIG" userloc="P78"/><inputs id="A_EXT27_SPECSIG" userloc="P73"/><inputs id="A_EXT26_SPECSIG" userloc="P72"/><inputs id="A_EXT25_SPECSIG" userloc="P71"/><inputs id="A_EXT23_SPECSIG" userloc="P68"/><inputs id="A_EXT22_SPECSIG" userloc="P67"/><inputs id="A_EXT21_SPECSIG" userloc="P66"/><inputs id="A_EXT20_SPECSIG" userloc="P65"/><inputs id="RnW" userloc="P15"/><inputs id="A_EXT0_SPECSIG" userloc="P25"/><inputs id="A_EXT1_SPECSIG" userloc="P28"/><inputs id="A_EXT24_SPECSIG" userloc="P70"/><inputs id="D_EXT0PIN_SPECSIG" userloc="P46"/><inputs id="D_EXT1PIN_SPECSIG" userloc="P50"/><inputs id="D_EXT2PIN_SPECSIG" userloc="P52"/><inputs id="D_EXT3PIN_SPECSIG" userloc="P53"/><inputs id="D_EXT4PIN_SPECSIG" userloc="P54"/><inputs id="D_EXT5PIN_SPECSIG" userloc="P55"/><inputs id="D_EXT6PIN_SPECSIG" userloc="P56"/><inputs id="D_EXT7PIN_SPECSIG" userloc="P58"/><inputs id="SIZ_1" userloc="P20"/><inputs id="SIZ_0" userloc="P24"/><inputs id="nECS_EXT" userloc="P13"/><inputs id="nR561DTACK" userloc="P95"/><inputs id="nM230DTACK" userloc="P94"/><inputs id="nCBREQ_EXT" userloc="P97"/><inputs id="nDS" userloc="P18"/><inputs id="nOCS_EXT" userloc="P14"/><inputs id="nRMC" userloc="P19"/><inputs id="nCIOUT_EXT" userloc="P17"/><inputs id="LLDPIN_SPECSIG" userloc="79"/><inputs id="nLDSPIN_SPECSIG" userloc="40"/><inputs id="nWRLMPIN_SPECSIG" userloc="36"/><inputs id="nWRUMPIN_SPECSIG" userloc="35"/><global_inputs id="SYSCLK_EXT" pinnum="GCK1" use="GCK1" userloc="P22"/><global_inputs id="nAS_EXT" negated="ON" pinnum="GCK2" use="GCK2" userloc="P23"/><global_inverts id="SYSCLK_EXT" negated="ON" pinnum="GCK3" use="GCK3" userloc="P22"/><global_inputs id="nRESET_EXT" negated="ON" pinnum="GSR" use="GSR" userloc="P99"/><pin id="FB1_MC2_PIN13" pinnum="13" signal="nECS_EXT" use="I"/><pin id="FB1_MC3_PIN14" pinnum="14" signal="nOCS_EXT" use="I"/><pin id="FB1_MC4_PIN19" pinnum="19" signal="nRMC" use="I"/><pin id="FB1_MC5_PIN15" pinnum="15" signal="RnW" use="I"/><pin id="FB1_MC6_PIN16" pinnum="16" signal="nCIIN_EXT" slew="SLOW" use="O"/><pin id="FB1_MC8_PIN17" pinnum="17" signal="nCIOUT_EXT" use="I"/><pin id="FB1_MC9_PIN18" pinnum="18" signal="nDS" use="I"/><pin id="FB1_MC10_PIN24" pinnum="24" signal="SIZ_0" use="I"/><pin id="FB1_MC11_PIN20" pinnum="20" signal="SIZ_1" use="I"/><pin id="FB1_MC12_PIN22" pinnum="22" signal="SYSCLK_EXT" use="GCKI_SPECSIG"/><pin id="FB1_MC14_PIN23" pinnum="23" signal="nAS_EXT" use="GCKI_SPECSIG"/><pin id="FB1_MC15_PIN25" pinnum="25" signal="A_EXT0_SPECSIG" use="I"/><pin id="FB1_MC16_PIN27" pinnum="27" signal="nCLK" use="O"/><pin id="FB1_MC17_PIN28" pinnum="28" signal="A_EXT1_SPECSIG" use="I"/><pin id="FB2_MC2_PIN96" pinnum="96" signal="nCBACK_EXT" slew="SLOW" use="O"/><pin id="FB2_MC3_PIN97" pinnum="97" signal="nCBREQ_EXT" use="I"/><pin id="FB2_MC4_PIN2" pinnum="2" signal="CBREQ" use="O"/><pin id="FB2_MC5_PIN99" pinnum="99" signal="nRESET_EXT" use="GSRI_SPECSIG"/><pin id="FB2_MC6_PIN1" pinnum="1" signal="nRESET_OUT" slew="SLOW" use="O"/><pin id="FB2_MC8_PIN3" pinnum="3" signal="UMD" use="O"/><pin id="FB2_MC9_PIN4" pinnum="4" signal="nIOSEL" use="O"/><pin id="FB2_MC10_PIN7" pinnum="7" signal="nDSACK1" slew="SLOW" use="O"/><pin id="FB2_MC11_PIN6" pinnum="6" signal="nDSACK0" slew="SLOW" use="O"/><pin id="FB2_MC12_PIN8" pinnum="8" signal="nSTERM" slew="SLOW" use="O"/><pin id="FB2_MC14_PIN9" pinnum="9" signal="nHALT" slew="SLOW" use="O"/><pin id="FB2_MC15_PIN10" pinnum="10" signal="nBERR" slew="SLOW" use="O"/><pin id="FB2_MC16_PIN11" pinnum="11" signal="nWR" use="O"/><pin id="FB2_MC17_PIN12" pinnum="12" signal="nRD" use="O"/><pin id="FB3_MC2_PIN29" pinnum="29" signal="nRDUU" use="O"/><pin id="FB3_MC3_PIN30" pinnum="30" signal="nRDUM" use="O"/><pin id="FB3_MC4_PIN34" pinnum="34" signal="nWRUU" use="O"/><pin id="FB3_MC5_PIN32" pinnum="32" signal="nRDLM" use="O"/><pin id="FB3_MC6_PIN33" pinnum="33" signal="nRDLL" use="O"/><pin id="FB3_MC8_PIN35" pinnum="35" signal="nWRUM" use="IO_SPECSIG"/><pin id="FB3_MC9_PIN36" pinnum="36" signal="nWRLM" use="IO_SPECSIG"/><pin id="FB3_MC10_PIN43" pinnum="43" signal="DS" use="O"/><pin id="FB3_MC11_PIN37" pinnum="37" signal="nWRLL" use="O"/><pin id="FB3_MC12_PIN39" pinnum="39" signal="nUDS" use="O"/><pin id="FB3_MC14_PIN40" pinnum="40" signal="nLDS" use="IO_SPECSIG"/><pin id="FB3_MC15_PIN41" pinnum="41" signal="OCS" use="O"/><pin id="FB3_MC16_PIN42" pinnum="42" signal="nIOCS0" use="O"/><pin id="FB3_MC17_PIN49" pinnum="49" signal="nIOCS1" use="O"/><pin id="FB4_MC2_PIN81" pinnum="81" signal="UUD" use="O"/><pin id="FB4_MC3_PIN82" pinnum="82"/><pin id="FB4_MC4_PIN80" pinnum="80"/><pin id="FB4_MC5_PIN85" pinnum="85" signal="XLXI_158boot_cycle_count_reg3_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC6_PIN86" pinnum="86" signal="LMD" use="O"/><pin id="FB4_MC8_PIN87" pinnum="87" signal="REG12_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC9_PIN89" pinnum="89" signal="REG11_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC11_PIN90" pinnum="90" signal="REG03_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC12_PIN91" pinnum="91" signal="RMC" use="O"/><pin id="FB4_MC14_PIN93" pinnum="93" signal="REG01_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC15_PIN94" pinnum="94" signal="nM230DTACK" use="I"/><pin id="FB4_MC16_PIN92" pinnum="92" signal="BUS_TIMEOUT" use="b_SPECSIG"/><pin id="FB4_MC17_PIN95" pinnum="95" signal="nR561DTACK" use="I"/><pin id="FB5_MC2_PIN50" pinnum="50" signal="D_EXT1_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC3_PIN52" pinnum="52" signal="D_EXT2_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC4_PIN46" pinnum="46" signal="D_EXT0_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC5_PIN53" pinnum="53" signal="D_EXT3_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC6_PIN54" pinnum="54" signal="D_EXT4_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC8_PIN55" pinnum="55" signal="D_EXT5_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC9_PIN56" pinnum="56" signal="D_EXT6_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC11_PIN58" pinnum="58" signal="D_EXT7_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC12_PIN60" pinnum="60" signal="nFLASHCS" use="O"/><pin id="FB5_MC14_PIN61" pinnum="61" signal="nBOOTCS" use="O"/><pin id="FB5_MC15_PIN63" pinnum="63" signal="n68561CS" use="O"/><pin id="FB5_MC16_PIN59" pinnum="59" signal="nRAMCS" use="O"/><pin id="FB5_MC17_PIN64" pinnum="64" signal="n68230CS" use="O"/><pin id="FB6_MC2_PIN65" pinnum="65" signal="A_EXT20_SPECSIG" use="I"/><pin id="FB6_MC3_PIN66" pinnum="66" signal="A_EXT21_SPECSIG" use="I"/><pin id="FB6_MC4_PIN73" pinnum="73" signal="A_EXT27_SPECSIG" use="I"/><pin id="FB6_MC5_PIN67" pinnum="67" signal="A_EXT22_SPECSIG" use="I"/><pin id="FB6_MC6_PIN68" pinnum="68" signal="A_EXT23_SPECSIG" use="I"/><pin id="FB6_MC8_PIN70" pinnum="70" signal="A_EXT24_SPECSIG" use="I"/><pin id="FB6_MC9_PIN71" pinnum="71" signal="A_EXT25_SPECSIG" use="I"/><pin id="FB6_MC11_PIN72" pinnum="72" signal="A_EXT26_SPECSIG" use="I"/><pin id="FB6_MC12_PIN74" pinnum="74" signal="A_EXT28_SPECSIG" use="I"/><pin id="FB6_MC14_PIN76" pinnum="76" signal="A_EXT29_SPECSIG" use="I"/><pin id="FB6_MC15_PIN77" pinnum="77" signal="A_EXT30_SPECSIG" use="I"/><pin id="FB6_MC16_PIN79" pinnum="79" signal="LLD" use="IO_SPECSIG"/><pin id="FB6_MC17_PIN78" pinnum="78" signal="A_EXT31_SPECSIG" use="I"/><fblock id="FB1" inputUse="31" pinUse="14"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN13" sigUse="16" signal="XLXN_281XLXN_281_D2_SPECSIG"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN14" sigUse="3" signal="REG17_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN19" sigUse="3" signal="REG16_SPECSIG"><pterms pt1="FB1_4_1" pt2="FB1_4_2"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN15" sigUse="3" signal="REG15_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN16" sigUse="14" signal="nCIIN_EXT"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3"/></macrocell><macrocell id="FB1_MC7" sigUse="3" signal="REG14_SPECSIG"><pterms pt1="FB1_7_1" pt2="FB1_7_2"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN17" sigUse="3" signal="REG06_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN18" sigUse="3" signal="REG05_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN24" sigUse="3" signal="REG04_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN20" sigUse="19" signal="DO7WA0_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN22" sigUse="19" signal="DO6WA1_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3"/></macrocell><macrocell id="FB1_MC13" sigUse="19" signal="DO6WA0_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN23" sigUse="19" signal="DO5WA1_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN25" sigUse="19" signal="DO5WA0_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN27" sigUse="1" signal="nCLK"><pterms pt1="FB1_16_1"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN28" sigUse="19" signal="DO4WA1_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3"/></macrocell><macrocell id="FB1_MC18" sigUse="19" signal="DO4WA0_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3"/></macrocell><fbinput id="FB1_I1" signal="A_EXT0_SPECSIG"/><fbinput id="FB1_I2" signal="A_EXT1_SPECSIG"/><fbinput id="FB1_I3" signal="A_EXT20_SPECSIG"/><fbinput id="FB1_I4" signal="A_EXT21_SPECSIG"/><fbinput id="FB1_I5" signal="A_EXT22_SPECSIG"/><fbinput id="FB1_I6" signal="A_EXT23_SPECSIG"/><fbinput id="FB1_I7" signal="A_EXT24_SPECSIG"/><fbinput id="FB1_I8" signal="A_EXT25_SPECSIG"/><fbinput id="FB1_I9" signal="A_EXT26_SPECSIG"/><fbinput id="FB1_I10" signal="A_EXT27_SPECSIG"/><fbinput id="FB1_I11" signal="A_EXT28_SPECSIG"/><fbinput id="FB1_I12" signal="A_EXT29_SPECSIG"/><fbinput id="FB1_I13" signal="A_EXT30_SPECSIG"/><fbinput id="FB1_I14" signal="A_EXT31_SPECSIG"/><fbinput id="FB1_I15" signal="SYSCLK_EXT"/><fbinput fbk="PIN" id="FB1_I16" signal="D_EXT4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I17" signal="D_EXT5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I18" signal="D_EXT6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I19" signal="D_EXT7PIN_SPECSIG"/><fbinput id="FB1_I20" signal="RnW"/><fbinput fbk="LFBK" id="FB1_I21" signal="REG04LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I22" signal="REG05LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I23" signal="REG06LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I24" signal="REG14LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I25" signal="REG15LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I26" signal="REG16LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I27" signal="REG17LFBK_SPECSIG"/><fbinput id="FB1_I28" signal="XLXN_252XLXN_252_D2_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I29" signal="XLXN_281XLXN_281_D2LFBK_SPECSIG"/><fbinput id="FB1_I30" signal="nAS_EXT"/><fbinput id="FB1_I31" signal="nCIOUT_EXT"/><pterm id="FB1_2_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW" negated="ON"/><signal id="A_EXT24_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_1"><signal id="D_EXT7PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/><signal id="REG17LFBK_SPECSIG"/></pterm><pterm id="FB1_4_1"><signal id="D_EXT6PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/><signal id="REG16LFBK_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="D_EXT5PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_5_2"><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/><signal id="REG15LFBK_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="nCIOUT_EXT" negated="ON"/></pterm><pterm id="FB1_6_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_6_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_7_1"><signal id="D_EXT4PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_7_2"><signal id="REG14LFBK_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="D_EXT6PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG06LFBK_SPECSIG"/></pterm><pterm id="FB1_9_1"><signal id="D_EXT5PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG05LFBK_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="D_EXT4PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG04LFBK_SPECSIG"/></pterm><pterm id="FB1_11_1"><signal id="D_EXT7PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/><signal id="REG17LFBK_SPECSIG"/></pterm><pterm id="FB1_11_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_12_1"><signal id="D_EXT6PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG06LFBK_SPECSIG"/></pterm><pterm id="FB1_12_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="D_EXT6PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_13_2"><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/><signal id="REG16LFBK_SPECSIG"/></pterm><pterm id="FB1_13_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="D_EXT5PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB1_14_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG05LFBK_SPECSIG"/></pterm><pterm id="FB1_14_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="D_EXT5PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/><signal id="REG15LFBK_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="SYSCLK_EXT" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="D_EXT4PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG04LFBK_SPECSIG"/></pterm><pterm id="FB1_17_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="D_EXT4PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="REG14LFBK_SPECSIG"/><signal id="XLXN_281XLXN_281_D2LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><equation id="XLXN_281XLXN_281_D2_SPECSIG"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="REG17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_3_1"/><eq_pterm ptindx="FB1_3_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_4_1"/><eq_pterm ptindx="FB1_4_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="nCIIN_EXT" negated="ON" userloc="P16"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm ptindx="FB1_6_3"/></d2></equation><equation id="REG14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_7_1"/><eq_pterm ptindx="FB1_7_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG06_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG05_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_9_1"/><eq_pterm ptindx="FB1_9_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG04_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_10_1"/><eq_pterm ptindx="FB1_10_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="DO7WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_11_1"/><eq_pterm ptindx="FB1_11_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_11_3"/></oe><prld ptindx="GND"/></equation><equation id="DO6WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_12_3"/></oe><prld ptindx="GND"/></equation><equation id="DO6WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_13_3"/></oe><prld ptindx="GND"/></equation><equation id="DO5WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_14_3"/></oe><prld ptindx="GND"/></equation><equation id="DO5WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_15_3"/></oe><prld ptindx="GND"/></equation><equation id="nCLK" userloc="P27"><d2><eq_pterm ptindx="FB1_16_1"/></d2></equation><equation id="DO4WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_17_3"/></oe><prld ptindx="GND"/></equation><equation id="DO4WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB1_18_3"/></oe><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="36" pinUse="14"><macrocell id="FB2_MC1" sigUse="19" signal="XLXN_900BUF3XLXN_900BUF3_TRSTLFBK_SPECSIG"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN96" sigUse="0" signal="nCBACK_EXT"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN97" sigUse="19" signal="DO3WA1_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN2" sigUse="1" signal="CBREQ"><pterms pt1="FB2_4_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN99" sigUse="19" signal="DO3WA0_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN1" sigUse="1" signal="nRESET_OUT"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7" sigUse="19" signal="DO2WA1_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2" pt3="FB2_7_3"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN3" sigUse="2" signal="UMD"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN4" sigUse="9" signal="nIOSEL"><pterms pt1="FB2_9_1"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN7" sigUse="1" signal="nDSACK1"><pterms pt1="FB2_10_1"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6" sigUse="1" signal="nDSACK0"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8" sigUse="0" signal="nSTERM"/><macrocell id="FB2_MC13" sigUse="19" signal="DO2WA0_SPECSIG"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN9" sigUse="1" signal="nHALT"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN10" sigUse="1" signal="nBERR"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN11" sigUse="1" signal="nWR"><pterms pt1="FB2_16_1"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN12" sigUse="1" signal="nRD"><pterms pt1="FB2_17_1"/></macrocell><macrocell id="FB2_MC18" sigUse="20" signal="XLXN_900BUF4XLXN_900BUF4_TRSTLFBK_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4"/></macrocell><fbinput id="FB2_I1" signal="A_EXT0_SPECSIG"/><fbinput id="FB2_I2" signal="A_EXT1_SPECSIG"/><fbinput id="FB2_I3" signal="A_EXT20_SPECSIG"/><fbinput id="FB2_I4" signal="A_EXT21_SPECSIG"/><fbinput id="FB2_I5" signal="A_EXT22_SPECSIG"/><fbinput id="FB2_I6" signal="A_EXT23_SPECSIG"/><fbinput id="FB2_I7" signal="A_EXT24_SPECSIG"/><fbinput id="FB2_I8" signal="A_EXT25_SPECSIG"/><fbinput id="FB2_I9" signal="A_EXT26_SPECSIG"/><fbinput id="FB2_I10" signal="A_EXT27_SPECSIG"/><fbinput id="FB2_I11" signal="A_EXT28_SPECSIG"/><fbinput id="FB2_I12" signal="A_EXT29_SPECSIG"/><fbinput id="FB2_I13" signal="A_EXT30_SPECSIG"/><fbinput id="FB2_I14" signal="A_EXT31_SPECSIG"/><fbinput id="FB2_I15" signal="ACK_BOOT"/><fbinput id="FB2_I16" signal="ACK_CS0"/><fbinput id="FB2_I17" signal="ACK_RAM_ROM"/><fbinput id="FB2_I18" signal="BUS_TIMEOUT"/><fbinput fbk="PIN" id="FB2_I19" signal="D_EXT2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I20" signal="D_EXT3PIN_SPECSIG"/><fbinput id="FB2_I21" signal="FC_0_OUT_SPECSIG"/><fbinput id="FB2_I22" signal="RnW"/><fbinput id="FB2_I23" signal="REG02_SPECSIG"/><fbinput id="FB2_I24" signal="REG03_SPECSIG"/><fbinput id="FB2_I25" signal="REG05_SPECSIG"/><fbinput id="FB2_I26" signal="REG06_SPECSIG"/><fbinput id="FB2_I27" signal="REG12_SPECSIG"/><fbinput id="FB2_I28" signal="REG13_SPECSIG"/><fbinput id="FB2_I29" signal="XLXN_252XLXN_252_D2_SPECSIG"/><fbinput id="FB2_I30" signal="XLXN_281XLXN_281_D2_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I31" signal="XLXN_900BUF3XLXN_900BUF3_TRSTLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I32" signal="XLXN_900BUF4XLXN_900BUF4_TRSTLFBK_SPECSIG"/><fbinput id="FB2_I33" signal="nAS_EXT"/><fbinput id="FB2_I34" signal="nCBREQ_EXT"/><fbinput id="FB2_I35" signal="nM230DTACK"/><fbinput id="FB2_I36" signal="nR561DTACK"/><fbinput id="FB2_I37" signal="nRESET_EXT"/><fbinput fbk="PIN" id="FB2_I38" signal="nWRUMPIN_SPECSIG"/><pterm id="FB2_1_1"><signal id="ACK_RAM_ROM"/></pterm><pterm id="FB2_1_2"><signal id="nR561DTACK" negated="ON"/></pterm><pterm id="FB2_1_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="REG06_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG"/><signal id="FC_0_OUT_SPECSIG"/></pterm><pterm id="FB2_3_1"><signal id="REG03_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_3_2"><signal id="D_EXT3PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB2_3_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB2_4_1"><signal id="nCBREQ_EXT" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="REG13_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="D_EXT3PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB2_5_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="nRESET_EXT" negated="ON"/></pterm><pterm id="FB2_7_1"><signal id="REG02_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_2"><signal id="D_EXT2PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB2_7_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB2_8_1"><signal id="RnW" negated="ON"/><signal id="nWRUMPIN_SPECSIG"/></pterm><pterm id="FB2_9_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB2_10_1"><signal id="XLXN_900BUF3XLXN_900BUF3_TRSTLFBK_SPECSIG"/></pterm><pterm id="FB2_11_1"><signal id="XLXN_900BUF4XLXN_900BUF4_TRSTLFBK_SPECSIG"/></pterm><pterm id="FB2_13_1"><signal id="REG12_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_2"><signal id="D_EXT2PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB2_13_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="nRESET_EXT" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="BUS_TIMEOUT"/></pterm><pterm id="FB2_16_1"><signal id="RnW"/></pterm><pterm id="FB2_17_1"><signal id="RnW" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="ACK_RAM_ROM"/></pterm><pterm id="FB2_18_2"><signal id="ACK_BOOT"/></pterm><pterm id="FB2_18_3"><signal id="nM230DTACK" negated="ON"/></pterm><pterm id="FB2_18_4"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="REG06_SPECSIG"/><signal id="A_EXT24_SPECSIG"/><signal id="FC_0_OUT_SPECSIG"/></pterm><equation id="XLXN_900BUF3XLXN_900BUF3_TRSTLFBK_SPECSIG"><d2><eq_pterm ptindx="FB2_1_1"/><eq_pterm ptindx="FB2_1_2"/><eq_pterm ptindx="FB2_1_3"/></d2></equation><equation id="nCBACK_EXT" userloc="P96"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="DO3WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_3_1"/><eq_pterm ptindx="FB2_3_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB2_3_3"/></oe><prld ptindx="GND"/></equation><equation id="CBREQ"><d2><eq_pterm ptindx="FB2_4_1"/></d2></equation><equation id="DO3WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB2_5_3"/></oe><prld ptindx="GND"/></equation><equation id="nRESET_OUT" userloc="P1"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_6_1"/></oe></equation><equation id="DO2WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_7_1"/><eq_pterm ptindx="FB2_7_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB2_7_3"/></oe><prld ptindx="GND"/></equation><equation id="UMD" negated="ON"><d2><eq_pterm ptindx="FB2_8_1"/></d2></equation><equation id="nIOSEL" negated="ON"><d2><eq_pterm ptindx="FB2_9_1"/></d2></equation><equation id="nDSACK1" userloc="P7"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_10_1"/></oe></equation><equation id="nDSACK0" userloc="P6"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_11_1"/></oe></equation><equation id="nSTERM" userloc="P8"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="DO2WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_13_1"/><eq_pterm ptindx="FB2_13_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB2_13_3"/></oe><prld ptindx="GND"/></equation><equation id="nHALT" userloc="P9"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_14_1"/></oe></equation><equation id="nBERR" userloc="P10"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_15_1"/></oe></equation><equation id="nWR" userloc="P11"><d2><eq_pterm ptindx="FB2_16_1"/></d2></equation><equation id="nRD" userloc="P12"><d2><eq_pterm ptindx="FB2_17_1"/></d2></equation><equation id="XLXN_900BUF4XLXN_900BUF4_TRSTLFBK_SPECSIG"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/><eq_pterm ptindx="FB2_18_4"/></d2></equation></fblock><fblock id="FB3" inputUse="28" pinUse="14"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN29" sigUse="1" signal="nRDUU"><pterms pt1="FB3_2_1"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN30" sigUse="1" signal="nRDUM"><pterms pt1="FB3_3_1"/></macrocell><macrocell id="FB3_MC4" pin="FB3_MC4_PIN34" sigUse="3" signal="nWRUU"><pterms pt1="FB3_4_1"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN32" sigUse="1" signal="nRDLM"><pterms pt1="FB3_5_1"/></macrocell><macrocell id="FB3_MC6" pin="FB3_MC6_PIN33" sigUse="1" signal="nRDLL"><pterms pt1="FB3_6_1"/></macrocell><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN35" sigUse="3" signal="nWRUM"><pterms pt1="FB3_8_1"/></macrocell><macrocell id="FB3_MC9" pin="FB3_MC9_PIN36" sigUse="6" signal="nWRLM"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3" pt4="FB3_9_4"/></macrocell><macrocell id="FB3_MC10" pin="FB3_MC10_PIN43" sigUse="1" signal="DS"><pterms pt1="FB3_10_1"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN37" sigUse="2" signal="nWRLL"><pterms pt1="FB3_11_1"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN39" sigUse="2" signal="nUDS"><pterms pt1="FB3_12_1"/></macrocell><macrocell id="FB3_MC13" sigUse="19" signal="DO0WA1_SPECSIG"><pterms pt1="FB3_13_1" pt2="FB3_13_2" pt3="FB3_13_3"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN40" sigUse="4" signal="nLDS"><pterms pt1="FB3_14_1"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN41" sigUse="1" signal="OCS"><pterms pt1="FB3_15_1"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN42" sigUse="13" signal="nIOCS0"><pterms pt1="FB3_16_1"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN49" sigUse="13" signal="nIOCS1"><pterms pt1="FB3_17_1"/></macrocell><macrocell id="FB3_MC18" sigUse="19" signal="DO0WA0_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3"/></macrocell><fbinput id="FB3_I1" signal="A_EXT0_SPECSIG"/><fbinput id="FB3_I2" signal="A_EXT1_SPECSIG"/><fbinput id="FB3_I3" signal="A_EXT20_SPECSIG"/><fbinput id="FB3_I4" signal="A_EXT21_SPECSIG"/><fbinput id="FB3_I5" signal="A_EXT22_SPECSIG"/><fbinput id="FB3_I6" signal="A_EXT23_SPECSIG"/><fbinput id="FB3_I7" signal="A_EXT24_SPECSIG"/><fbinput id="FB3_I8" signal="A_EXT25_SPECSIG"/><fbinput id="FB3_I9" signal="A_EXT26_SPECSIG"/><fbinput id="FB3_I10" signal="A_EXT27_SPECSIG"/><fbinput id="FB3_I11" signal="A_EXT28_SPECSIG"/><fbinput id="FB3_I12" signal="A_EXT29_SPECSIG"/><fbinput id="FB3_I13" signal="A_EXT30_SPECSIG"/><fbinput id="FB3_I14" signal="A_EXT31_SPECSIG"/><fbinput fbk="PIN" id="FB3_I15" signal="D_EXT0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I16" signal="LLDPIN_SPECSIG"/><fbinput id="FB3_I17" signal="RnW"/><fbinput id="FB3_I18" signal="REG00_SPECSIG"/><fbinput id="FB3_I19" signal="REG10_SPECSIG"/><fbinput id="FB3_I20" signal="SIZ_0"/><fbinput id="FB3_I21" signal="SIZ_1"/><fbinput id="FB3_I22" signal="XLXN_252XLXN_252_D2_SPECSIG"/><fbinput id="FB3_I23" signal="XLXN_281XLXN_281_D2_SPECSIG"/><fbinput id="FB3_I24" signal="nAS_EXT"/><fbinput id="FB3_I25" signal="nDS"/><fbinput fbk="LFBK" id="FB3_I26" signal="nLDS_OBUFLFBK_SPECSIG"/><fbinput id="FB3_I27" signal="nOCS_EXT"/><fbinput fbk="LFBK" id="FB3_I28" signal="nWRUM_OBUFLFBK_SPECSIG"/><pterm id="FB3_2_1"><signal id="RnW" negated="ON"/></pterm><pterm id="FB3_3_1"><signal id="RnW" negated="ON"/></pterm><pterm id="FB3_4_1"><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW" negated="ON"/></pterm><pterm id="FB3_5_1"><signal id="RnW" negated="ON"/></pterm><pterm id="FB3_6_1"><signal id="RnW" negated="ON"/></pterm><pterm id="FB3_8_1"><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW" negated="ON"/><signal id="nLDS_OBUFLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB3_9_1"><signal id="RnW"/></pterm><pterm id="FB3_9_2"><signal id="A_EXT0_SPECSIG"/><signal id="nWRUM_OBUFLFBK_SPECSIG"/></pterm><pterm id="FB3_9_3"><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="SIZ_1" negated="ON"/><signal id="SIZ_0"/></pterm><pterm id="FB3_9_4"><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="SIZ_1"/><signal id="SIZ_0" negated="ON"/></pterm><pterm id="FB3_10_1"><signal id="nDS" negated="ON"/></pterm><pterm id="FB3_11_1"><signal id="RnW" negated="ON"/><signal id="LLDPIN_SPECSIG"/></pterm><pterm id="FB3_12_1"><signal id="A_EXT0_SPECSIG"/><signal id="RnW" negated="ON"/></pterm><pterm id="FB3_13_1"><signal id="REG00_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13_2"><signal id="D_EXT0PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB3_13_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB3_14_1"><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="RnW" negated="ON"/><signal id="SIZ_1" negated="ON"/><signal id="SIZ_0"/></pterm><pterm id="FB3_15_1"><signal id="nOCS_EXT" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG"/><signal id="A_EXT20_SPECSIG"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB3_18_1"><signal id="REG10_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_2"><signal id="D_EXT0PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB3_18_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><equation id="nRDUU" userloc="P29"><d2><eq_pterm ptindx="FB3_2_1"/></d2></equation><equation id="nRDUM" userloc="P30"><d2><eq_pterm ptindx="FB3_3_1"/></d2></equation><equation id="nWRUU" negated="ON" userloc="P34"><d2><eq_pterm ptindx="FB3_4_1"/></d2></equation><equation id="nRDLM" userloc="P32"><d2><eq_pterm ptindx="FB3_5_1"/></d2></equation><equation id="nRDLL" userloc="P33"><d2><eq_pterm ptindx="FB3_6_1"/></d2></equation><equation id="nWRUM" negated="ON" userloc="P35"><d2><eq_pterm ptindx="FB3_8_1"/></d2></equation><equation id="nWRLM" userloc="P36"><d2><eq_pterm ptindx="FB3_9_1"/><eq_pterm ptindx="FB3_9_2"/><eq_pterm ptindx="FB3_9_3"/><eq_pterm ptindx="FB3_9_4"/></d2></equation><equation id="DS"><d2><eq_pterm ptindx="FB3_10_1"/></d2></equation><equation id="nWRLL" negated="ON" userloc="P37"><d2><eq_pterm ptindx="FB3_11_1"/></d2></equation><equation id="nUDS" userloc="P39"><d2><eq_pterm ptindx="FB3_12_1"/></d2></equation><equation id="DO0WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_13_1"/><eq_pterm ptindx="FB3_13_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB3_13_3"/></oe><prld ptindx="GND"/></equation><equation id="nLDS" userloc="P40"><d2><eq_pterm ptindx="FB3_14_1"/></d2></equation><equation id="OCS"><d2><eq_pterm ptindx="FB3_15_1"/></d2></equation><equation id="nIOCS0" negated="ON"><d2><eq_pterm ptindx="FB3_16_1"/></d2></equation><equation id="nIOCS1" negated="ON"><d2><eq_pterm ptindx="FB3_17_1"/></d2></equation><equation id="DO0WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB3_18_3"/></oe><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="30" pinUse="5"><macrocell id="FB4_MC1"><pterms pt1="FB4_1_1" pt2="FB4_1_2" pt3="FB4_1_3" pt4="FB4_1_4"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN81" sigUse="3" signal="UUD"><pterms pt1="FB4_2_1" pt2="FB4_2_2"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN82"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN80"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN85" sigUse="1" signal="XLXI_158boot_cycle_count_reg3_SPECSIG"><pterms pt1="FB4_5_1"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN86" sigUse="2" signal="LMD"><pterms pt1="FB4_6_1"/></macrocell><macrocell id="FB4_MC7" sigUse="3" signal="REG13_SPECSIG"><pterms pt1="FB4_7_1" pt2="FB4_7_2"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN87" sigUse="3" signal="REG12_SPECSIG"><pterms pt1="FB4_8_1" pt2="FB4_8_2"/></macrocell><macrocell id="FB4_MC9" pin="FB4_MC9_PIN89" sigUse="3" signal="REG11_SPECSIG"><pterms pt1="FB4_9_1" pt2="FB4_9_2"/></macrocell><macrocell id="FB4_MC10" sigUse="3" signal="REG10_SPECSIG"><pterms pt1="FB4_10_1" pt2="FB4_10_2"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN90" sigUse="3" signal="REG03_SPECSIG"><pterms pt1="FB4_11_1" pt2="FB4_11_2"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN91" sigUse="1" signal="RMC"><pterms pt1="FB4_12_1"/></macrocell><macrocell id="FB4_MC13" sigUse="3" signal="REG02_SPECSIG"><pterms pt1="FB4_13_1" pt2="FB4_13_2"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN93" sigUse="3" signal="REG01_SPECSIG"><pterms pt1="FB4_14_1" pt2="FB4_14_2"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN94" sigUse="3" signal="REG00_SPECSIG"><pterms pt1="FB4_15_1" pt2="FB4_15_2"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PIN92" sigUse="7" signal="BUS_TIMEOUT"><pterms pt1="FB4_16_1" pt2="FB4_16_2"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN95" sigUse="6" signal="BCC4_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2" pt3="FB4_17_3" pt4="FB4_17_4"/></macrocell><macrocell id="FB4_MC18" sigUse="12" signal="ACK_CS0"><pterms pt1="FB4_18_1" pt2="FB4_18_2" pt3="FB4_18_3" pt4="FB4_18_4" pt5="FB4_18_5"/></macrocell><fbinput id="FB4_I1" signal="OpTxFX_DC133_SPECSIG"/><fbinput id="FB4_I2" signal="A_EXT0_SPECSIG"/><fbinput id="FB4_I3" signal="A_EXT1_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I4" signal="ACK_CS0LFBK_SPECSIG"/><fbinput id="FB4_I5" signal="BCC0_SPECSIG"/><fbinput id="FB4_I6" signal="BCC0BCC&lt;0&gt;_RSTF_SPECSIG"/><fbinput id="FB4_I7" signal="BCC1_SPECSIG"/><fbinput id="FB4_I8" signal="BCC2_SPECSIG"/><fbinput id="FB4_I9" signal="BCC3_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I10" signal="BCC4LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I11" signal="BUS_TIMEOUTLFBK_SPECSIG"/><fbinput fbk="PIN" id="FB4_I12" signal="D_EXT0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I13" signal="D_EXT1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I14" signal="D_EXT2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I15" signal="D_EXT3PIN_SPECSIG"/><fbinput id="FB4_I16" signal="RnW"/><fbinput fbk="LFBK" id="FB4_I17" signal="REG00LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I18" signal="REG01LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I19" signal="REG02LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I20" signal="REG03LFBK_SPECSIG"/><fbinput id="FB4_I21" signal="REG04_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I22" signal="REG10LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I23" signal="REG11LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I24" signal="REG12LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I25" signal="REG13LFBK_SPECSIG"/><fbinput id="FB4_I26" signal="XLXN_252XLXN_252_D2_SPECSIG"/><fbinput id="FB4_I27" signal="XLXN_281XLXN_281_D2_SPECSIG"/><fbinput id="FB4_I28" signal="nAS_EXT"/><fbinput id="FB4_I29" signal="nRMC"/><fbinput fbk="PIN" id="FB4_I30" signal="nWRLMPIN_SPECSIG"/><pterm id="FB4_1_1"><signal id="BCC0_SPECSIG"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="REG00LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_2"><signal id="BCC0_SPECSIG" negated="ON"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="REG00LFBK_SPECSIG"/></pterm><pterm id="FB4_1_3"><signal id="REG04_SPECSIG"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="BCC4LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_4"><signal id="REG04_SPECSIG" negated="ON"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="BCC4LFBK_SPECSIG"/></pterm><pterm id="FB4_2_1"><signal id="RnW"/></pterm><pterm id="FB4_2_2"><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_5_1"><signal id="OpTxFX_DC133_SPECSIG"/></pterm><pterm id="FB4_6_1"><signal id="RnW" negated="ON"/><signal id="nWRLMPIN_SPECSIG"/></pterm><pterm id="FB4_7_1"><signal id="D_EXT3PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB4_7_2"><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/><signal id="REG13LFBK_SPECSIG"/></pterm><pterm id="FB4_8_1"><signal id="D_EXT2PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB4_8_2"><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/><signal id="REG12LFBK_SPECSIG"/></pterm><pterm id="FB4_9_1"><signal id="D_EXT1PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB4_9_2"><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/><signal id="REG11LFBK_SPECSIG"/></pterm><pterm id="FB4_10_1"><signal id="D_EXT0PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB4_10_2"><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/><signal id="REG10LFBK_SPECSIG"/></pterm><pterm id="FB4_11_1"><signal id="D_EXT3PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB4_11_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG03LFBK_SPECSIG"/></pterm><pterm id="FB4_12_1"><signal id="nRMC" negated="ON"/></pterm><pterm id="FB4_13_1"><signal id="D_EXT2PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB4_13_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG02LFBK_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="D_EXT1PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB4_14_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG01LFBK_SPECSIG"/></pterm><pterm id="FB4_15_1"><signal id="D_EXT0PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG00LFBK_SPECSIG"/></pterm><pterm id="FB4_16_1"><signal id="nAS_EXT" negated="ON"/><signal id="BUS_TIMEOUTLFBK_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="nAS_EXT" negated="ON"/><signal id="BCC0_SPECSIG"/><signal id="BCC1_SPECSIG"/><signal id="BCC2_SPECSIG"/><signal id="BCC3_SPECSIG"/><signal id="BCC4LFBK_SPECSIG"/></pterm><pterm id="FB4_17_1"><signal id="nAS_EXT" negated="ON"/><signal id="BCC0_SPECSIG"/><signal id="BCC1_SPECSIG"/><signal id="BCC2_SPECSIG"/><signal id="BCC3_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="BCC0BCC&lt;0&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17_3"><signal id="BCC1_SPECSIG"/><signal id="REG01LFBK_SPECSIG" negated="ON"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17_4"><signal id="BCC1_SPECSIG" negated="ON"/><signal id="REG01LFBK_SPECSIG"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18_1"><signal id="nAS_EXT"/></pterm><pterm id="FB4_18_2"><signal id="BCC2_SPECSIG"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="REG02LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18_3"><signal id="BCC2_SPECSIG" negated="ON"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="REG02LFBK_SPECSIG"/></pterm><pterm id="FB4_18_4"><signal id="BCC3_SPECSIG"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="REG03LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18_5"><signal id="BCC3_SPECSIG" negated="ON"/><signal id="ACK_CS0LFBK_SPECSIG" negated="ON"/><signal id="REG03LFBK_SPECSIG"/></pterm><equation id="UUD"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/></d2></equation><equation id="XLXI_158boot_cycle_count_reg3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_5_1"/></d2><clk><fastsig signal="nAS_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="LMD" negated="ON"><d2><eq_pterm ptindx="FB4_6_1"/></d2></equation><equation id="REG13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_7_1"/><eq_pterm ptindx="FB4_7_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_8_1"/><eq_pterm ptindx="FB4_8_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_9_1"/><eq_pterm ptindx="FB4_9_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_10_1"/><eq_pterm ptindx="FB4_10_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG03_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_11_1"/><eq_pterm ptindx="FB4_11_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="RMC"><d2><eq_pterm ptindx="FB4_12_1"/></d2></equation><equation id="REG02_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_13_1"/><eq_pterm ptindx="FB4_13_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG01_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_14_1"/><eq_pterm ptindx="FB4_14_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG00_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_15_1"/><eq_pterm ptindx="FB4_15_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="BUS_TIMEOUT" regUse="D"><d2><eq_pterm ptindx="FB4_16_1"/><eq_pterm ptindx="FB4_16_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><prld ptindx="GND"/></equation><equation id="BCC4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><eq_pterm ptindx="FB4_17_2"/></reset><prld ptindx="GND"/></equation><equation id="ACK_CS0" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/><eq_pterm ptindx="FB4_18_2"/><eq_pterm ptindx="FB4_18_3"/><eq_pterm ptindx="FB4_18_4"/><eq_pterm ptindx="FB4_18_5"/><eq_pterm import="1" ptindx="FB4_1_1"/><eq_pterm import="1" ptindx="FB4_1_2"/><eq_pterm import="1" ptindx="FB4_1_3"/><eq_pterm import="1" ptindx="FB4_1_4"/><eq_pterm import="1" ptindx="FB4_17_3"/><eq_pterm import="1" ptindx="FB4_17_4"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB5" inputUse="32" pinUse="13"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN50" sigUse="17" signal="D_EXT1_SPECSIG"><pterms pt1="FB5_2_1" pt2="FB5_2_2"/></macrocell><macrocell id="FB5_MC3" pin="FB5_MC3_PIN52" sigUse="17" signal="D_EXT2_SPECSIG"><pterms pt1="FB5_3_1" pt2="FB5_3_2"/></macrocell><macrocell id="FB5_MC4" pin="FB5_MC4_PIN46" sigUse="17" signal="D_EXT0_SPECSIG"><pterms pt1="FB5_4_1" pt2="FB5_4_2"/></macrocell><macrocell id="FB5_MC5" pin="FB5_MC5_PIN53" sigUse="17" signal="D_EXT3_SPECSIG"><pterms pt1="FB5_5_1" pt2="FB5_5_2"/></macrocell><macrocell id="FB5_MC6" pin="FB5_MC6_PIN54" sigUse="17" signal="D_EXT4_SPECSIG"><pterms pt1="FB5_6_1" pt2="FB5_6_2"/></macrocell><macrocell id="FB5_MC7" sigUse="16" signal="XLXN_252XLXN_252_D2_SPECSIG"><pterms pt1="FB5_7_1"/></macrocell><macrocell id="FB5_MC8" pin="FB5_MC8_PIN55" sigUse="17" signal="D_EXT5_SPECSIG"><pterms pt1="FB5_8_1" pt2="FB5_8_2"/></macrocell><macrocell id="FB5_MC9" pin="FB5_MC9_PIN56" sigUse="17" signal="D_EXT6_SPECSIG"><pterms pt1="FB5_9_1" pt2="FB5_9_2"/></macrocell><macrocell id="FB5_MC10" sigUse="2" signal="BCC0BCC&lt;0&gt;_RSTF_SPECSIG"><pterms pt1="FB5_10_1"/></macrocell><macrocell id="FB5_MC11" pin="FB5_MC11_PIN58" sigUse="17" signal="D_EXT7_SPECSIG"><pterms pt1="FB5_11_1" pt2="FB5_11_2"/></macrocell><macrocell id="FB5_MC12" pin="FB5_MC12_PIN60" sigUse="10" signal="nFLASHCS"><pterms pt1="FB5_12_1"/></macrocell><macrocell id="FB5_MC13" sigUse="19" signal="DO1WA1_SPECSIG"><pterms pt1="FB5_13_1" pt2="FB5_13_2" pt3="FB5_13_3"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN61" sigUse="14" signal="nBOOTCS"><pterms pt1="FB5_14_1" pt2="FB5_14_2"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN63" sigUse="13" signal="n68561CS"><pterms pt1="FB5_15_1"/></macrocell><macrocell id="FB5_MC16" pin="FB5_MC16_PIN59" sigUse="11" signal="nRAMCS"><pterms pt1="FB5_16_1"/></macrocell><macrocell id="FB5_MC17" pin="FB5_MC17_PIN64" sigUse="13" signal="n68230CS"><pterms pt1="FB5_17_1"/></macrocell><macrocell id="FB5_MC18" sigUse="19" signal="DO1WA0_SPECSIG"><pterms pt1="FB5_18_1" pt2="FB5_18_2" pt3="FB5_18_3"/></macrocell><fbinput id="FB5_I1" signal="A_EXT0_SPECSIG"/><fbinput id="FB5_I2" signal="A_EXT1_SPECSIG"/><fbinput id="FB5_I3" signal="A_EXT20_SPECSIG"/><fbinput id="FB5_I4" signal="A_EXT21_SPECSIG"/><fbinput id="FB5_I5" signal="A_EXT22_SPECSIG"/><fbinput id="FB5_I6" signal="A_EXT23_SPECSIG"/><fbinput id="FB5_I7" signal="A_EXT24_SPECSIG"/><fbinput id="FB5_I8" signal="A_EXT25_SPECSIG"/><fbinput id="FB5_I9" signal="A_EXT26_SPECSIG"/><fbinput id="FB5_I10" signal="A_EXT27_SPECSIG"/><fbinput id="FB5_I11" signal="A_EXT28_SPECSIG"/><fbinput id="FB5_I12" signal="A_EXT29_SPECSIG"/><fbinput id="FB5_I13" signal="A_EXT30_SPECSIG"/><fbinput id="FB5_I14" signal="A_EXT31_SPECSIG"/><fbinput fbk="PIN" id="FB5_I15" signal="D_EXT1PIN_SPECSIG"/><fbinput id="FB5_I16" signal="DO0_SPECSIG"/><fbinput id="FB5_I17" signal="DO0WA0_SPECSIG"/><fbinput id="FB5_I18" signal="DO0WA1_SPECSIG"/><fbinput id="FB5_I19" signal="DO1_SPECSIG"/><fbinput id="FB5_I20" signal="DO1WA0_SPECSIG"/><fbinput id="FB5_I21" signal="DO1WA1_SPECSIG"/><fbinput id="FB5_I22" signal="DO2_SPECSIG"/><fbinput id="FB5_I23" signal="DO2WA0_SPECSIG"/><fbinput id="FB5_I24" signal="DO2WA1_SPECSIG"/><fbinput id="FB5_I25" signal="DO3_SPECSIG"/><fbinput id="FB5_I26" signal="DO3WA0_SPECSIG"/><fbinput id="FB5_I27" signal="DO3WA1_SPECSIG"/><fbinput id="FB5_I28" signal="DO4_SPECSIG"/><fbinput id="FB5_I29" signal="DO4WA0_SPECSIG"/><fbinput id="FB5_I30" signal="DO4WA1_SPECSIG"/><fbinput id="FB5_I31" signal="DO5_SPECSIG"/><fbinput id="FB5_I32" signal="DO5WA0_SPECSIG"/><fbinput id="FB5_I33" signal="DO5WA1_SPECSIG"/><fbinput id="FB5_I34" signal="DO6_SPECSIG"/><fbinput id="FB5_I35" signal="DO6WA0_SPECSIG"/><fbinput id="FB5_I36" signal="DO6WA1_SPECSIG"/><fbinput id="FB5_I37" signal="DO7_SPECSIG"/><fbinput id="FB5_I38" signal="DO7WA0_SPECSIG"/><fbinput id="FB5_I39" signal="DO7WA1_SPECSIG"/><fbinput id="FB5_I40" signal="RnW"/><fbinput id="FB5_I41" signal="REG01_SPECSIG"/><fbinput id="FB5_I42" signal="REG11_SPECSIG"/><fbinput id="FB5_I43" signal="XLXI_158boot_in_progress_SPECSIG"/><fbinput fbk="LFBK" id="FB5_I44" signal="XLXN_252XLXN_252_D2LFBK_SPECSIG"/><fbinput id="FB5_I45" signal="XLXN_281XLXN_281_D2_SPECSIG"/><fbinput id="FB5_I46" signal="nAS_EXT"/><fbinput id="FB5_I47" signal="nECS_EXT"/><fbinput id="FB5_I48" signal="nRESET_EXT"/><pterm id="FB5_2_1"><signal id="DO1_SPECSIG"/></pterm><pterm id="FB5_2_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_3_1"><signal id="DO2_SPECSIG"/></pterm><pterm id="FB5_3_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_4_1"><signal id="DO0_SPECSIG"/></pterm><pterm id="FB5_4_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_5_1"><signal id="DO3_SPECSIG"/></pterm><pterm id="FB5_5_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_6_1"><signal id="DO4_SPECSIG"/></pterm><pterm id="FB5_6_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_7_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW" negated="ON"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_8_1"><signal id="DO5_SPECSIG"/></pterm><pterm id="FB5_8_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_9_1"><signal id="DO6_SPECSIG"/></pterm><pterm id="FB5_9_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_10_1"><signal id="nRESET_EXT"/><signal id="nECS_EXT"/></pterm><pterm id="FB5_11_1"><signal id="DO7_SPECSIG"/></pterm><pterm id="FB5_11_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_12_1"><signal id="A_EXT28_SPECSIG" negated="ON"/><signal id="A_EXT29_SPECSIG" negated="ON"/><signal id="A_EXT30_SPECSIG" negated="ON"/><signal id="A_EXT31_SPECSIG" negated="ON"/><signal id="A_EXT27_SPECSIG" negated="ON"/><signal id="A_EXT26_SPECSIG" negated="ON"/><signal id="A_EXT25_SPECSIG" negated="ON"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG"/><signal id="A_EXT24_SPECSIG" negated="ON"/></pterm><pterm id="FB5_13_1"><signal id="REG01_SPECSIG"/><signal id="XLXN_252XLXN_252_D2LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB5_13_2"><signal id="D_EXT1PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2LFBK_SPECSIG"/></pterm><pterm id="FB5_13_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_14_1"><signal id="nAS_EXT" negated="ON"/><signal id="XLXI_158boot_in_progress_SPECSIG"/></pterm><pterm id="FB5_14_2"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG"/><signal id="A_EXT20_SPECSIG"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_15_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_16_1"><signal id="A_EXT28_SPECSIG" negated="ON"/><signal id="A_EXT29_SPECSIG" negated="ON"/><signal id="A_EXT30_SPECSIG" negated="ON"/><signal id="A_EXT31_SPECSIG" negated="ON"/><signal id="A_EXT27_SPECSIG" negated="ON"/><signal id="A_EXT26_SPECSIG" negated="ON"/><signal id="A_EXT25_SPECSIG" negated="ON"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="XLXI_158boot_in_progress_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG" negated="ON"/></pterm><pterm id="FB5_17_1"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG" negated="ON"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB5_18_1"><signal id="REG11_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB5_18_2"><signal id="D_EXT1PIN_SPECSIG"/><signal id="XLXN_281XLXN_281_D2_SPECSIG"/></pterm><pterm id="FB5_18_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><equation id="D_EXT1_SPECSIG" userloc="P50"><d2><eq_pterm ptindx="FB5_2_1"/></d2><oe><eq_pterm ptindx="FB5_2_2"/></oe></equation><equation id="D_EXT2_SPECSIG" userloc="P52"><d2><eq_pterm ptindx="FB5_3_1"/></d2><oe><eq_pterm ptindx="FB5_3_2"/></oe></equation><equation id="D_EXT0_SPECSIG" userloc="P46"><d2><eq_pterm ptindx="FB5_4_1"/></d2><oe><eq_pterm ptindx="FB5_4_2"/></oe></equation><equation id="D_EXT3_SPECSIG" userloc="P53"><d2><eq_pterm ptindx="FB5_5_1"/></d2><oe><eq_pterm ptindx="FB5_5_2"/></oe></equation><equation id="D_EXT4_SPECSIG" userloc="P54"><d2><eq_pterm ptindx="FB5_6_1"/></d2><oe><eq_pterm ptindx="FB5_6_2"/></oe></equation><equation id="XLXN_252XLXN_252_D2_SPECSIG"><d2><eq_pterm ptindx="FB5_7_1"/></d2></equation><equation id="D_EXT5_SPECSIG" userloc="P55"><d2><eq_pterm ptindx="FB5_8_1"/></d2><oe><eq_pterm ptindx="FB5_8_2"/></oe></equation><equation id="D_EXT6_SPECSIG" userloc="P56"><d2><eq_pterm ptindx="FB5_9_1"/></d2><oe><eq_pterm ptindx="FB5_9_2"/></oe></equation><equation id="BCC0BCC&lt;0&gt;_RSTF_SPECSIG"><d2><eq_pterm ptindx="FB5_10_1"/></d2></equation><equation id="D_EXT7_SPECSIG" userloc="P58"><d2><eq_pterm ptindx="FB5_11_1"/></d2><oe><eq_pterm ptindx="FB5_11_2"/></oe></equation><equation id="nFLASHCS" negated="ON" userloc="P60"><d2><eq_pterm ptindx="FB5_12_1"/></d2></equation><equation id="DO1WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_13_1"/><eq_pterm ptindx="FB5_13_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB5_13_3"/></oe><prld ptindx="GND"/></equation><equation id="nBOOTCS" negated="ON" userloc="P61"><d2><eq_pterm ptindx="FB5_14_1"/><eq_pterm ptindx="FB5_14_2"/></d2></equation><equation id="n68561CS" negated="ON" userloc="P63"><d2><eq_pterm ptindx="FB5_15_1"/></d2></equation><equation id="nRAMCS" negated="ON" userloc="P59"><d2><eq_pterm ptindx="FB5_16_1"/></d2></equation><equation id="n68230CS" negated="ON" userloc="P64"><d2><eq_pterm ptindx="FB5_17_1"/></d2></equation><equation id="DO1WA0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_18_1"/><eq_pterm ptindx="FB5_18_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB5_18_3"/></oe><prld ptindx="GND"/></equation></fblock><fblock id="FB6" inputUse="35" pinUse="13"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN65"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN66"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN73"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN67" sigUse="5" signal="XLXI_158boot_in_progress_SPECSIG"><pterms pt1="FB6_5_1"/></macrocell><macrocell id="FB6_MC6" pin="FB6_MC6_PIN68" sigUse="2" signal="XLXI_158boot_cycle_count_reg1_SPECSIG"><pterms pt1="FB6_6_1"/></macrocell><macrocell id="FB6_MC7" sigUse="1" signal="XLXI_158boot_cycle_count_reg0_SPECSIG"><pterms pt1="FB6_7_1"/></macrocell><macrocell id="FB6_MC8" pin="FB6_MC8_PIN70" sigUse="4" signal="OpTxFX_DC133_SPECSIG"><pterms pt1="FB6_8_1"/></macrocell><macrocell id="FB6_MC9" pin="FB6_MC9_PIN71" sigUse="5" signal="XLXI_158boot_cycle_count_reg2_SPECSIG"><pterms pt1="FB6_9_1" pt2="FB6_9_2"/></macrocell><macrocell id="FB6_MC10" sigUse="3" signal="REG07_SPECSIG"><pterms pt1="FB6_10_1" pt2="FB6_10_2"/></macrocell><macrocell id="FB6_MC11" pin="FB6_MC11_PIN72" sigUse="5" signal="BCC3_SPECSIG"><pterms pt1="FB6_11_1" pt2="FB6_11_2"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PIN74" sigUse="4" signal="BCC2_SPECSIG"><pterms pt1="FB6_12_1" pt2="FB6_12_2"/></macrocell><macrocell id="FB6_MC13" sigUse="3" signal="BCC1_SPECSIG"><pterms pt1="FB6_13_1" pt2="FB6_13_2"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PIN76" sigUse="2" signal="BCC0_SPECSIG"><pterms pt1="FB6_14_1" pt2="FB6_14_2"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PIN77" sigUse="19" signal="DO7WA1_SPECSIG"><pterms pt1="FB6_15_1" pt2="FB6_15_2" pt3="FB6_15_3"/></macrocell><macrocell id="FB6_MC16" pin="FB6_MC16_PIN79" sigUse="6" signal="LLD"><pterms pt1="FB6_16_1" pt2="FB6_16_2" pt3="FB6_16_3"/></macrocell><macrocell id="FB6_MC17" pin="FB6_MC17_PIN78" sigUse="13" signal="ACK_RAM_ROM"><pterms pt1="FB6_17_1" pt2="FB6_17_2" pt3="FB6_17_3"/></macrocell><macrocell id="FB6_MC18" sigUse="18" signal="ACK_BOOT"><pterms pt1="FB6_18_1" pt2="FB6_18_2" pt3="FB6_18_3" pt4="FB6_18_4"/></macrocell><fbinput fbk="LFBK" id="FB6_I1" signal="OpTxFX_DC133LFBK_SPECSIG"/><fbinput id="FB6_I2" signal="A_EXT0_SPECSIG"/><fbinput id="FB6_I3" signal="A_EXT1_SPECSIG"/><fbinput id="FB6_I4" signal="A_EXT20_SPECSIG"/><fbinput id="FB6_I5" signal="A_EXT21_SPECSIG"/><fbinput id="FB6_I6" signal="A_EXT22_SPECSIG"/><fbinput id="FB6_I7" signal="A_EXT23_SPECSIG"/><fbinput id="FB6_I8" signal="A_EXT24_SPECSIG"/><fbinput id="FB6_I9" signal="A_EXT25_SPECSIG"/><fbinput id="FB6_I10" signal="A_EXT26_SPECSIG"/><fbinput id="FB6_I11" signal="A_EXT27_SPECSIG"/><fbinput id="FB6_I12" signal="A_EXT28_SPECSIG"/><fbinput id="FB6_I13" signal="A_EXT29_SPECSIG"/><fbinput id="FB6_I14" signal="A_EXT30_SPECSIG"/><fbinput id="FB6_I15" signal="A_EXT31_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I16" signal="ACK_BOOTLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I17" signal="ACK_RAM_ROMLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I18" signal="BCC0LFBK_SPECSIG"/><fbinput id="FB6_I19" signal="BCC0BCC&lt;0&gt;_RSTF_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I20" signal="BCC1LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I21" signal="BCC2LFBK_SPECSIG"/><fbinput fbk="PIN" id="FB6_I22" signal="D_EXT7PIN_SPECSIG"/><fbinput id="FB6_I23" signal="RnW"/><fbinput fbk="LFBK" id="FB6_I24" signal="REG07LFBK_SPECSIG"/><fbinput id="FB6_I25" signal="SIZ_0"/><fbinput id="FB6_I26" signal="SIZ_1"/><fbinput fbk="LFBK" id="FB6_I27" signal="XLXI_158boot_cycle_count_reg0LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I28" signal="XLXI_158boot_cycle_count_reg1LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I29" signal="XLXI_158boot_cycle_count_reg2LFBK_SPECSIG"/><fbinput id="FB6_I30" signal="XLXI_158boot_cycle_count_reg3_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I31" signal="XLXI_158boot_in_progressLFBK_SPECSIG"/><fbinput id="FB6_I32" signal="XLXN_252XLXN_252_D2_SPECSIG"/><fbinput id="FB6_I33" signal="nAS_EXT"/><fbinput fbk="PIN" id="FB6_I34" signal="nLDSPIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I35" signal="nWRUMPIN_SPECSIG"/><pterm id="FB6_5_1"><signal id="XLXI_158boot_cycle_count_reg3_SPECSIG"/><signal id="XLXI_158boot_in_progressLFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg0LFBK_SPECSIG" negated="ON"/><signal id="XLXI_158boot_cycle_count_reg1LFBK_SPECSIG" negated="ON"/><signal id="XLXI_158boot_cycle_count_reg2LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB6_6_1"><signal id="XLXI_158boot_in_progressLFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg0LFBK_SPECSIG"/></pterm><pterm id="FB6_7_1"><signal id="XLXI_158boot_in_progressLFBK_SPECSIG"/></pterm><pterm id="FB6_8_1"><signal id="XLXI_158boot_in_progressLFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg0LFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg1LFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg2LFBK_SPECSIG"/></pterm><pterm id="FB6_9_1"><signal id="XLXI_158boot_cycle_count_reg2LFBK_SPECSIG"/><signal id="OpTxFX_DC133LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB6_9_2"><signal id="XLXI_158boot_in_progressLFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg0LFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg1LFBK_SPECSIG"/><signal id="XLXI_158boot_cycle_count_reg2LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB6_10_1"><signal id="D_EXT7PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB6_10_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG07LFBK_SPECSIG"/></pterm><pterm id="FB6_11_1"><signal id="nAS_EXT" negated="ON"/><signal id="BCC0LFBK_SPECSIG"/><signal id="BCC1LFBK_SPECSIG"/><signal id="BCC2LFBK_SPECSIG"/></pterm><pterm id="FB6_11_2"><signal id="BCC0BCC&lt;0&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB6_12_1"><signal id="nAS_EXT" negated="ON"/><signal id="BCC0LFBK_SPECSIG"/><signal id="BCC1LFBK_SPECSIG"/></pterm><pterm id="FB6_12_2"><signal id="BCC0BCC&lt;0&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB6_13_1"><signal id="nAS_EXT" negated="ON"/><signal id="BCC0LFBK_SPECSIG"/></pterm><pterm id="FB6_13_2"><signal id="BCC0BCC&lt;0&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB6_14_1"><signal id="nAS_EXT"/></pterm><pterm id="FB6_14_2"><signal id="BCC0BCC&lt;0&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB6_15_1"><signal id="D_EXT7PIN_SPECSIG"/><signal id="XLXN_252XLXN_252_D2_SPECSIG"/></pterm><pterm id="FB6_15_2"><signal id="XLXN_252XLXN_252_D2_SPECSIG" negated="ON"/><signal id="REG07LFBK_SPECSIG"/></pterm><pterm id="FB6_15_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT0_SPECSIG" negated="ON"/><signal id="A_EXT1_SPECSIG" negated="ON"/><signal id="RnW"/><signal id="A_EXT24_SPECSIG"/></pterm><pterm id="FB6_16_1"><signal id="SIZ_1" negated="ON"/><signal id="SIZ_0" negated="ON"/></pterm><pterm id="FB6_16_2"><signal id="nLDSPIN_SPECSIG" negated="ON"/><signal id="nWRUMPIN_SPECSIG"/></pterm><pterm id="FB6_16_3"><signal id="A_EXT0_SPECSIG"/><signal id="RnW" negated="ON"/><signal id="SIZ_1"/><signal id="SIZ_0"/></pterm><pterm id="FB6_17_1"><signal id="nAS_EXT" negated="ON"/><signal id="ACK_RAM_ROMLFBK_SPECSIG"/></pterm><pterm id="FB6_17_2"><signal id="A_EXT28_SPECSIG" negated="ON"/><signal id="A_EXT29_SPECSIG" negated="ON"/><signal id="A_EXT30_SPECSIG" negated="ON"/><signal id="A_EXT31_SPECSIG" negated="ON"/><signal id="A_EXT27_SPECSIG" negated="ON"/><signal id="A_EXT26_SPECSIG" negated="ON"/><signal id="A_EXT25_SPECSIG" negated="ON"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG"/><signal id="A_EXT24_SPECSIG" negated="ON"/><signal id="BCC0LFBK_SPECSIG"/></pterm><pterm id="FB6_17_3"><signal id="A_EXT28_SPECSIG" negated="ON"/><signal id="A_EXT29_SPECSIG" negated="ON"/><signal id="A_EXT30_SPECSIG" negated="ON"/><signal id="A_EXT31_SPECSIG" negated="ON"/><signal id="A_EXT27_SPECSIG" negated="ON"/><signal id="A_EXT26_SPECSIG" negated="ON"/><signal id="A_EXT25_SPECSIG" negated="ON"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT24_SPECSIG" negated="ON"/><signal id="XLXI_158boot_in_progressLFBK_SPECSIG" negated="ON"/><signal id="BCC0LFBK_SPECSIG"/></pterm><pterm id="FB6_18_1"><signal id="nAS_EXT" negated="ON"/><signal id="ACK_BOOTLFBK_SPECSIG"/></pterm><pterm id="FB6_18_2"><signal id="nAS_EXT" negated="ON"/><signal id="XLXI_158boot_in_progressLFBK_SPECSIG"/><signal id="BCC0LFBK_SPECSIG"/><signal id="BCC1LFBK_SPECSIG"/><signal id="BCC2LFBK_SPECSIG"/></pterm><pterm id="FB6_18_3"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG"/><signal id="A_EXT20_SPECSIG"/><signal id="A_EXT24_SPECSIG"/><signal id="BCC0LFBK_SPECSIG"/><signal id="BCC1LFBK_SPECSIG"/><signal id="BCC2LFBK_SPECSIG"/></pterm><pterm id="FB6_18_4"><signal id="A_EXT28_SPECSIG"/><signal id="A_EXT29_SPECSIG"/><signal id="A_EXT30_SPECSIG"/><signal id="A_EXT31_SPECSIG"/><signal id="A_EXT27_SPECSIG"/><signal id="A_EXT26_SPECSIG"/><signal id="A_EXT25_SPECSIG"/><signal id="nAS_EXT" negated="ON"/><signal id="A_EXT23_SPECSIG" negated="ON"/><signal id="A_EXT22_SPECSIG"/><signal id="A_EXT21_SPECSIG" negated="ON"/><signal id="A_EXT20_SPECSIG" negated="ON"/><signal id="A_EXT24_SPECSIG"/><signal id="BCC0LFBK_SPECSIG"/><signal id="BCC1LFBK_SPECSIG"/><signal id="BCC2LFBK_SPECSIG"/></pterm><equation id="XLXI_158boot_in_progress_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_5_1"/></d2><clk><fastsig signal="nAS_EXT"/></clk><set><fastsig signal="nRESET_EXT"/></set><prld ptindx="GND"/></equation><equation id="XLXI_158boot_cycle_count_reg1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_6_1"/></d2><clk><fastsig signal="nAS_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="XLXI_158boot_cycle_count_reg0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_7_1"/></d2><clk><fastsig signal="nAS_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="OpTxFX_DC133_SPECSIG"><d2><eq_pterm ptindx="FB6_8_1"/></d2></equation><equation id="XLXI_158boot_cycle_count_reg2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_9_1"/><eq_pterm ptindx="FB6_9_2"/></d2><clk><fastsig signal="nAS_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="REG07_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_10_1"/><eq_pterm ptindx="FB6_10_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><prld ptindx="GND"/></equation><equation id="BCC3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_11_1"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><eq_pterm ptindx="FB6_11_2"/></reset><prld ptindx="GND"/></equation><equation id="BCC2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_12_1"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><eq_pterm ptindx="FB6_12_2"/></reset><prld ptindx="GND"/></equation><equation id="BCC1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_13_1"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><eq_pterm ptindx="FB6_13_2"/></reset><prld ptindx="GND"/></equation><equation id="BCC0_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB6_14_1"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><eq_pterm ptindx="FB6_14_2"/></reset><prld ptindx="GND"/></equation><equation id="DO7WA1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB6_15_1"/><eq_pterm ptindx="FB6_15_2"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><reset><fastsig signal="nRESET_EXT"/></reset><oe><eq_pterm ptindx="FB6_15_3"/></oe><prld ptindx="GND"/></equation><equation id="LLD"><d2><eq_pterm ptindx="FB6_16_1"/><eq_pterm ptindx="FB6_16_2"/><eq_pterm ptindx="FB6_16_3"/></d2></equation><equation id="ACK_RAM_ROM" regUse="D"><d2><eq_pterm ptindx="FB6_17_1"/><eq_pterm ptindx="FB6_17_2"/><eq_pterm ptindx="FB6_17_3"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><prld ptindx="GND"/></equation><equation id="ACK_BOOT" regUse="D"><d2><eq_pterm ptindx="FB6_18_1"/><eq_pterm ptindx="FB6_18_2"/><eq_pterm ptindx="FB6_18_3"/><eq_pterm ptindx="FB6_18_4"/></d2><clk><fastsig signal="SYSCLK_EXT"/></clk><prld ptindx="GND"/></equation></fblock><uim id="DO0_SPECSIG"><pterm id="DO0_1_SPECSIG"><signal id="DO0WA0_SPECSIG"/><signal id="DO0WA1_SPECSIG"/></pterm></uim><uim id="DO1_SPECSIG"><pterm id="DO1_2_SPECSIG"><signal id="DO1WA0_SPECSIG"/><signal id="DO1WA1_SPECSIG"/></pterm></uim><uim id="DO2_SPECSIG"><pterm id="DO2_3_SPECSIG"><signal id="DO2WA0_SPECSIG"/><signal id="DO2WA1_SPECSIG"/></pterm></uim><uim id="DO3_SPECSIG"><pterm id="DO3_4_SPECSIG"><signal id="DO3WA0_SPECSIG"/><signal id="DO3WA1_SPECSIG"/></pterm></uim><uim id="DO4_SPECSIG"><pterm id="DO4_5_SPECSIG"><signal id="DO4WA0_SPECSIG"/><signal id="DO4WA1_SPECSIG"/></pterm></uim><uim id="DO5_SPECSIG"><pterm id="DO5_6_SPECSIG"><signal id="DO5WA0_SPECSIG"/><signal id="DO5WA1_SPECSIG"/></pterm></uim><uim id="DO6_SPECSIG"><pterm id="DO6_7_SPECSIG"><signal id="DO6WA0_SPECSIG"/><signal id="DO6WA1_SPECSIG"/></pterm></uim><uim id="DO7_SPECSIG"><pterm id="DO7_8_SPECSIG"><signal id="DO7WA0_SPECSIG"/><signal id="DO7WA1_SPECSIG"/></pterm></uim><uim id="FC_0_OUT_SPECSIG"><pterm id="FC_0_OUT_9_SPECSIG"><signal id="REG05_SPECSIG"/><signal id="ACK_CS0"/></pterm></uim><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'SYSCLK_EXT' based upon the LOC   constraint 'P22'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'nAS_EXT' based upon the LOC   constraint 'P23'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;8&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;9&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;10&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;11&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;15&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;14&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;13&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;12&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;4&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;5&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;6&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;7&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;3&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;2&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;19&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;18&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;17&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_EXT&lt;16&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:829 - Signal 'XLXN_900$BUF2.TRST' has been minimized to 'GND'.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:10.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:FALLING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:10.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:FALLING is invalid for CPLD   designs. This constraint will be ignored.</warning><warning>Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2003 =   FROM:INT_CLK_SYSCLK_EXT:TO:INT_TNM_n68230CS:15.0 because of one of the   following: (a) a signal name was not found; (b) a signal was removed or   renamed due to optimization; (c) there is no path between the FROM node and   TO node in the TIMESPEC.INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 90 and input limit: 36</warning></messages><compOpts exhaust="ON" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="DENSITY" part="xc95108-7-TQ100" pinfbk="ON" power="STD" prld="LOW" pterms="90" slew="FAST" uim="ON" unused="ON" wysiwyg="OFF"/><specSig signal="A_EXT28_SPECSIG" value="A_EXT&lt;28&gt;"/><specSig signal="A_EXT29_SPECSIG" value="A_EXT&lt;29&gt;"/><specSig signal="A_EXT30_SPECSIG" value="A_EXT&lt;30&gt;"/><specSig signal="A_EXT31_SPECSIG" value="A_EXT&lt;31&gt;"/><specSig signal="A_EXT27_SPECSIG" value="A_EXT&lt;27&gt;"/><specSig signal="A_EXT26_SPECSIG" value="A_EXT&lt;26&gt;"/><specSig signal="A_EXT25_SPECSIG" value="A_EXT&lt;25&gt;"/><specSig signal="A_EXT23_SPECSIG" value="A_EXT&lt;23&gt;"/><specSig signal="A_EXT22_SPECSIG" value="A_EXT&lt;22&gt;"/><specSig signal="A_EXT21_SPECSIG" value="A_EXT&lt;21&gt;"/><specSig signal="A_EXT20_SPECSIG" value="A_EXT&lt;20&gt;"/><specSig signal="A_EXT0_SPECSIG" value="A_EXT&lt;0&gt;"/><specSig signal="A_EXT1_SPECSIG" value="A_EXT&lt;1&gt;"/><specSig signal="A_EXT24_SPECSIG" value="A_EXT&lt;24&gt;"/><specSig signal="D_EXT0PIN_SPECSIG" value="D_EXT&lt;0&gt;.PIN"/><specSig signal="D_EXT1PIN_SPECSIG" value="D_EXT&lt;1&gt;.PIN"/><specSig signal="D_EXT2PIN_SPECSIG" value="D_EXT&lt;2&gt;.PIN"/><specSig signal="D_EXT3PIN_SPECSIG" value="D_EXT&lt;3&gt;.PIN"/><specSig signal="D_EXT4PIN_SPECSIG" value="D_EXT&lt;4&gt;.PIN"/><specSig signal="D_EXT5PIN_SPECSIG" value="D_EXT&lt;5&gt;.PIN"/><specSig signal="D_EXT6PIN_SPECSIG" value="D_EXT&lt;6&gt;.PIN"/><specSig signal="D_EXT7PIN_SPECSIG" value="D_EXT&lt;7&gt;.PIN"/><specSig signal="LLDPIN_SPECSIG" value="LLD.PIN"/><specSig signal="nLDSPIN_SPECSIG" value="nLDS.PIN"/><specSig signal="nWRLMPIN_SPECSIG" value="nWRLM.PIN"/><specSig signal="nWRUMPIN_SPECSIG" value="nWRUM.PIN"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="XLXI_158boot_cycle_count_reg3_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;3&gt;"/><specSig signal="REG12_SPECSIG" value="REG1&lt;2&gt;"/><specSig signal="REG11_SPECSIG" value="REG1&lt;1&gt;"/><specSig signal="REG03_SPECSIG" value="REG0&lt;3&gt;"/><specSig signal="REG01_SPECSIG" value="REG0&lt;1&gt;"/><specSig signal="D_EXT1_SPECSIG" value="D_EXT&lt;1&gt;"/><specSig signal="D_EXT2_SPECSIG" value="D_EXT&lt;2&gt;"/><specSig signal="D_EXT0_SPECSIG" value="D_EXT&lt;0&gt;"/><specSig signal="D_EXT3_SPECSIG" value="D_EXT&lt;3&gt;"/><specSig signal="D_EXT4_SPECSIG" value="D_EXT&lt;4&gt;"/><specSig signal="D_EXT5_SPECSIG" value="D_EXT&lt;5&gt;"/><specSig signal="D_EXT6_SPECSIG" value="D_EXT&lt;6&gt;"/><specSig signal="D_EXT7_SPECSIG" value="D_EXT&lt;7&gt;"/><specSig signal="XLXN_281XLXN_281_D2_SPECSIG" value="XLXN_281/XLXN_281_D2"/><specSig signal="REG17_SPECSIG" value="REG1&lt;7&gt;"/><specSig signal="REG16_SPECSIG" value="REG1&lt;6&gt;"/><specSig signal="REG15_SPECSIG" value="REG1&lt;5&gt;"/><specSig signal="REG14_SPECSIG" value="REG1&lt;4&gt;"/><specSig signal="REG06_SPECSIG" value="REG0&lt;6&gt;"/><specSig signal="REG05_SPECSIG" value="REG0&lt;5&gt;"/><specSig signal="REG04_SPECSIG" value="REG0&lt;4&gt;"/><specSig signal="DO7WA0_SPECSIG" value="DO&lt;7&gt;\$WA0"/><specSig signal="DO6WA1_SPECSIG" value="DO&lt;6&gt;\$WA1"/><specSig signal="DO6WA0_SPECSIG" value="DO&lt;6&gt;\$WA0"/><specSig signal="DO5WA1_SPECSIG" value="DO&lt;5&gt;\$WA1"/><specSig signal="DO5WA0_SPECSIG" value="DO&lt;5&gt;\$WA0"/><specSig signal="DO4WA1_SPECSIG" value="DO&lt;4&gt;\$WA1"/><specSig signal="DO4WA0_SPECSIG" value="DO&lt;4&gt;\$WA0"/><specSig signal="REG04LFBK_SPECSIG" value="REG0&lt;4&gt;.LFBK"/><specSig signal="REG05LFBK_SPECSIG" value="REG0&lt;5&gt;.LFBK"/><specSig signal="REG06LFBK_SPECSIG" value="REG0&lt;6&gt;.LFBK"/><specSig signal="REG14LFBK_SPECSIG" value="REG1&lt;4&gt;.LFBK"/><specSig signal="REG15LFBK_SPECSIG" value="REG1&lt;5&gt;.LFBK"/><specSig signal="REG16LFBK_SPECSIG" value="REG1&lt;6&gt;.LFBK"/><specSig signal="REG17LFBK_SPECSIG" value="REG1&lt;7&gt;.LFBK"/><specSig signal="XLXN_252XLXN_252_D2_SPECSIG" value="XLXN_252/XLXN_252_D2"/><specSig signal="XLXN_281XLXN_281_D2LFBK_SPECSIG" value="XLXN_281/XLXN_281_D2.LFBK"/><specSig signal="XLXN_900BUF3XLXN_900BUF3_TRSTLFBK_SPECSIG" value="XLXN_900$BUF3/XLXN_900$BUF3_TRST.LFBK"/><specSig signal="DO3WA1_SPECSIG" value="DO&lt;3&gt;\$WA1"/><specSig signal="DO3WA0_SPECSIG" value="DO&lt;3&gt;\$WA0"/><specSig signal="DO2WA1_SPECSIG" value="DO&lt;2&gt;\$WA1"/><specSig signal="DO2WA0_SPECSIG" value="DO&lt;2&gt;\$WA0"/><specSig signal="XLXN_900BUF4XLXN_900BUF4_TRSTLFBK_SPECSIG" value="XLXN_900$BUF4/XLXN_900$BUF4_TRST.LFBK"/><specSig signal="FC_0_OUT_SPECSIG" value="FC_0_.OUT"/><specSig signal="REG02_SPECSIG" value="REG0&lt;2&gt;"/><specSig signal="REG13_SPECSIG" value="REG1&lt;3&gt;"/><specSig signal="DO0WA1_SPECSIG" value="DO&lt;0&gt;\$WA1"/><specSig signal="DO0WA0_SPECSIG" value="DO&lt;0&gt;\$WA0"/><specSig signal="REG00_SPECSIG" value="REG0&lt;0&gt;"/><specSig signal="REG10_SPECSIG" value="REG1&lt;0&gt;"/><specSig signal="nLDS_OBUFLFBK_SPECSIG" value="nLDS_OBUF.LFBK"/><specSig signal="nWRUM_OBUFLFBK_SPECSIG" value="nWRUM_OBUF.LFBK"/><specSig signal="BCC4_SPECSIG" value="BCC&lt;4&gt;"/><specSig signal="OpTxFX_DC133_SPECSIG" value="$OpTx$FX_DC$133"/><specSig signal="ACK_CS0LFBK_SPECSIG" value="ACK_CS0.LFBK"/><specSig signal="BCC0_SPECSIG" value="BCC&lt;0&gt;"/><specSig signal="BCC0BCC&lt;0&gt;_RSTF_SPECSIG" value="BCC&lt;0&gt;/BCC&lt;0&gt;_RSTF"/><specSig signal="BCC1_SPECSIG" value="BCC&lt;1&gt;"/><specSig signal="BCC2_SPECSIG" value="BCC&lt;2&gt;"/><specSig signal="BCC3_SPECSIG" value="BCC&lt;3&gt;"/><specSig signal="BCC4LFBK_SPECSIG" value="BCC&lt;4&gt;.LFBK"/><specSig signal="BUS_TIMEOUTLFBK_SPECSIG" value="BUS_TIMEOUT.LFBK"/><specSig signal="REG00LFBK_SPECSIG" value="REG0&lt;0&gt;.LFBK"/><specSig signal="REG01LFBK_SPECSIG" value="REG0&lt;1&gt;.LFBK"/><specSig signal="REG02LFBK_SPECSIG" value="REG0&lt;2&gt;.LFBK"/><specSig signal="REG03LFBK_SPECSIG" value="REG0&lt;3&gt;.LFBK"/><specSig signal="REG10LFBK_SPECSIG" value="REG1&lt;0&gt;.LFBK"/><specSig signal="REG11LFBK_SPECSIG" value="REG1&lt;1&gt;.LFBK"/><specSig signal="REG12LFBK_SPECSIG" value="REG1&lt;2&gt;.LFBK"/><specSig signal="REG13LFBK_SPECSIG" value="REG1&lt;3&gt;.LFBK"/><specSig signal="DO1WA1_SPECSIG" value="DO&lt;1&gt;\$WA1"/><specSig signal="DO1WA0_SPECSIG" value="DO&lt;1&gt;\$WA0"/><specSig signal="DO0_SPECSIG" value="DO&lt;0&gt;"/><specSig signal="DO1_SPECSIG" value="DO&lt;1&gt;"/><specSig signal="DO2_SPECSIG" value="DO&lt;2&gt;"/><specSig signal="DO3_SPECSIG" value="DO&lt;3&gt;"/><specSig signal="DO4_SPECSIG" value="DO&lt;4&gt;"/><specSig signal="DO5_SPECSIG" value="DO&lt;5&gt;"/><specSig signal="DO6_SPECSIG" value="DO&lt;6&gt;"/><specSig signal="DO7_SPECSIG" value="DO&lt;7&gt;"/><specSig signal="DO7WA1_SPECSIG" value="DO&lt;7&gt;\$WA1"/><specSig signal="XLXI_158boot_in_progress_SPECSIG" value="XLXI_158/boot_in_progress"/><specSig signal="XLXN_252XLXN_252_D2LFBK_SPECSIG" value="XLXN_252/XLXN_252_D2.LFBK"/><specSig signal="XLXI_158boot_cycle_count_reg1_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;1&gt;"/><specSig signal="XLXI_158boot_cycle_count_reg0_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;0&gt;"/><specSig signal="XLXI_158boot_cycle_count_reg2_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;2&gt;"/><specSig signal="REG07_SPECSIG" value="REG0&lt;7&gt;"/><specSig signal="OpTxFX_DC133LFBK_SPECSIG" value="$OpTx$FX_DC$133.LFBK"/><specSig signal="ACK_BOOTLFBK_SPECSIG" value="ACK_BOOT.LFBK"/><specSig signal="ACK_RAM_ROMLFBK_SPECSIG" value="ACK_RAM_ROM.LFBK"/><specSig signal="BCC0LFBK_SPECSIG" value="BCC&lt;0&gt;.LFBK"/><specSig signal="BCC1LFBK_SPECSIG" value="BCC&lt;1&gt;.LFBK"/><specSig signal="BCC2LFBK_SPECSIG" value="BCC&lt;2&gt;.LFBK"/><specSig signal="REG07LFBK_SPECSIG" value="REG0&lt;7&gt;.LFBK"/><specSig signal="XLXI_158boot_cycle_count_reg0LFBK_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;0&gt;.LFBK"/><specSig signal="XLXI_158boot_cycle_count_reg1LFBK_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;1&gt;.LFBK"/><specSig signal="XLXI_158boot_cycle_count_reg2LFBK_SPECSIG" value="XLXI_158/boot_cycle_count_reg&lt;2&gt;.LFBK"/><specSig signal="XLXI_158boot_in_progressLFBK_SPECSIG" value="XLXI_158/boot_in_progress.LFBK"/><specSig signal="DO0_1_SPECSIG" value="DO&lt;0&gt;_1"/><specSig signal="DO1_2_SPECSIG" value="DO&lt;1&gt;_2"/><specSig signal="DO2_3_SPECSIG" value="DO&lt;2&gt;_3"/><specSig signal="DO3_4_SPECSIG" value="DO&lt;3&gt;_4"/><specSig signal="DO4_5_SPECSIG" value="DO&lt;4&gt;_5"/><specSig signal="DO5_6_SPECSIG" value="DO&lt;5&gt;_6"/><specSig signal="DO6_7_SPECSIG" value="DO&lt;6&gt;_7"/><specSig signal="DO7_8_SPECSIG" value="DO&lt;7&gt;_8"/><specSig signal="FC_0_OUT_9_SPECSIG" value="FC_0_.OUT_9"/></document>
