1;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;colin walls;2.0;0.04;3.5;0
1;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;posted june 7th;3.0;0.04;7.0;0
2;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;amp stands;2.0;0.04;7.0;0
3;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;terms;1.0;0.04;7.0;0
3;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;transparent;1.0;0.0;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;looked;1.0;0.0;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;means;1.0;0.04;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;seeking;1.0;0.04;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;thought;1.0;0.04;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;clarify;1.0;0.04;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;check wikipedia;2.0;0.04;7.0;0
4;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;amp;1.0;0.04;2.3333333333333335;0
5;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;found;1.0;0.04;7.0;0
5;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;disambiguation page;2.0;0.04;7.0;0
5;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;relevant article;2.0;0.04;7.0;0
6;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;topic;1.0;0.04;7.0;0
6;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;relevant;1.0;0.04;7.0;0
6;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;cover;1.0;0.04;7.0;0
6;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;today;1.0;0.04;7.0;0
7;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;talks;1.0;0.04;7.0;0
7;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;multiple cpus;2.0;0.04;7.0;0
7;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;history;1.0;0.0;7.0;0
7;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;historical;1.0;0.0;7.0;0
7;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;dismisses;1.0;0.04;7.0;0
8;https://blogs.mentor.com/colinwalls/blog/2010/06/07/amp-vs-smp/;advance definitions;2.0;0.04;7.0;0
10;http://scitechconnect.elsevier.com/asymmetric-multi-processing-amp-vs-symmetric-multi-processing-smp/;colin walls;2.0;0.3333333333333333;3.5;0
10;http://scitechconnect.elsevier.com/asymmetric-multi-processing-amp-vs-symmetric-multi-processing-smp/;posted;1.0;0.3333333333333333;7.0;0
11;http://scitechconnect.elsevier.com/asymmetric-multi-processing-amp-vs-symmetric-multi-processing-smp/;june 17;0.5;0.3333333333333333;7.0;0
20;http://techdifferences.com/difference-between-symmetric-and-asymmetric-multiprocessing.html;comment;1.0;0.3333333333333333;7.0;0
20;http://techdifferences.com/difference-between-symmetric-and-asymmetric-multiprocessing.html;2016 leave;0.5;0.3333333333333333;7.0;0
20;http://techdifferences.com/difference-between-symmetric-and-asymmetric-multiprocessing.html;september 22;0.5;0.3333333333333333;7.0;0
21;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric multiprocessing;2.0;0.027777777777777776;2.3333333333333335;0
21;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;handling multiple cpus;3.0;0.027777777777777776;7.0;0
21;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;method;1.0;0.027777777777777776;7.0;0
21;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;symmetric multiprocessing;2.0;0.027777777777777776;7.0;0
22;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;provide;1.0;0.027777777777777776;7.0;0
22;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;expensive options;2.0;0.027777777777777776;7.0;0
22;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;systems;1.0;0.027777777777777776;7.0;0
22;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;smp;1.0;0.0;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;specific tasks;2.0;0.027777777777777776;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;dedicated;1.0;0.027777777777777776;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;design time;2.0;0.027777777777777776;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;applications;1.0;0.0;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;individual processors;2.0;0.027777777777777776;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;additionally;1.0;0.0;7.0;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;amp;1.0;0.027777777777777776;3.5;0
23;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;embedded systems;2.0;0.027777777777777776;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;operations;1.0;0.05555555555555555;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;perform;1.0;0.05555555555555555;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric multiprocessing system;2.6666666666666665;0.027777777777777776;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpus;1.0;0.0;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;system;2.0;0.027777777777777776;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;treated equally;2.0;0.027777777777777776;7.0;0
24;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpu;1.0;0.0;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;operations;1.0;0.05555555555555555;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;processor roles;2.0;0.027777777777777776;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;amp systems;2.0;0.027777777777777776;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;perform;1.0;0.05555555555555555;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;peripheral attachment;2.0;0.027777777777777776;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;regard;1.0;0.027777777777777776;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;attached;1.0;0.027777777777777776;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpus;1.0;0.0;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;symmetric;1.0;0.041666666666666664;2.3333333333333335;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric;1.0;0.041666666666666664;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;peripherals;1.0;0.0;7.0;0
25;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpu;1.0;0.0;7.0;0
28;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric multiprocessing;2.0;0.027777777777777776;2.3333333333333335;0
28;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;handling multiple cpus;3.0;0.027777777777777776;7.0;0
28;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;method;1.0;0.027777777777777776;7.0;0
28;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;symmetric multiprocessing;2.0;0.027777777777777776;7.0;0
29;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;provide;1.0;0.027777777777777776;7.0;0
29;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;expensive options;2.0;0.027777777777777776;7.0;0
29;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;systems;1.0;0.027777777777777776;7.0;0
29;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;smp;1.0;0.0;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;specific tasks;2.0;0.027777777777777776;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;dedicated;1.0;0.027777777777777776;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;design time;2.0;0.027777777777777776;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;applications;1.0;0.0;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;individual processors;2.0;0.027777777777777776;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;additionally;1.0;0.0;7.0;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;amp;1.0;0.027777777777777776;3.5;0
30;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;embedded systems;2.0;0.027777777777777776;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;operations;1.0;0.05555555555555555;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;perform;1.0;0.05555555555555555;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric multiprocessing system;2.6666666666666665;0.027777777777777776;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpus;1.0;0.0;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;system;2.0;0.027777777777777776;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;treated equally;2.0;0.027777777777777776;7.0;0
31;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpu;1.0;0.0;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;operations;1.0;0.05555555555555555;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;processor roles;2.0;0.027777777777777776;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;amp systems;2.0;0.027777777777777776;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;perform;1.0;0.05555555555555555;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;peripheral attachment;2.0;0.027777777777777776;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;regard;1.0;0.027777777777777776;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;attached;1.0;0.027777777777777776;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpus;1.0;0.0;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;symmetric;1.0;0.041666666666666664;2.3333333333333335;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric;1.0;0.041666666666666664;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;peripherals;1.0;0.0;7.0;0
32;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;cpu;1.0;0.0;7.0;0
33;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;symmetric;1.0;0.041666666666666664;2.3333333333333335;0
34;https://en.wikipedia.org/wiki/Asymmetric_multiprocessing;asymmetric;1.0;0.041666666666666664;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;processors;1.0;0.07692307692307693;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;type;1.0;0.038461538461538464;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;program tasks;2.0;0.038461538461538464;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;memory address space;3.0;0.038461538461538464;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;asymmetric multiprocessing;2.0;0.038461538461538464;1.75;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;strictly divided;2.0;0.038461538461538464;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;typically;1.0;0.038461538461538464;7.0;0
37;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;processor;1.0;0.038461538461538464;7.0;0
38;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;implement;1.0;0.038461538461538464;7.0;0
39;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;asymmetric multiprocessor configurations;3.0;0.038461538461538464;7.0;0
39;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;figures;1.0;0.038461538461538464;7.0;0
39;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;examples;1.0;0.038461538461538464;7.0;0
41;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;multiple processors;2.0;0.07692307692307693;7.0;0
41;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;common configuration;2.0;0.038461538461538464;7.0;0
42;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;items;1.0;0.038461538461538464;7.0;0
42;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;typical smp configuration;3.0;0.038461538461538464;7.0;0
43;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;multiple processors;2.0;0.07692307692307693;7.0;0
44;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;subsystem;1.0;0.038461538461538464;7.0;0
44;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;operating system;2.0;0.038461538461538464;7.0;0
44;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;memory;1.0;0.07692307692307693;7.0;0
45;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;symmetric;1.0;0.038461538461538464;1.4;0
45;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;processors;1.0;0.07692307692307693;7.0;0
46;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;kind;1.0;0.0;7.0;0
46;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;memory;1.0;0.07692307692307693;7.0;0
46;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;alter;1.0;0.038461538461538464;7.0;0
46;http://ohlandl.ipv7.net/CPU/ASMP_SMP.html;element;1.0;0.038461538461538464;7.0;0
49;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;symmetric;1.0;0.03225806451612903;1.4;0
49;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;asymmetric multiprocessing;2.0;0.03225806451612903;1.75;0
49;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;difference;1.0;0.06451612903225806;7.0;0
60;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;difference;1.0;0.06451612903225806;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;large;1.0;0.0;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;short;1.0;0.03225806451612903;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;tightly_coupled system;2.0;0.03225806451612903;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;number;1.0;0.03225806451612903;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;transferred;1.0;0.0;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;high;1.0;0.0;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;computer;1.0;0.03225806451612903;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;delay experienced;2.0;0.03225806451612903;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;data rate;2.0;0.06451612903225806;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;message;1.0;0.03225806451612903;7.0;0
61;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;bits;1.0;0.03225806451612903;7.0;0
62;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;opposite;1.0;0.03225806451612903;7.0;0
62;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;true;1.0;0.03225806451612903;7.0;0
62;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;loosely_coupled system;2.0;0.03225806451612903;7.0;0
63;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;large;1.0;0.0;7.0;0
63;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;data rate;2.0;0.06451612903225806;7.0;0
63;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;low;1.0;0.0;7.0;0
63;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;intermachine message delay;3.0;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;printed circuit board;2.6666666666666665;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;computers connected;1.75;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;cpu chips;2.0;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;telephone system;2.0;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;loosely coupled;2.0;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;tightly coupled;2.0;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;wires etched;2.0;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;connected;1.5;0.03225806451612903;7.0;0
64;http://www.ecs.umass.edu/ece/andras/courses/ECE397A/homeworks/hw1soln.html;board;2.0;0.03225806451612903;7.0;0
76;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;reside;1.0;0.2222222222222222;7.0;0
76;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;cores;1.0;0.2222222222222222;7.0;0
76;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;oss;1.0;0.0;7.0;0
77;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;reside;1.0;0.2222222222222222;7.0;0
77;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;previously separate processors;3.0;0.1111111111111111;7.0;0
77;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;oss;1.0;0.0;7.0;0
77;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;cores;1.0;0.2222222222222222;7.0;0
77;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;collapsed;1.0;0.1111111111111111;7.0;0
77;http://www.electronicdesign.com/digital-ics/symmetric-multiprocessing-vs-asymmetric-processing;dual_core device;2.0;0.1111111111111111;7.0;0
