// Seed: 3587748258
module module_0 (
    output wand id_0
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input wire id_5,
    output tri1 id_6,
    output tri1 id_7,
    output logic id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    output wor id_15,
    input wor id_16,
    input wire id_17
);
  initial begin
    #1 if (1) wait (1'd0) id_4 <= 1;
    begin
      id_8 = id_2;
    end
    id_4.id_3 = id_3;
  end
  module_0(
      id_15
  );
  initial id_8 <= 1;
endmodule
