Analysis & Synthesis report for DE1_D5M
Thu Jun 21 19:00:31 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_D5M|I2C_CCD_Config:u8|mSetup_ST
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
 22. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 23. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 24. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 25. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 26. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 27. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 28. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 29. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 30. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 31. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 32. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 33. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 34. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 35. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 36. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 37. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 38. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 39. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 40. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 41. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 42. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 43. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 44. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 45. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 46. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 47. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 48. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 49. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 50. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 51. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 52. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 53. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 54. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 55. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 56. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 57. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 58. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 59. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 60. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 61. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 62. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 63. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 64. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 65. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 66. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 67. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 68. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 69. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 70. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 71. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 72. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 73. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 74. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 75. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 76. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 77. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 78. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 79. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 80. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 81. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 82. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 83. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 84. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 85. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 86. Source assignments for entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2
 87. Source assignments for MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated
 88. Source assignments for MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated
 89. Source assignments for MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated
 90. Source assignments for MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated
 91. Source assignments for MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2|altsyncram_sng1:auto_generated
 92. Parameter Settings for User Entity Instance: VGA_Controller:u1
 93. Parameter Settings for User Entity Instance: CCD_Capture:u3
 94. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 95. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 96. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7
 97. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1
 98. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1
 99. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1
100. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
101. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
104. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
105. Parameter Settings for User Entity Instance: entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component
106. Parameter Settings for User Entity Instance: MIPS:u13|PLL:m1|altpll:altpll_component
107. Parameter Settings for User Entity Instance: MIPS:u13|Ifetch:IFE|altsyncram:inst_memory
108. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_A
109. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:PC_plus_4_A
110. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_B
111. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_1_B
112. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_2_B
113. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Sign_Extend_2_B
114. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:ALUop_control_B
115. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU
116. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component
117. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0
118. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|LeadingZeros_counter:stage_1
119. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2
120. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1
121. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3
122. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1
123. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4
124. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4|ADD:stage_1
125. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component
126. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0
127. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1
128. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|MUX_Nbits:stage_1
129. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|Swap:stage_2
130. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3
131. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:shift_loop_bit0
132. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit1:0:stage_i
133. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit1:1:stage_i
134. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:0:stage_i
135. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:1:stage_i
136. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:2:stage_i
137. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:3:stage_i
138. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:0:stage_i
139. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:1:stage_i
140. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:2:stage_i
141. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:3:stage_i
142. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:4:stage_i
143. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:5:stage_i
144. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:6:stage_i
145. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:7:stage_i
146. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:0:stage_i
147. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:1:stage_i
148. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:2:stage_i
149. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:3:stage_i
150. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:4:stage_i
151. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:5:stage_i
152. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:6:stage_i
153. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:7:stage_i
154. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:8:stage_i
155. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:9:stage_i
156. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:10:stage_i
157. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:11:stage_i
158. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:12:stage_i
159. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:13:stage_i
160. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:14:stage_i
161. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:15:stage_i
162. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:0:stage_i
163. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:1:stage_i
164. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:2:stage_i
165. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:3:stage_i
166. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:4:stage_i
167. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:5:stage_i
168. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:6:stage_i
169. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:7:stage_i
170. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:8:stage_i
171. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:9:stage_i
172. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:10:stage_i
173. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:11:stage_i
174. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:12:stage_i
175. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:13:stage_i
176. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:14:stage_i
177. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:15:stage_i
178. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:16:stage_i
179. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:17:stage_i
180. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:18:stage_i
181. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:19:stage_i
182. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:20:stage_i
183. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:21:stage_i
184. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:22:stage_i
185. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:23:stage_i
186. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:24:stage_i
187. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:25:stage_i
188. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:26:stage_i
189. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:27:stage_i
190. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:28:stage_i
191. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:29:stage_i
192. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:30:stage_i
193. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i
194. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4
195. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1
196. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|LeadingZeros_counter:stage_5
197. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6
198. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:shift_loop_bit0
199. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit1:0:stage_i
200. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit1:1:stage_i
201. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:0:stage_i
202. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:1:stage_i
203. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:2:stage_i
204. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:3:stage_i
205. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:0:stage_i
206. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:1:stage_i
207. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:2:stage_i
208. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:3:stage_i
209. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:4:stage_i
210. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:5:stage_i
211. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:6:stage_i
212. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:7:stage_i
213. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:0:stage_i
214. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:1:stage_i
215. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:2:stage_i
216. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:3:stage_i
217. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:4:stage_i
218. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:5:stage_i
219. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:6:stage_i
220. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:7:stage_i
221. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:8:stage_i
222. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:9:stage_i
223. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:10:stage_i
224. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:11:stage_i
225. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:12:stage_i
226. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:13:stage_i
227. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:14:stage_i
228. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i
229. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:0:stage_i
230. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:1:stage_i
231. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:2:stage_i
232. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:3:stage_i
233. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:4:stage_i
234. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:5:stage_i
235. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:6:stage_i
236. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:7:stage_i
237. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:8:stage_i
238. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:9:stage_i
239. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:10:stage_i
240. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:11:stage_i
241. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:12:stage_i
242. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:13:stage_i
243. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:14:stage_i
244. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:15:stage_i
245. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:16:stage_i
246. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:17:stage_i
247. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:18:stage_i
248. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:19:stage_i
249. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:20:stage_i
250. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:21:stage_i
251. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:22:stage_i
252. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:23:stage_i
253. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:24:stage_i
254. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:25:stage_i
255. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:26:stage_i
256. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:27:stage_i
257. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:28:stage_i
258. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:29:stage_i
259. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:30:stage_i
260. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:31:stage_i
261. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1
262. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1
263. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7
264. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7|ADD:stage_1
265. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_8
266. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_8|ADD:stage_1
267. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_9
268. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_9|ADD:stage_1
269. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|MUX_Nbits:stage_10
270. Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|FPU_selector:selector
271. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_C
272. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:ALU_result_C
273. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_2_C
274. Parameter Settings for User Entity Instance: MIPS:u13|dmemory:MEM|altsyncram:data_memory
275. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_D
276. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_D
277. Parameter Settings for User Entity Instance: MIPS:u13|N_dff:ALU_result_D
278. Parameter Settings for Inferred Entity Instance: MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0
279. Parameter Settings for Inferred Entity Instance: MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1
280. Parameter Settings for Inferred Entity Instance: MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2
281. Parameter Settings for Inferred Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0
282. Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_mult:Mult2
283. Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_divide:Div2
284. Parameter Settings for Inferred Entity Instance: Histogram:u11|lpm_mult:Mult0
285. Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_mult:Mult1
286. Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_divide:Div1
287. Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_mult:Mult0
288. Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_divide:Div0
289. altshift_taps Parameter Settings by Entity Instance
290. altpll Parameter Settings by Entity Instance
291. dcfifo Parameter Settings by Entity Instance
292. altsyncram Parameter Settings by Entity Instance
293. lpm_mult Parameter Settings by Entity Instance
294. Port Connectivity Checks: "MIPS:u13|dff_1bit:RegDst_control_D"
295. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemtoReg_control_D"
296. Port Connectivity Checks: "MIPS:u13|dff_1bit:Regwrite_control_D"
297. Port Connectivity Checks: "MIPS:u13|N_dff:ALU_result_D"
298. Port Connectivity Checks: "MIPS:u13|N_dff:read_data_D"
299. Port Connectivity Checks: "MIPS:u13|N_dff:Instruction_D"
300. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemRead_control_C"
301. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemWrite_C"
302. Port Connectivity Checks: "MIPS:u13|dff_1bit:RegDst_control_C"
303. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemtoReg_control_C"
304. Port Connectivity Checks: "MIPS:u13|dff_1bit:Regwrite_control_C"
305. Port Connectivity Checks: "MIPS:u13|N_dff:read_data_2_C"
306. Port Connectivity Checks: "MIPS:u13|N_dff:ALU_result_C"
307. Port Connectivity Checks: "MIPS:u13|N_dff:Instruction_C"
308. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_9"
309. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_8"
310. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7"
311. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1"
312. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6"
313. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4"
314. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3"
315. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|Swap:stage_2"
316. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0"
317. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4"
318. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3"
319. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2"
320. Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0"
321. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemRead_control_B"
322. Port Connectivity Checks: "MIPS:u13|dff_1bit:ALUSrc_control_B"
323. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemWrite_control_B"
324. Port Connectivity Checks: "MIPS:u13|dff_1bit:RegDst_control_B"
325. Port Connectivity Checks: "MIPS:u13|dff_1bit:MemtoReg_control_B"
326. Port Connectivity Checks: "MIPS:u13|dff_1bit:Regwrite_control_B"
327. Port Connectivity Checks: "MIPS:u13|N_dff:ALUop_control_B"
328. Port Connectivity Checks: "MIPS:u13|N_dff:Sign_Extend_2_B"
329. Port Connectivity Checks: "MIPS:u13|N_dff:read_data_2_B"
330. Port Connectivity Checks: "MIPS:u13|N_dff:read_data_1_B"
331. Port Connectivity Checks: "MIPS:u13|N_dff:Instruction_B"
332. Port Connectivity Checks: "MIPS:u13|Idecode:ID|counter:Counter_unit"
333. Port Connectivity Checks: "MIPS:u13|PLL:m1"
334. Port Connectivity Checks: "MIPS:u13"
335. Port Connectivity Checks: "entropy_filter:u12|Line_Buffer_f:u0"
336. Port Connectivity Checks: "entropy_filter:u12"
337. Port Connectivity Checks: "mux:u10"
338. Port Connectivity Checks: "I2C_CCD_Config:u8"
339. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"
340. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"
341. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"
342. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
343. Port Connectivity Checks: "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
344. Port Connectivity Checks: "Sdram_Control_4Port:u7|control_interface:control1"
345. Port Connectivity Checks: "Sdram_Control_4Port:u7"
346. Port Connectivity Checks: "SEG7_LUT_8:u5"
347. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"
348. Port Connectivity Checks: "RAW2RGB:u4"
349. Port Connectivity Checks: "VGA_Controller:u1"
350. Elapsed Time Per Partition
351. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 21 19:00:31 2018    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DE1_D5M                                  ;
; Top-level Entity Name              ; DE1_D5M                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 9,662                                    ;
;     Total combinational functions  ; 9,131                                    ;
;     Dedicated logic registers      ; 2,099                                    ;
; Total registers                    ; 2099                                     ;
; Total pins                         ; 301                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 133,488                                  ;
; Embedded Multiplier 9-bit elements ; 9                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DE1_D5M            ; DE1_D5M            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                            ; Library ;
+-------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; V/mips/rtlMips/MIPS.vhd                   ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/MIPS.vhd                   ;         ;
; V/mips/rtlMips/IFETCH.VHD                 ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/IFETCH.VHD                 ;         ;
; V/mips/rtlMips/IDECODE.VHD                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/IDECODE.VHD                ;         ;
; V/mips/rtlMips/HAZARD.VHD                 ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/HAZARD.VHD                 ;         ;
; V/mips/rtlMips/EXECUTE_branch.VHD         ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/EXECUTE_branch.VHD         ;         ;
; V/mips/rtlMips/EXECUTE.VHD                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/EXECUTE.VHD                ;         ;
; V/mips/rtlMips/DMEMORY.VHD                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/DMEMORY.VHD                ;         ;
; V/mips/rtlMips/CONTROL.VHD                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/rtlMips/CONTROL.VHD                ;         ;
; V/mips/aidMips/xor.vhd                    ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/xor.vhd                    ;         ;
; V/mips/aidMips/Swap.vhd                   ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/Swap.vhd                   ;         ;
; V/mips/aidMips/shift_unit.vhd             ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/shift_unit.vhd             ;         ;
; V/mips/aidMips/shift_Nbits.vhd            ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/shift_Nbits.vhd            ;         ;
; V/mips/aidMips/N_dff.vhd                  ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/N_dff.vhd                  ;         ;
; V/mips/aidMips/MUX_Nbits.vhd              ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/MUX_Nbits.vhd              ;         ;
; V/mips/aidMips/MUL_FPU.vhd                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/MUL_FPU.vhd                ;         ;
; V/mips/aidMips/MUL.vhd                    ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/MUL.vhd                    ;         ;
; V/mips/aidMips/LeadingZeros_counter.vhd   ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/LeadingZeros_counter.vhd   ;         ;
; V/mips/aidMips/full_adder.vhd             ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/full_adder.vhd             ;         ;
; V/mips/aidMips/FPU_Unit.vhd               ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/FPU_Unit.vhd               ;         ;
; V/mips/aidMips/FPU_selector.vhd           ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/FPU_selector.vhd           ;         ;
; V/mips/aidMips/dff_1bit.vhd               ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/dff_1bit.vhd               ;         ;
; V/mips/aidMips/Counter.vhd                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/Counter.vhd                ;         ;
; V/mips/aidMips/ADD_SUB_FPU.vhd            ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/ADD_SUB_FPU.vhd            ;         ;
; V/mips/aidMips/ADD_SUB.vhd                ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/ADD_SUB.vhd                ;         ;
; V/mips/aidMips/ADD.vhd                    ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/ADD.vhd                    ;         ;
; V/mips/aidMips/7-Segment_8_bit.vhd        ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mips/aidMips/7-Segment_8_bit.vhd        ;         ;
; V/entropy_filter.vhd                      ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/entropy_filter.vhd                      ;         ;
; V/Line_Buffer_f.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/Line_Buffer_f.v                         ;         ;
; V/Line_Buffer.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/Line_Buffer.v                           ;         ;
; V/Histogram.vhd                           ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/Histogram.vhd                           ;         ;
; V/mux.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/mux.vhd                                 ;         ;
; V/RAW2gray.vhd                            ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/RAW2gray.vhd                            ;         ;
; V/RAW2RGB.vhd                             ; yes             ; User VHDL File                         ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/RAW2RGB.vhd                             ;         ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File             ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v          ;         ;
; V/VGA_Param.h                             ; yes             ; User Unspecified File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/VGA_Param.h                             ;         ;
; V/CCD_Capture.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/CCD_Capture.v                           ;         ;
; V/I2C_CCD_Config.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/I2C_CCD_Config.v                        ;         ;
; V/I2C_Controller.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/I2C_Controller.v                        ;         ;
; V/Reset_Delay.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/Reset_Delay.v                           ;         ;
; V/sdram_pll.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/sdram_pll.v                             ;         ;
; V/SEG7_LUT.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/SEG7_LUT.v                              ;         ;
; V/SEG7_LUT_8.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/SEG7_LUT_8.v                            ;         ;
; V/VGA_Controller.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/VGA_Controller.v                        ;         ;
; DE1_D5M.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/DE1_D5M.v                                 ;         ;
; PLL.vhd                                   ; yes             ; User Wizard-Generated File             ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/PLL.vhd                                   ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altshift_taps.tdf                                            ;         ;
; altdpram.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                              ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                              ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                             ;         ;
; db/shift_taps_ikn.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/shift_taps_ikn.tdf                     ;         ;
; db/altsyncram_cm81.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_cm81.tdf                    ;         ;
; db/cntr_3rf.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/cntr_3rf.tdf                           ;         ;
; db/cmpr_mdc.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/cmpr_mdc.tdf                           ;         ;
; altpll.tdf                                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; aglobal121.inc                            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/aglobal121.inc                                               ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                   ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                            ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                 ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                               ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                  ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                            ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                          ;         ;
; db/dcfifo_m2o1.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/dcfifo_m2o1.tdf                        ;         ;
; db/a_gray2bin_kdb.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/a_gray2bin_kdb.tdf                     ;         ;
; db/a_graycounter_o96.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/a_graycounter_o96.tdf                  ;         ;
; db/a_graycounter_fgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/a_graycounter_fgc.tdf                  ;         ;
; db/a_graycounter_egc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/a_graycounter_egc.tdf                  ;         ;
; db/altsyncram_1l81.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_1l81.tdf                    ;         ;
; db/altsyncram_drg1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_drg1.tdf                    ;         ;
; db/dffpipe_ngh.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/dffpipe_ngh.tdf                        ;         ;
; db/dffpipe_kec.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/dffpipe_kec.tdf                        ;         ;
; db/alt_synch_pipe_rdb.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/alt_synch_pipe_rdb.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/dffpipe_pe9.tdf                        ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/alt_synch_pipe_vd8.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_536.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/cmpr_536.tdf                           ;         ;
; db/shift_taps_kkn.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/shift_taps_kkn.tdf                     ;         ;
; db/altsyncram_om81.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_om81.tdf                    ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; db/altsyncram_6jn3.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_6jn3.tdf                    ;         ;
; program.hex                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/program.hex                               ;         ;
; db/altsyncram_pmp3.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_pmp3.tdf                    ;         ;
; dmemory.hex                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/dmemory.hex                               ;         ;
; db/altsyncram_6rc1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_6rc1.tdf                    ;         ;
; db/altsyncram_sng1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/altsyncram_sng1.tdf                    ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; multcore.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; bypassff.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mult_h1t.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/mult_h1t.tdf                           ;         ;
; multcore.tdf                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/multcore.tdf                                                 ;         ;
; csa_add.inc                               ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/csa_add.inc                                                  ;         ;
; mpar_add.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/mpar_add.inc                                                 ;         ;
; muleabz.inc                               ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/muleabz.inc                                                  ;         ;
; mul_lfrg.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                                                 ;         ;
; mul_boothc.inc                            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/mul_boothc.inc                                               ;         ;
; alt_ded_mult.inc                          ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                                             ;         ;
; alt_ded_mult_y.inc                        ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                           ;         ;
; mpar_add.tdf                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf                                                 ;         ;
; lpm_add_sub.tdf                           ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                              ;         ;
; addcore.inc                               ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/addcore.inc                                                  ;         ;
; look_add.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/look_add.inc                                                 ;         ;
; alt_stratix_add_sub.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                      ;         ;
; db/add_sub_2ch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_2ch.tdf                        ;         ;
; db/add_sub_6ch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_6ch.tdf                        ;         ;
; altshift.tdf                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altshift.tdf                                                 ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; db/lpm_divide_0gm.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/lpm_divide_0gm.tdf                     ;         ;
; db/sign_div_unsign_anh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/sign_div_unsign_anh.tdf                ;         ;
; db/alt_u_div_m5f.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/alt_u_div_m5f.tdf                      ;         ;
; db/add_sub_lkc.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_lkc.tdf                        ;         ;
; db/add_sub_mkc.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_mkc.tdf                        ;         ;
; db/mult_45t.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/mult_45t.tdf                           ;         ;
; db/add_sub_5ch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_5ch.tdf                        ;         ;
; db/add_sub_9ch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_9ch.tdf                        ;         ;
; db/lpm_divide_qfm.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/lpm_divide_qfm.tdf                     ;         ;
; db/sign_div_unsign_4nh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/sign_div_unsign_4nh.tdf                ;         ;
; db/alt_u_div_a5f.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/alt_u_div_a5f.tdf                      ;         ;
; db/add_sub_4ch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_4ch.tdf                        ;         ;
; db/add_sub_8ch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/add_sub_8ch.tdf                        ;         ;
; db/lpm_divide_pfm.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/lpm_divide_pfm.tdf                     ;         ;
; db/sign_div_unsign_3nh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/sign_div_unsign_3nh.tdf                ;         ;
; db/alt_u_div_85f.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/db/alt_u_div_85f.tdf                      ;         ;
+-------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 9,662  ;
;                                             ;        ;
; Total combinational functions               ; 9131   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4835   ;
;     -- 3 input functions                    ; 2299   ;
;     -- <=2 input functions                  ; 1997   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 7332   ;
;     -- arithmetic mode                      ; 1799   ;
;                                             ;        ;
; Total registers                             ; 2099   ;
;     -- Dedicated logic registers            ; 2099   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 301    ;
; Total memory bits                           ; 133488 ;
; Embedded Multiplier 9-bit elements          ; 9      ;
; Total PLLs                                  ; 2      ;
;     -- PLLs                                 ; 2      ;
;                                             ;        ;
; Maximum fan-out                             ; 1040   ;
; Total fan-out                               ; 40692  ;
; Average fan-out                             ; 3.45   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+--------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_D5M                                                           ; 9131 (3)          ; 2099 (15)    ; 133488      ; 9            ; 1       ; 4         ; 301  ; 0            ; |DE1_D5M                                                                                                                                                        ;              ;
;    |CCD_Capture:u3|                                                ; 54 (54)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|CCD_Capture:u3                                                                                                                                         ;              ;
;    |Histogram:u11|                                                 ; 1131 (1131)       ; 673 (673)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_D5M|Histogram:u11                                                                                                                                          ;              ;
;       |lpm_mult:Mult0|                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_D5M|Histogram:u11|lpm_mult:Mult0                                                                                                                           ;              ;
;          |mult_45t:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_D5M|Histogram:u11|lpm_mult:Mult0|mult_45t:auto_generated                                                                                                   ;              ;
;    |I2C_CCD_Config:u8|                                             ; 239 (171)         ; 132 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|I2C_CCD_Config:u8                                                                                                                                      ;              ;
;       |I2C_Controller:u0|                                          ; 68 (68)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                    ;              ;
;    |MIPS:u13|                                                      ; 1540 (1)          ; 391 (0)      ; 18944       ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13                                                                                                                                               ;              ;
;       |Execute:EXE|                                                ; 969 (336)         ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE                                                                                                                                   ;              ;
;          |FPU_Unit:FPU|                                            ; 633 (0)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU                                                                                                                      ;              ;
;             |ADD_SUB_FPU:add_component|                            ; 395 (3)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component                                                                                            ;              ;
;                |ADD_SUB:stage_0|                                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0                                                                            ;              ;
;                   |ADD:stage_1|                                    ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1                                                                ;              ;
;                      |full_adder:\Array_Of_full_adders:0:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:0:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:1:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:1:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:2:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:2:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:3:stage_i|  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:3:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:4:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:4:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:5:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:5:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:7:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1|full_adder:\Array_Of_full_adders:7:stage_i                     ;              ;
;                |ADD_SUB:stage_4|                                   ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4                                                                            ;              ;
;                   |ADD:stage_1|                                    ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1                                                                ;              ;
;                      |full_adder:\Array_Of_full_adders:0:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:0:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:10:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:10:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:11:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:11:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:12:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:12:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:13:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:13:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:14:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:14:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:15:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:15:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:16:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:16:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:17:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:17:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:18:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:18:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:19:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:19:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:1:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:1:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:20:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:20:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:21:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:21:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:22:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:22:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:23:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:23:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:24:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:24:stage_i                    ;              ;
;                      |full_adder:\Array_Of_full_adders:2:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:2:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:3:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:3:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:4:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:4:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:5:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:5:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:6:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:6:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:7:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:7:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:8:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:8:stage_i                     ;              ;
;                      |full_adder:\Array_Of_full_adders:9:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:9:stage_i                     ;              ;
;                   |xor_gate:\stage_0:1:stage_i|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|xor_gate:\stage_0:1:stage_i                                                ;              ;
;                |ADD_SUB:stage_6_1|                                 ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1                                                                          ;              ;
;                   |ADD:stage_1|                                    ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1                                                              ;              ;
;                      |full_adder:\Array_Of_full_adders:10:stage_i| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:10:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:11:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:11:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:12:stage_i| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:12:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:13:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:13:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:14:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:14:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:15:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:15:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:1:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:1:stage_i                   ;              ;
;                      |full_adder:\Array_Of_full_adders:22:stage_i| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:22:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:23:stage_i| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:23:stage_i                  ;              ;
;                      |full_adder:\Array_Of_full_adders:2:stage_i|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:2:stage_i                   ;              ;
;                      |full_adder:\Array_Of_full_adders:3:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:3:stage_i                   ;              ;
;                      |full_adder:\Array_Of_full_adders:8:stage_i|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:8:stage_i                   ;              ;
;                      |full_adder:\Array_Of_full_adders:9:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1|full_adder:\Array_Of_full_adders:9:stage_i                   ;              ;
;                |LeadingZeros_counter:stage_5|                      ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|LeadingZeros_counter:stage_5                                                               ;              ;
;                |Swap:stage_2|                                      ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|Swap:stage_2                                                                               ;              ;
;                |shift_unit:stage_3|                                ; 162 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3                                                                         ;              ;
;                   |shift_Nbits:\shift_loop_bit1:1:stage_i|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit1:1:stage_i                                  ;              ;
;                   |shift_Nbits:\shift_loop_bit2:3:stage_i|         ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:3:stage_i                                  ;              ;
;                   |shift_Nbits:\shift_loop_bit3:7:stage_i|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:7:stage_i                                  ;              ;
;                   |shift_Nbits:\shift_loop_bit4:15:stage_i|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:15:stage_i                                 ;              ;
;                   |shift_Nbits:\shift_loop_bit5:31:stage_i|        ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i                                 ;              ;
;                   |shift_Nbits:shift_loop_bit0|                    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:shift_loop_bit0                                             ;              ;
;                |shift_unit:stage_6|                                ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6                                                                         ;              ;
;                   |shift_Nbits:\shift_loop_bit1:1:stage_i|         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit1:1:stage_i                                  ;              ;
;                   |shift_Nbits:\shift_loop_bit2:3:stage_i|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:3:stage_i                                  ;              ;
;                   |shift_Nbits:\shift_loop_bit4:15:stage_i|        ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i                                 ;              ;
;                   |shift_Nbits:shift_loop_bit0|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:shift_loop_bit0                                             ;              ;
;             |FPU_selector:selector|                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|FPU_selector:selector                                                                                                ;              ;
;             |MUL_FPU:mul_component|                                ; 233 (120)         ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component                                                                                                ;              ;
;                |ADD_SUB:stage_2|                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2                                                                                ;              ;
;                   |ADD:stage_1|                                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1                                                                    ;              ;
;                      |full_adder:\Array_Of_full_adders:1:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:1:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:2:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:2:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:3:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:3:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:4:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:4:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:5:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:5:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:6:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:6:stage_i                         ;              ;
;                |ADD_SUB:stage_3|                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3                                                                                ;              ;
;                   |ADD:stage_1|                                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1                                                                    ;              ;
;                      |full_adder:\Array_Of_full_adders:2:stage_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1|full_adder:\Array_Of_full_adders:2:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:3:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1|full_adder:\Array_Of_full_adders:3:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:4:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1|full_adder:\Array_Of_full_adders:4:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:5:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1|full_adder:\Array_Of_full_adders:5:stage_i                         ;              ;
;                |ADD_SUB:stage_4|                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4                                                                                ;              ;
;                   |ADD:stage_1|                                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4|ADD:stage_1                                                                    ;              ;
;                      |full_adder:\Array_Of_full_adders:2:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:2:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:5:stage_i|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:5:stage_i                         ;              ;
;                      |full_adder:\Array_Of_full_adders:7:stage_i|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4|ADD:stage_1|full_adder:\Array_Of_full_adders:7:stage_i                         ;              ;
;                |LeadingZeros_counter:stage_1|                      ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|LeadingZeros_counter:stage_1                                                                   ;              ;
;                |MUL:stage_0|                                       ; 64 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0                                                                                    ;              ;
;                   |lpm_mult:Mult0|                                 ; 64 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0                                                                     ;              ;
;                      |mult_h1t:auto_generated|                     ; 64 (64)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0|mult_h1t:auto_generated                                             ;              ;
;       |Execute_branch:EXE_brn|                                     ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Execute_branch:EXE_brn                                                                                                                        ;              ;
;       |HAZARD:HAZ|                                                 ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|HAZARD:HAZ                                                                                                                                    ;              ;
;       |Idecode:ID|                                                 ; 310 (258)         ; 103 (79)     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID                                                                                                                                    ;              ;
;          |altsyncram:register_array_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0                                                                                                    ;              ;
;             |altsyncram_6rc1:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated                                                                     ;              ;
;          |altsyncram:register_array_rtl_1|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1                                                                                                    ;              ;
;             |altsyncram_sng1:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated                                                                     ;              ;
;          |altsyncram:register_array_rtl_2|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2                                                                                                    ;              ;
;             |altsyncram_sng1:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2|altsyncram_sng1:auto_generated                                                                     ;              ;
;          |counter:Counter_unit|                                    ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|counter:Counter_unit                                                                                                               ;              ;
;          |display_7_segment:convert_7_segment_1|                   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|display_7_segment:convert_7_segment_1                                                                                              ;              ;
;          |display_7_segment:convert_7_segment_2|                   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Idecode:ID|display_7_segment:convert_7_segment_2                                                                                              ;              ;
;       |Ifetch:IFE|                                                 ; 8 (8)             ; 8 (8)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Ifetch:IFE                                                                                                                                    ;              ;
;          |altsyncram:inst_memory|                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Ifetch:IFE|altsyncram:inst_memory                                                                                                             ;              ;
;             |altsyncram_6jn3:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated                                                                              ;              ;
;       |N_dff:ALU_result_C|                                         ; 40 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C                                                                                                                            ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:23:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:24:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:25:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:26:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:27:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:28:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:29:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:2:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:30:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:3:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:4:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:5:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:6:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:7:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i                                                                                                 ;              ;
;       |N_dff:ALU_result_D|                                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D                                                                                                                            ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:0:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:10:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:11:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:12:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:13:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:14:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:15:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:16:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:17:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:18:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:19:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:1:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:20:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:21:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:22:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:23:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:24:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:25:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:26:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:27:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:28:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:29:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:2:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:30:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:3:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:4:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:5:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:6:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:7:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:8:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:9:stage_i                                                                                                 ;              ;
;       |N_dff:ALUop_control_B|                                      ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALUop_control_B                                                                                                                         ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:ALUop_control_B|dff_1bit:\N_dffs:1:stage_i                                                                                              ;              ;
;       |N_dff:Instruction_A|                                        ; 33 (0)            ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:0:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:10:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:11:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:12:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:13:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:14:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:15:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:1:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:21:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:22:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:23:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:24:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:25:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:26:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:27:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:28:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:29:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:2:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:30:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:31:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:3:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:4:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:5:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:6:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:7:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:8:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:9:stage_i                                                                                                ;              ;
;       |N_dff:Instruction_B|                                        ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_B                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;       |N_dff:Instruction_C|                                        ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:12:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:13:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:14:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:15:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;       |N_dff:Instruction_D|                                        ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:11:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:12:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:13:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:14:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;       |N_dff:PC_plus_4_A|                                          ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A                                                                                                                             ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:2:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:3:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:4:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:5:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:6:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:7:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:8:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:PC_plus_4_A|dff_1bit:\N_dffs:9:stage_i                                                                                                  ;              ;
;       |N_dff:Sign_Extend_2_B|                                      ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B                                                                                                                         ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:0:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:10:stage_i                                                                                             ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:11:stage_i                                                                                             ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:12:stage_i                                                                                             ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:13:stage_i                                                                                             ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:14:stage_i                                                                                             ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:1:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:2:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i                                                                                             ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:3:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:4:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:5:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:6:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:7:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:8:stage_i                                                                                              ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:9:stage_i                                                                                              ;              ;
;       |N_dff:read_data_1_B|                                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:0:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:10:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:11:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:12:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:13:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:14:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:15:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:1:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:21:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:22:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:28:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:29:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:2:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:30:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:31:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:3:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:4:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:5:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:6:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:7:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:8:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:9:stage_i                                                                                                ;              ;
;       |N_dff:read_data_2_B|                                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:0:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:10:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:11:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:12:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:13:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:14:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:15:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:1:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:21:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:22:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:2:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:30:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:31:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:3:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:4:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:5:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:6:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:7:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:8:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:9:stage_i                                                                                                ;              ;
;       |N_dff:read_data_2_C|                                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C                                                                                                                           ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:0:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:10:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:11:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:12:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:13:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:14:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:15:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:16:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:17:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:18:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:19:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:1:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:20:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:21:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:22:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:23:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:24:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:25:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:26:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:27:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:28:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:29:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:2:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:30:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:31:stage_i                                                                                               ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:3:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:4:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:5:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:6:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:7:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:8:stage_i                                                                                                ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:9:stage_i                                                                                                ;              ;
;       |N_dff:read_data_D|                                          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D                                                                                                                             ;              ;
;          |dff_1bit:\N_dffs:0:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:0:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:10:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:10:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:11:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:11:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:12:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:12:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:13:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:14:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:15:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:16:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:16:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:17:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:17:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:18:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:18:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:19:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:19:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:1:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:1:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:20:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:20:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:21:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:21:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:22:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:22:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:23:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:23:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:24:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:24:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:25:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:25:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:26:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:26:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:27:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:27:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:28:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:29:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:2:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:2:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:30:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:30:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:31:stage_i|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:31:stage_i                                                                                                 ;              ;
;          |dff_1bit:\N_dffs:3:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:3:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:4:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:4:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:5:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:5:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:6:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:6:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:7:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:7:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:8:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:8:stage_i                                                                                                  ;              ;
;          |dff_1bit:\N_dffs:9:stage_i|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:9:stage_i                                                                                                  ;              ;
;       |PLL:m1|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|PLL:m1                                                                                                                                        ;              ;
;          |altpll:altpll_component|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|PLL:m1|altpll:altpll_component                                                                                                                ;              ;
;       |control:CTL|                                                ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|control:CTL                                                                                                                                   ;              ;
;       |dff_1bit:ALUSrc_control_B|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:ALUSrc_control_B                                                                                                                     ;              ;
;       |dff_1bit:MemRead_control_B|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemRead_control_B                                                                                                                    ;              ;
;       |dff_1bit:MemRead_control_C|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemRead_control_C                                                                                                                    ;              ;
;       |dff_1bit:MemWrite_C|                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemWrite_C                                                                                                                           ;              ;
;       |dff_1bit:MemWrite_control_B|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemWrite_control_B                                                                                                                   ;              ;
;       |dff_1bit:MemtoReg_control_B|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemtoReg_control_B                                                                                                                   ;              ;
;       |dff_1bit:MemtoReg_control_C|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemtoReg_control_C                                                                                                                   ;              ;
;       |dff_1bit:MemtoReg_control_D|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:MemtoReg_control_D                                                                                                                   ;              ;
;       |dff_1bit:RegDst_control_B|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:RegDst_control_B                                                                                                                     ;              ;
;       |dff_1bit:RegDst_control_C|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:RegDst_control_C                                                                                                                     ;              ;
;       |dff_1bit:RegDst_control_D|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:RegDst_control_D                                                                                                                     ;              ;
;       |dff_1bit:Regwrite_control_B|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:Regwrite_control_B                                                                                                                   ;              ;
;       |dff_1bit:Regwrite_control_C|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:Regwrite_control_C                                                                                                                   ;              ;
;       |dff_1bit:Regwrite_control_D|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dff_1bit:Regwrite_control_D                                                                                                                   ;              ;
;       |dmemory:MEM|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dmemory:MEM                                                                                                                                   ;              ;
;          |altsyncram:data_memory|                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dmemory:MEM|altsyncram:data_memory                                                                                                            ;              ;
;             |altsyncram_pmp3:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated                                                                             ;              ;
;    |RAW2RGB:u4|                                                    ; 153 (137)         ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4                                                                                                                                             ;              ;
;       |Line_Buffer:u0|                                             ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0                                                                                                                              ;              ;
;          |altshift_taps:altshift_taps_component|                   ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                        ;              ;
;             |shift_taps_ikn:auto_generated|                        ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated                                                          ;              ;
;                |altsyncram_cm81:altsyncram2|                       ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2                              ;              ;
;                |cntr_3rf:cntr1|                                    ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1                                           ;              ;
;                   |cmpr_mdc:cmpr5|                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                            ;              ;
;    |RAW2gray:u9|                                                   ; 1178 (24)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9                                                                                                                                            ;              ;
;       |lpm_divide:Div0|                                            ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div0                                                                                                                            ;              ;
;          |lpm_divide_pfm:auto_generated|                           ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div0|lpm_divide_pfm:auto_generated                                                                                              ;              ;
;             |sign_div_unsign_3nh:divider|                          ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider                                                                  ;              ;
;                |alt_u_div_85f:divider|                             ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider                                            ;              ;
;       |lpm_divide:Div1|                                            ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div1                                                                                                                            ;              ;
;          |lpm_divide_qfm:auto_generated|                           ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div1|lpm_divide_qfm:auto_generated                                                                                              ;              ;
;             |sign_div_unsign_4nh:divider|                          ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider                                                                  ;              ;
;                |alt_u_div_a5f:divider|                             ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider                                            ;              ;
;       |lpm_divide:Div2|                                            ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div2                                                                                                                            ;              ;
;          |lpm_divide_0gm:auto_generated|                           ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div2|lpm_divide_0gm:auto_generated                                                                                              ;              ;
;             |sign_div_unsign_anh:divider|                          ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div2|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider                                                                  ;              ;
;                |alt_u_div_m5f:divider|                             ; 278 (278)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_divide:Div2|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider                                            ;              ;
;       |lpm_mult:Mult0|                                             ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0                                                                                                                             ;              ;
;          |multcore:mult_core|                                      ; 60 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core                                                                                                          ;              ;
;             |mpar_add:padder|                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                          ;              ;
;                |lpm_add_sub:adder[0]|                              ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                     ;              ;
;                   |add_sub_4ch:auto_generated|                     ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                                          ;              ;
;                |mpar_add:sub_par_add|                              ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                     ;              ;
;                   |lpm_add_sub:adder[0]|                           ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                ;              ;
;                      |add_sub_8ch:auto_generated|                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated                     ;              ;
;       |lpm_mult:Mult1|                                             ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1                                                                                                                             ;              ;
;          |multcore:mult_core|                                      ; 64 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core                                                                                                          ;              ;
;             |mpar_add:padder|                                      ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                          ;              ;
;                |lpm_add_sub:adder[0]|                              ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                     ;              ;
;                   |add_sub_5ch:auto_generated|                     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_5ch:auto_generated                                          ;              ;
;                |mpar_add:sub_par_add|                              ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                     ;              ;
;                   |lpm_add_sub:adder[0]|                           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                ;              ;
;                      |add_sub_9ch:auto_generated|                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated                     ;              ;
;       |lpm_mult:Mult2|                                             ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2                                                                                                                             ;              ;
;          |multcore:mult_core|                                      ; 41 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core                                                                                                          ;              ;
;             |mpar_add:padder|                                      ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                          ;              ;
;                |lpm_add_sub:adder[0]|                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                     ;              ;
;                   |add_sub_2ch:auto_generated|                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated                                          ;              ;
;                |mpar_add:sub_par_add|                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                     ;              ;
;                   |lpm_add_sub:adder[0]|                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                ;              ;
;                      |add_sub_6ch:auto_generated|                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated                     ;              ;
;    |Reset_Delay:u2|                                                ; 48 (48)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Reset_Delay:u2                                                                                                                                         ;              ;
;    |Sdram_Control_4Port:u7|                                        ; 653 (211)         ; 665 (130)    ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7                                                                                                                                 ;              ;
;       |Sdram_FIFO:read_fifo1|                                      ; 79 (0)            ; 108 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|                                 ; 79 (0)            ; 108 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                   ;              ;
;             |dcfifo_m2o1:auto_generated|                           ; 79 (14)           ; 108 (21)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                |a_graycounter_egc:wrptr_gp|                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                   |dffpipe_pe9:dffpipe18|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                   |dffpipe_qe9:dffpipe22|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                |altsyncram_1l81:fifo_ram|                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                   |altsyncram_drg1:altsyncram14|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                |cmpr_536:rdempty_eq_comp|                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                |cmpr_536:wrfull_eq_comp|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                |dffpipe_ngh:rdaclr|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                |dffpipe_oe9:ws_brp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                |dffpipe_oe9:ws_bwp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;       |Sdram_FIFO:read_fifo2|                                      ; 79 (0)            ; 108 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|                                 ; 79 (0)            ; 108 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                   ;              ;
;             |dcfifo_m2o1:auto_generated|                           ; 79 (14)           ; 108 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                |a_graycounter_egc:wrptr_gp|                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                   |dffpipe_pe9:dffpipe18|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                   |dffpipe_qe9:dffpipe22|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                |altsyncram_1l81:fifo_ram|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                   |altsyncram_drg1:altsyncram14|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                |cmpr_536:rdempty_eq_comp|                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                |cmpr_536:wrfull_eq_comp|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                |dffpipe_ngh:rdaclr|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                |dffpipe_oe9:ws_brp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                |dffpipe_oe9:ws_bwp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;       |Sdram_FIFO:write_fifo1|                                     ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1                                                                                                          ;              ;
;          |dcfifo:dcfifo_component|                                 ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                  ;              ;
;             |dcfifo_m2o1:auto_generated|                           ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                |a_graycounter_egc:wrptr_gp|                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                |a_graycounter_o96:rdptr_g1p|                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                   |dffpipe_pe9:dffpipe18|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                   |dffpipe_qe9:dffpipe22|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                |altsyncram_1l81:fifo_ram|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                   |altsyncram_drg1:altsyncram14|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                |cmpr_536:rdempty_eq_comp|                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                |cmpr_536:wrfull_eq_comp|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                |dffpipe_kec:rs_brp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                |dffpipe_kec:rs_bwp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                |dffpipe_ngh:rdaclr|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;       |Sdram_FIFO:write_fifo2|                                     ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2                                                                                                          ;              ;
;          |dcfifo:dcfifo_component|                                 ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                  ;              ;
;             |dcfifo_m2o1:auto_generated|                           ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                |a_graycounter_egc:wrptr_gp|                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                |a_graycounter_o96:rdptr_g1p|                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                   |dffpipe_pe9:dffpipe18|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                   |dffpipe_qe9:dffpipe22|                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                |altsyncram_1l81:fifo_ram|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                   |altsyncram_drg1:altsyncram14|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                |cmpr_536:rdempty_eq_comp|                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                |cmpr_536:wrfull_eq_comp|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                |dffpipe_kec:rs_brp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                |dffpipe_kec:rs_bwp|                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                |dffpipe_ngh:rdaclr|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;       |command:command1|                                           ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1                                                                                                                ;              ;
;       |control_interface:control1|                                 ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1                                                                                                      ;              ;
;    |VGA_Controller:u1|                                             ; 61 (61)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|VGA_Controller:u1                                                                                                                                      ;              ;
;    |entropy_filter:u12|                                            ; 4001 (3985)       ; 102 (91)     ; 61344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12                                                                                                                                     ;              ;
;       |Line_Buffer_f:u0|                                           ; 16 (0)            ; 11 (0)       ; 61344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0                                                                                                                    ;              ;
;          |altshift_taps:altshift_taps_component|                   ; 16 (0)            ; 11 (0)       ; 61344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component                                                                              ;              ;
;             |shift_taps_kkn:auto_generated|                        ; 16 (0)            ; 11 (0)       ; 61344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated                                                ;              ;
;                |altsyncram_om81:altsyncram2|                       ; 0 (0)             ; 0 (0)        ; 61344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2                    ;              ;
;                |cntr_3rf:cntr1|                                    ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|cntr_3rf:cntr1                                 ;              ;
;                   |cmpr_mdc:cmpr5|                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                  ;              ;
;    |mux:u10|                                                       ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|mux:u10                                                                                                                                                ;              ;
;    |sdram_pll:u6|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|sdram_pll:u6                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|sdram_pll:u6|altpll:altpll_component                                                                                                                   ;              ;
+--------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None        ;
; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None        ;
; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None        ;
; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; program.hex ;
; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; dmemory.hex ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None        ;
; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1278         ; 48           ; 1278         ; 48           ; 61344 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                 ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                                                ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0                     ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/Line_Buffer.v                  ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |DE1_D5M|sdram_pll:u6                                  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/sdram_pll.v                    ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2  ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1 ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2 ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE1_D5M|entropy_filter:u12|Line_Buffer_f:u0           ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/V/Line_Buffer_f.v                ;
; Altera ; ALTPLL                     ; 12.1    ; N/A          ; N/A          ; |DE1_D5M|MIPS:u13|PLL:m1                               ; C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/PLL.vhd                          ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_D5M|I2C_CCD_Config:u8|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; RAW2RGB:u4|mCCD_R[2]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[2]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[3]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[3]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[4]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[4]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[5]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[5]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[6]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[6]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[7]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[7]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[8]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[8]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[9]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[9]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[10]                               ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[10]                               ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[11]                               ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[11]                               ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[3]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[8]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[4]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[9]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[5]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[10]                               ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[6]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[11]                               ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[7]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[12]                               ; VCC                                           ; yes                    ;
; MIPS:u13|HAZARD:HAZ|data_hazard_en                  ; MIPS:u13|PLL:m1|altpll:altpll_component|_clk0 ; yes                    ;
; MIPS:u13|control:CTL|MemRead                        ; MIPS:u13|PLL:m1|altpll:altpll_component|_clk0 ; yes                    ;
; RAW2RGB:u4|mCCD_G[1]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_G[2]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[0]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_R[1]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[1]                                ; VCC                                           ; yes                    ;
; RAW2RGB:u4|mCCD_B[0]                                ; VCC                                           ; yes                    ;
; Number of user-specified and inferred latches = 38  ;                                               ;                        ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; Sdram_Control_4Port:u7|mDATAOUT[0..5,10,15] ; Lost fanout                            ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[8]       ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[0..7]    ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[8]       ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[0..7]    ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[8]       ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[0..7]    ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[8]       ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[0..7]    ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|command:command1|CKE ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|CKE                  ; Stuck at VCC due to stuck port data_in ;
; entropy_filter:u12|counter[0][30]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][29]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][28]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][27]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][26]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][25]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][24]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][23]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][22]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][21]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][20]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][19]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][18]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][17]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][16]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][15]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][14]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][13]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][12]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][11]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][10]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][9]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][8]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][7]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][6]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][5]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][4]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][3]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][2]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[0][1]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][30]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][29]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][28]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][27]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][26]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][25]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][24]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][23]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][22]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][21]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][20]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][19]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][18]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][17]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][16]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][15]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][14]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][13]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][12]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][11]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][10]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][9]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][8]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][7]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][6]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][5]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][4]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][3]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][2]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[1][1]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][30]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][29]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][28]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][27]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][26]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][25]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][24]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][23]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][22]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][21]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][20]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][19]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][18]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][17]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][16]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][15]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][14]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][13]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][12]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][11]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][10]           ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][9]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][8]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][7]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][6]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][5]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][4]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][3]            ; Stuck at GND due to stuck port data_in ;
; entropy_filter:u12|counter[2][2]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 785     ;                                        ;
+---------------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+---------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+---------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; entropy_filter:u12|counter[0][30]           ; Stuck at GND              ; entropy_filter:u12|counter[0][31], entropy_filter:u12|counter[1][31],   ;
;                                             ; due to stuck port data_in ; entropy_filter:u12|counter[2][31], entropy_filter:u12|counter[3][31],   ;
;                                             ;                           ; entropy_filter:u12|counter[4][31], entropy_filter:u12|counter[5][31],   ;
;                                             ;                           ; entropy_filter:u12|counter[6][31], entropy_filter:u12|counter[7][31],   ;
;                                             ;                           ; entropy_filter:u12|counter[8][31], entropy_filter:u12|counter[9][31],   ;
;                                             ;                           ; entropy_filter:u12|counter[11][31], entropy_filter:u12|counter[12][31], ;
;                                             ;                           ; entropy_filter:u12|counter[13][31], entropy_filter:u12|counter[14][31], ;
;                                             ;                           ; entropy_filter:u12|counter[15][31]                                      ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[8]       ; Stuck at VCC              ; Sdram_Control_4Port:u7|mLENGTH[7], Sdram_Control_4Port:u7|mADDR[7],     ;
;                                             ; due to stuck port data_in ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[7],             ;
;                                             ;                           ; Sdram_Control_4Port:u7|mLENGTH[8]                                       ;
; Sdram_Control_4Port:u7|command:command1|CKE ; Stuck at VCC              ; Sdram_Control_4Port:u7|CKE                                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[31]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[30]             ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[29]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[28]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[27]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[26]             ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[25]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
; I2C_CCD_Config:u8|mI2C_DATA[24]             ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                              ;
;                                             ; due to stuck port data_in ;                                                                         ;
+---------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2099  ;
; Number of registers using Synchronous Clear  ; 471   ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 626   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1114  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                      ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                    ; 6       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                          ; 12      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                          ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                          ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                          ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                   ; 3       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                          ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                          ; 18      ;
; entropy_filter:u12|counter[0][0]                                                                                                           ; 37      ;
; entropy_filter:u12|m54[0]                                                                                                                  ; 18      ;
; entropy_filter:u12|m53[0]                                                                                                                  ; 26      ;
; entropy_filter:u12|m52[0]                                                                                                                  ; 30      ;
; entropy_filter:u12|m51[0]                                                                                                                  ; 32      ;
; entropy_filter:u12|m44[0]                                                                                                                  ; 37      ;
; entropy_filter:u12|m43[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m42[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m41[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m34[0]                                                                                                                  ; 37      ;
; entropy_filter:u12|m33[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m32[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m31[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m24[0]                                                                                                                  ; 37      ;
; entropy_filter:u12|m23[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m22[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m21[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m14[0]                                                                                                                  ; 37      ;
; entropy_filter:u12|m13[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m12[0]                                                                                                                  ; 38      ;
; entropy_filter:u12|m11[0]                                                                                                                  ; 38      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; 5       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 43                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                     ;
+-----------------------------------------------------+------------------------------------------+
; Register Name                                       ; RAM Name                                 ;
+-----------------------------------------------------+------------------------------------------+
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[0]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[1]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[2]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[3]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[4]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[5]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[6]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[7]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[8]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[9]  ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[10] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[11] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[12] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[13] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[14] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[15] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[16] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[17] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[18] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[19] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[20] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[21] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[22] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[23] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[24] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[25] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[26] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[27] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[28] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[29] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[30] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[31] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[32] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[33] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[34] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[35] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[36] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[37] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[38] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[39] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[40] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[41] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[42] ; MIPS:u13|Idecode:ID|register_array_rtl_1 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[0]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[1]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[2]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[3]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[4]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[5]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[6]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[7]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[8]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[9]  ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[10] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[11] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[12] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[13] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[14] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[15] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[16] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[17] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[18] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[19] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[20] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[21] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[22] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[23] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[24] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[25] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[26] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[27] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[28] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[29] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[30] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[31] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[32] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[33] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[34] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[35] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[36] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[37] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[38] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[39] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[40] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[41] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[42] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ;
+-----------------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+--------------------------------------------------+------------------------------------------+------+
; Register Name                                    ; Megafunction                             ; Type ;
+--------------------------------------------------+------------------------------------------+------+
; MIPS:u13|Idecode:ID|register_array[0..31][0..31] ; MIPS:u13|Idecode:ID|register_array_rtl_2 ; RAM  ;
+--------------------------------------------------+------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:28:stage_i|q                                                                      ;
; 4:1                ; 336 bits  ; 672 LEs       ; 336 LEs              ; 336 LEs                ; Yes        ; |DE1_D5M|Histogram:u11|his_out[15][14]                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|senosr_exposure[11]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_D5M|CCD_Capture:u3|X_Cont[4]                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_D5M|CCD_Capture:u3|Y_Cont[1]                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_D5M|entropy_filter:u12|ofilter[11]                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                             ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[8][20]                                                                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|mADDR[15]                                                                                                ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[1][14]                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[2][7]                                                                                                      ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[3][20]                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[4][8]                                                                                                      ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[5][12]                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[6][0]                                                                                                      ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[7][1]                                                                                                      ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[9][19]                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[10][9]                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[11][11]                                                                                                    ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[12][10]                                                                                                    ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[13][11]                                                                                                    ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[14][16]                                                                                                    ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[0][0]                                                                                                      ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|Histogram:u11|his_in[15][5]                                                                                                     ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|mI2C_DATA[12]                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|CMD[1]                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|mRD                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|ST[3]                                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:29:stage_i|q                                                                       ;
; 15:1               ; 6 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:23:stage_i|q                                                                       ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q                                                                       ;
; 21:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q                                                                       ;
; 21:1               ; 5 bits    ; 70 LEs        ; 40 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:5:stage_i|q                                                                        ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |DE1_D5M|MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i|q                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|senosr_exposure[6]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_D5M|I2C_CCD_Config:u8|Mux12                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE1_D5M|RAW2RGB:u4|mCCD_G[8]                                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|RAW2RGB:u4|mCCD_B[8]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i|Aout[14] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|Mux19                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:20:stage_i|q                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Ifetch:IFE|next_PC                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|mux:u10|out_R                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Idecode:ID|read_data_1[15]                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Idecode:ID|read_data_2[19]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i|Aout[21] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|mux:u10|out_R[6]                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i|Aout[17] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i|Aout[8]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i|Aout[20] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux62                                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux93                                                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux126                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux155                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux190                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux222                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux251                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux283                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux319                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux351                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux383                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux414                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux445                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux477                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux511                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux542                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux574                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux603                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux639                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux671                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux703                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux735                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux766                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|entropy_filter:u12|Mux798                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i|Aout[7]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i|Aout[22] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_D5M|MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i|Aout[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_ikn ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                 ;
+----------------+----------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                              ;
; NUMBER_OF_TAPS ; 4              ; Signed Integer                                                                       ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                       ;
; WIDTH          ; 12             ; Signed Integer                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                              ;
; CBXI_PARAMETER ; shift_taps_kkn ; Untyped                                                                              ;
+----------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|PLL:m1|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------+
; Parameter Name                ; Value                 ; Type                         ;
+-------------------------------+-----------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                      ;
; PLL_TYPE                      ; AUTO                  ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                      ;
; LOCK_HIGH                     ; 1                     ; Untyped                      ;
; LOCK_LOW                      ; 1                     ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                      ;
; SKIP_VCO                      ; OFF                   ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                      ;
; BANDWIDTH                     ; 0                     ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                      ;
; DOWN_SPREAD                   ; 0                     ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                      ;
; DPA_DIVIDER                   ; 0                     ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; VCO_MIN                       ; 0                     ; Untyped                      ;
; VCO_MAX                       ; 0                     ; Untyped                      ;
; VCO_CENTER                    ; 0                     ; Untyped                      ;
; PFD_MIN                       ; 0                     ; Untyped                      ;
; PFD_MAX                       ; 0                     ; Untyped                      ;
; M_INITIAL                     ; 0                     ; Untyped                      ;
; M                             ; 0                     ; Untyped                      ;
; N                             ; 1                     ; Untyped                      ;
; M2                            ; 1                     ; Untyped                      ;
; N2                            ; 1                     ; Untyped                      ;
; SS                            ; 1                     ; Untyped                      ;
; C0_HIGH                       ; 0                     ; Untyped                      ;
; C1_HIGH                       ; 0                     ; Untyped                      ;
; C2_HIGH                       ; 0                     ; Untyped                      ;
; C3_HIGH                       ; 0                     ; Untyped                      ;
; C4_HIGH                       ; 0                     ; Untyped                      ;
; C5_HIGH                       ; 0                     ; Untyped                      ;
; C6_HIGH                       ; 0                     ; Untyped                      ;
; C7_HIGH                       ; 0                     ; Untyped                      ;
; C8_HIGH                       ; 0                     ; Untyped                      ;
; C9_HIGH                       ; 0                     ; Untyped                      ;
; C0_LOW                        ; 0                     ; Untyped                      ;
; C1_LOW                        ; 0                     ; Untyped                      ;
; C2_LOW                        ; 0                     ; Untyped                      ;
; C3_LOW                        ; 0                     ; Untyped                      ;
; C4_LOW                        ; 0                     ; Untyped                      ;
; C5_LOW                        ; 0                     ; Untyped                      ;
; C6_LOW                        ; 0                     ; Untyped                      ;
; C7_LOW                        ; 0                     ; Untyped                      ;
; C8_LOW                        ; 0                     ; Untyped                      ;
; C9_LOW                        ; 0                     ; Untyped                      ;
; C0_INITIAL                    ; 0                     ; Untyped                      ;
; C1_INITIAL                    ; 0                     ; Untyped                      ;
; C2_INITIAL                    ; 0                     ; Untyped                      ;
; C3_INITIAL                    ; 0                     ; Untyped                      ;
; C4_INITIAL                    ; 0                     ; Untyped                      ;
; C5_INITIAL                    ; 0                     ; Untyped                      ;
; C6_INITIAL                    ; 0                     ; Untyped                      ;
; C7_INITIAL                    ; 0                     ; Untyped                      ;
; C8_INITIAL                    ; 0                     ; Untyped                      ;
; C9_INITIAL                    ; 0                     ; Untyped                      ;
; C0_MODE                       ; BYPASS                ; Untyped                      ;
; C1_MODE                       ; BYPASS                ; Untyped                      ;
; C2_MODE                       ; BYPASS                ; Untyped                      ;
; C3_MODE                       ; BYPASS                ; Untyped                      ;
; C4_MODE                       ; BYPASS                ; Untyped                      ;
; C5_MODE                       ; BYPASS                ; Untyped                      ;
; C6_MODE                       ; BYPASS                ; Untyped                      ;
; C7_MODE                       ; BYPASS                ; Untyped                      ;
; C8_MODE                       ; BYPASS                ; Untyped                      ;
; C9_MODE                       ; BYPASS                ; Untyped                      ;
; C0_PH                         ; 0                     ; Untyped                      ;
; C1_PH                         ; 0                     ; Untyped                      ;
; C2_PH                         ; 0                     ; Untyped                      ;
; C3_PH                         ; 0                     ; Untyped                      ;
; C4_PH                         ; 0                     ; Untyped                      ;
; C5_PH                         ; 0                     ; Untyped                      ;
; C6_PH                         ; 0                     ; Untyped                      ;
; C7_PH                         ; 0                     ; Untyped                      ;
; C8_PH                         ; 0                     ; Untyped                      ;
; C9_PH                         ; 0                     ; Untyped                      ;
; L0_HIGH                       ; 1                     ; Untyped                      ;
; L1_HIGH                       ; 1                     ; Untyped                      ;
; G0_HIGH                       ; 1                     ; Untyped                      ;
; G1_HIGH                       ; 1                     ; Untyped                      ;
; G2_HIGH                       ; 1                     ; Untyped                      ;
; G3_HIGH                       ; 1                     ; Untyped                      ;
; E0_HIGH                       ; 1                     ; Untyped                      ;
; E1_HIGH                       ; 1                     ; Untyped                      ;
; E2_HIGH                       ; 1                     ; Untyped                      ;
; E3_HIGH                       ; 1                     ; Untyped                      ;
; L0_LOW                        ; 1                     ; Untyped                      ;
; L1_LOW                        ; 1                     ; Untyped                      ;
; G0_LOW                        ; 1                     ; Untyped                      ;
; G1_LOW                        ; 1                     ; Untyped                      ;
; G2_LOW                        ; 1                     ; Untyped                      ;
; G3_LOW                        ; 1                     ; Untyped                      ;
; E0_LOW                        ; 1                     ; Untyped                      ;
; E1_LOW                        ; 1                     ; Untyped                      ;
; E2_LOW                        ; 1                     ; Untyped                      ;
; E3_LOW                        ; 1                     ; Untyped                      ;
; L0_INITIAL                    ; 1                     ; Untyped                      ;
; L1_INITIAL                    ; 1                     ; Untyped                      ;
; G0_INITIAL                    ; 1                     ; Untyped                      ;
; G1_INITIAL                    ; 1                     ; Untyped                      ;
; G2_INITIAL                    ; 1                     ; Untyped                      ;
; G3_INITIAL                    ; 1                     ; Untyped                      ;
; E0_INITIAL                    ; 1                     ; Untyped                      ;
; E1_INITIAL                    ; 1                     ; Untyped                      ;
; E2_INITIAL                    ; 1                     ; Untyped                      ;
; E3_INITIAL                    ; 1                     ; Untyped                      ;
; L0_MODE                       ; BYPASS                ; Untyped                      ;
; L1_MODE                       ; BYPASS                ; Untyped                      ;
; G0_MODE                       ; BYPASS                ; Untyped                      ;
; G1_MODE                       ; BYPASS                ; Untyped                      ;
; G2_MODE                       ; BYPASS                ; Untyped                      ;
; G3_MODE                       ; BYPASS                ; Untyped                      ;
; E0_MODE                       ; BYPASS                ; Untyped                      ;
; E1_MODE                       ; BYPASS                ; Untyped                      ;
; E2_MODE                       ; BYPASS                ; Untyped                      ;
; E3_MODE                       ; BYPASS                ; Untyped                      ;
; L0_PH                         ; 0                     ; Untyped                      ;
; L1_PH                         ; 0                     ; Untyped                      ;
; G0_PH                         ; 0                     ; Untyped                      ;
; G1_PH                         ; 0                     ; Untyped                      ;
; G2_PH                         ; 0                     ; Untyped                      ;
; G3_PH                         ; 0                     ; Untyped                      ;
; E0_PH                         ; 0                     ; Untyped                      ;
; E1_PH                         ; 0                     ; Untyped                      ;
; E2_PH                         ; 0                     ; Untyped                      ;
; E3_PH                         ; 0                     ; Untyped                      ;
; M_PH                          ; 0                     ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; CLK0_COUNTER                  ; G0                    ; Untyped                      ;
; CLK1_COUNTER                  ; G0                    ; Untyped                      ;
; CLK2_COUNTER                  ; G0                    ; Untyped                      ;
; CLK3_COUNTER                  ; G0                    ; Untyped                      ;
; CLK4_COUNTER                  ; G0                    ; Untyped                      ;
; CLK5_COUNTER                  ; G0                    ; Untyped                      ;
; CLK6_COUNTER                  ; E0                    ; Untyped                      ;
; CLK7_COUNTER                  ; E1                    ; Untyped                      ;
; CLK8_COUNTER                  ; E2                    ; Untyped                      ;
; CLK9_COUNTER                  ; E3                    ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; M_TIME_DELAY                  ; 0                     ; Untyped                      ;
; N_TIME_DELAY                  ; 0                     ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                      ;
; VCO_POST_SCALE                ; 0                     ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Ifetch:IFE|altsyncram:inst_memory ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 0                    ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; program.hex          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_6jn3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_A ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:PC_plus_4_A ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_B ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_1_B ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_2_B ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Sign_Extend_2_B ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:ALUop_control_B ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|LeadingZeros_counter:stage_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 22    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3|ADD:stage_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4|ADD:stage_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|MUX_Nbits:stage_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|Swap:stage_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:shift_loop_bit0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit1:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit1:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit2:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:4:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:5:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:6:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit3:7:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:4:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:5:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:6:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:7:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:8:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:9:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:10:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:11:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:12:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:13:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:14:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit4:15:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:4:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:5:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:6:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:7:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:8:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:9:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:10:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:11:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:12:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:13:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:14:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:15:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:16:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:17:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:18:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:19:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:20:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:21:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:22:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:23:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:24:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:25:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:26:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:27:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:28:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:29:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:30:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:\shift_loop_bit5:31:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|LeadingZeros_counter:stage_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:shift_loop_bit0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit1:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit1:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit2:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:4:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:5:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:6:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit3:7:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:4:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:5:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:6:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:7:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:8:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:9:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:10:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:11:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:12:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:13:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:14:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit4:15:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:0:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:1:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:2:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:3:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:4:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:5:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:6:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:7:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:8:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:9:stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:10:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:11:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:12:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:13:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:14:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:15:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:16:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:17:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:18:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:19:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:20:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:21:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:22:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:23:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:24:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:25:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:26:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:27:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:28:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:29:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:30:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6|shift_Nbits:\shift_loop_bit5:31:stage_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1|ADD:stage_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 25    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7|ADD:stage_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_8 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_8|ADD:stage_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_9 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_9|ADD:stage_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|MUX_Nbits:stage_10 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|FPU_selector:selector ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_C ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:ALU_result_C ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_2_C ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|dmemory:MEM|altsyncram:data_memory ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 0                    ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; dmemory.hex          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_pmp3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:Instruction_D ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:read_data_D ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:u13|N_dff:ALU_result_D ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_6rc1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                  ;
+------------------------------------------------+------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 25         ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 25         ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 50         ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 50         ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                               ;
+------------------------------------------------+------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_mult:Mult2       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_0gm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Histogram:u11|lpm_mult:Mult0     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 27         ; Untyped             ;
; LPM_WIDTHR                                     ; 27         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_45t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_mult:Mult1       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_qfm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_mult:Mult0       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 9          ; Untyped             ;
; LPM_WIDTHP                                     ; 21         ; Untyped             ;
; LPM_WIDTHR                                     ; 21         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2gray:u9|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_pfm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                    ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                         ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component           ;
;     -- NUMBER_OF_TAPS      ; 2                                                                         ;
;     -- TAP_DISTANCE        ; 1280                                                                      ;
;     -- WIDTH               ; 12                                                                        ;
; Entity Instance            ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 4                                                                         ;
;     -- TAP_DISTANCE        ; 1280                                                                      ;
;     -- WIDTH               ; 12                                                                        ;
+----------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 2                                       ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
; Entity Instance               ; MIPS:u13|PLL:m1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 5                                                   ;
; Entity Instance                           ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory          ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 0                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 0                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; MIPS:u13|dmemory:MEM|altsyncram:data_memory         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 0                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 0                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 16                                                  ;
;     -- NUMWORDS_B                         ; 32                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 32                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ;
; Entity Instance                           ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 32                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                             ;
+---------------------------------------+------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                              ;
+---------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                  ;
; Entity Instance                       ; MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 25                                                                                 ;
;     -- LPM_WIDTHB                     ; 25                                                                                 ;
;     -- LPM_WIDTHP                     ; 50                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
; Entity Instance                       ; RAW2gray:u9|lpm_mult:Mult2                                                         ;
;     -- LPM_WIDTHA                     ; 12                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                  ;
;     -- LPM_WIDTHP                     ; 19                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
; Entity Instance                       ; Histogram:u11|lpm_mult:Mult0                                                       ;
;     -- LPM_WIDTHA                     ; 17                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                 ;
;     -- LPM_WIDTHP                     ; 27                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
; Entity Instance                       ; RAW2gray:u9|lpm_mult:Mult1                                                         ;
;     -- LPM_WIDTHA                     ; 12                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                 ;
;     -- LPM_WIDTHP                     ; 22                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
; Entity Instance                       ; RAW2gray:u9|lpm_mult:Mult0                                                         ;
;     -- LPM_WIDTHA                     ; 12                                                                                 ;
;     -- LPM_WIDTHB                     ; 9                                                                                  ;
;     -- LPM_WIDTHP                     ; 21                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:RegDst_control_D" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemtoReg_control_D" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:Regwrite_control_D" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:ALU_result_D" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:read_data_D" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
+--------+-------+----------+----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:Instruction_D" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemRead_control_C" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemWrite_C" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:RegDst_control_C" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemtoReg_control_C" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:Regwrite_control_C" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:read_data_2_C" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:ALU_result_C" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:Instruction_C" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_9"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[7..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_8"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[5..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_6_1"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[24..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sum[24]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_6" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; dir  ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4"        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; dir  ; Input ; Info     ; Stuck at VCC                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|Swap:stage_2" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; y1[24] ; Input ; Info     ; Stuck at GND                                                             ;
; y1[23] ; Input ; Info     ; Stuck at VCC                                                             ;
; y2[24] ; Input ; Info     ; Stuck at GND                                                             ;
; y2[23] ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sum[6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_4"                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[8..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sum[8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_3"                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[6..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[8..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2"                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addorsub ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[8]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[8]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; a[24] ; Input ; Info     ; Stuck at GND                                                         ;
; a[23] ; Input ; Info     ; Stuck at VCC                                                         ;
; b[24] ; Input ; Info     ; Stuck at GND                                                         ;
; b[23] ; Input ; Info     ; Stuck at VCC                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemRead_control_B" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:ALUSrc_control_B" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemWrite_control_B" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:RegDst_control_B" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:MemtoReg_control_B" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|dff_1bit:Regwrite_control_B" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:ALUop_control_B" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:Sign_Extend_2_B" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:read_data_2_B" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:read_data_1_B" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|N_dff:Instruction_B" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|Idecode:ID|counter:Counter_unit"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enable  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13|PLL:m1"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:u13"                                                                                                                                                                                     ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clock_in        ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; button_gpio     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pc              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; alu_result_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; read_data_1_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; read_data_2_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; write_data_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; instruction_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; branch_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; zero_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; memwrite_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; regwrite_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entropy_filter:u12|Line_Buffer_f:u0"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entropy_filter:u12"                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; odval   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ox_cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oy_cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux:u10"                                                                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_r[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_g[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_b[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ix_cont     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iy_cont     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8"                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iUART_CTRL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u5"          ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; oSEG0 ; Output ; Info     ; Explicitly unconnected ;
; oSEG1 ; Output ; Info     ; Explicitly unconnected ;
; oSEG2 ; Output ; Info     ; Explicitly unconnected ;
; oSEG3 ; Output ; Info     ; Explicitly unconnected ;
; oSEG4 ; Output ; Info     ; Explicitly unconnected ;
; oSEG5 ; Output ; Info     ; Explicitly unconnected ;
; oSEG6 ; Output ; Info     ; Explicitly unconnected ;
; oSEG7 ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                        ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                  ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; ix_cont ; Input ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 11 elements in the same dimension ;
; iy_cont ; Input ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 11 elements in the same dimension ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_R[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_G[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_B[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_SYNC    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_BLANK   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_CLOCK   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:56     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jun 21 18:59:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_D5M -c DE1_D5M
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior
    Info (12023): Found entity 1: Ifetch
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior
    Info (12023): Found entity 1: Idecode
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/hazard.vhd
    Info (12022): Found design unit 1: HAZARD-behavior
    Info (12023): Found entity 1: HAZARD
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/execute_branch.vhd
    Info (12022): Found design unit 1: Execute_branch-behavior
    Info (12023): Found entity 1: Execute_branch
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior
    Info (12023): Found entity 1: Execute
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior
    Info (12023): Found entity 1: dmemory
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/cpu_fpga.vhd
    Info (12022): Found design unit 1: CPU_FPGA-structure
    Info (12023): Found entity 1: CPU_FPGA
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/rtlmips/control.vhd
    Info (12022): Found design unit 1: control-behavior
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/xor.vhd
    Info (12022): Found design unit 1: xor_gate-gate_level
    Info (12023): Found entity 1: xor_gate
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/swap.vhd
    Info (12022): Found design unit 1: Swap-Behavioral
    Info (12023): Found entity 1: Swap
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/shift_unit.vhd
    Info (12022): Found design unit 1: shift_unit-structural
    Info (12023): Found entity 1: shift_unit
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/shift_nbits.vhd
    Info (12022): Found design unit 1: shift_Nbits-behavioral
    Info (12023): Found entity 1: shift_Nbits
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/n_dff.vhd
    Info (12022): Found design unit 1: N_dff-strutural
    Info (12023): Found entity 1: N_dff
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/mux_nbits.vhd
    Info (12022): Found design unit 1: MUX_Nbits-Behavioral
    Info (12023): Found entity 1: MUX_Nbits
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/mul_fpu.vhd
    Info (12022): Found design unit 1: MUL_FPU-gate_level
    Info (12023): Found entity 1: MUL_FPU
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/mul.vhd
    Info (12022): Found design unit 1: MUL-gate_level
    Info (12023): Found entity 1: MUL
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/max_min.vhd
    Info (12022): Found design unit 1: MAX_MIN-gate_level
    Info (12023): Found entity 1: MAX_MIN
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/leadingzeros_counter.vhd
    Info (12022): Found design unit 1: LeadingZeros_counter-Behavioral
    Info (12023): Found entity 1: LeadingZeros_counter
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-gate_level
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/fpu_unit.vhd
    Info (12022): Found design unit 1: FPU_Unit-gate_level
    Info (12023): Found entity 1: FPU_Unit
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/fpu_selector.vhd
    Info (12022): Found design unit 1: FPU_selector-gate_level
    Info (12023): Found entity 1: FPU_selector
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/dff_1bit.vhd
    Info (12022): Found design unit 1: dff_1bit-behavioral
    Info (12023): Found entity 1: dff_1bit
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/counter.vhd
    Info (12022): Found design unit 1: counter-rtl
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/add_sub_fpu.vhd
    Info (12022): Found design unit 1: ADD_SUB_FPU-gate_level
    Info (12023): Found entity 1: ADD_SUB_FPU
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/add_sub.vhd
    Info (12022): Found design unit 1: ADD_SUB-gate_level
    Info (12023): Found entity 1: ADD_SUB
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/add.vhd
    Info (12022): Found design unit 1: ADD-gate_level
    Info (12023): Found entity 1: ADD
Info (12021): Found 2 design units, including 1 entities, in source file v/mips/aidmips/7-segment_8_bit.vhd
    Info (12022): Found design unit 1: display_7_segment-rtl
    Info (12023): Found entity 1: display_7_segment
Info (12021): Found 2 design units, including 1 entities, in source file v/entropy_filter.vhd
    Info (12022): Found design unit 1: entropy_filter-beh
    Info (12023): Found entity 1: entropy_filter
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer_f.v
    Info (12023): Found entity 1: Line_Buffer_f
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file v/histogram.vhd
    Info (12022): Found design unit 1: Histogram-rtl
    Info (12023): Found entity 1: Histogram
Warning (12090): Entity "mux" obtained from "V/mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file v/mux.vhd
    Info (12022): Found design unit 1: mux-behvioral
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file v/raw2gray.vhd
    Info (12022): Found design unit 1: RAW2gray-behv
    Info (12023): Found entity 1: RAW2gray
Info (12021): Found 2 design units, including 1 entities, in source file v/raw2rgb.vhd
    Info (12022): Found design unit 1: RAW2RGB-behv
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Warning (12019): Can't analyze file -- file V/async_receiver.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file V/uart_crtl.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Warning (10275): Verilog HDL Module Instantiation warning at DE1_D5M.v(362): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de1_d5m.v
    Info (12023): Found entity 1: DE1_D5M
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Warning (10236): Verilog HDL Implicit Net warning at DE1_D5M.v(295): created implicit net for "VGA_CLK"
Info (12127): Elaborating entity "DE1_D5M" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_D5M.v(295): object "VGA_CLK" assigned a value but never read
Critical Warning (10169): Verilog HDL warning at DE1_D5M.v(194): the port and data declarations for array port "VGA_R" do not specify the same range for each dimension
Warning (10359): HDL warning at DE1_D5M.v(243): see declaration for object "VGA_R"
Critical Warning (10169): Verilog HDL warning at DE1_D5M.v(195): the port and data declarations for array port "VGA_G" do not specify the same range for each dimension
Warning (10359): HDL warning at DE1_D5M.v(244): see declaration for object "VGA_G"
Critical Warning (10169): Verilog HDL warning at DE1_D5M.v(196): the port and data declarations for array port "VGA_B" do not specify the same range for each dimension
Warning (10359): HDL warning at DE1_D5M.v(245): see declaration for object "VGA_B"
Warning (10230): Verilog HDL assignment warning at DE1_D5M.v(292): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at DE1_D5M.v(297): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "FL_ADDR" at DE1_D5M.v(162) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE1_D5M.v(169) has no driver
Warning (10034): Output port "FL_WE_N" at DE1_D5M.v(163) has no driver
Warning (10034): Output port "FL_RST_N" at DE1_D5M.v(164) has no driver
Warning (10034): Output port "FL_OE_N" at DE1_D5M.v(165) has no driver
Warning (10034): Output port "FL_CE_N" at DE1_D5M.v(166) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE1_D5M.v(170) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE1_D5M.v(171) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE1_D5M.v(172) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE1_D5M.v(173) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE1_D5M.v(174) has no driver
Warning (10034): Output port "SD_CLK" at DE1_D5M.v(179) has no driver
Warning (10034): Output port "TDO" at DE1_D5M.v(190) has no driver
Warning (10034): Output port "I2C_SCLK" at DE1_D5M.v(182) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE1_D5M.v(201) has no driver
Warning (10034): Output port "AUD_XCK" at DE1_D5M.v(203) has no driver
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(47): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(50): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(53): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(59): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(60): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(61): signal "iY_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(61): signal "iX_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(64): signal "iDVAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(66): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(67): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(68): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(68): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(69): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(70): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(71): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(72): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(72): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(73): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(74): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(75): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(76): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(76): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(77): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(78): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(79): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(80): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(80): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(81): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RAW2RGB.vhd(49): inferring latch(es) for signal or variable "mCCD_R", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAW2RGB.vhd(49): inferring latch(es) for signal or variable "mCCD_G", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAW2RGB.vhd(49): inferring latch(es) for signal or variable "mCCD_B", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mCCD_B[0]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[1]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[2]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[3]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[4]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[5]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[6]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[7]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[8]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[9]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[10]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_B[11]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[1]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[2]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[3]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[4]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[5]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[6]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[7]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[8]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[9]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[10]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[11]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_G[12]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[0]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[1]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[2]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[3]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[4]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[5]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[6]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[7]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[8]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[9]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[10]" at RAW2RGB.vhd(49)
Info (10041): Inferred latch for "mCCD_R[11]" at RAW2RGB.vhd(49)
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf
    Info (12023): Found entity 1: shift_taps_ikn
Info (12128): Elaborating entity "shift_taps_ikn" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf
    Info (12023): Found entity 1: altsyncram_cm81
Info (12128): Elaborating entity "altsyncram_cm81" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf
    Info (12023): Found entity 1: cntr_3rf
Info (12128): Elaborating entity "cntr_3rf" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info (12023): Found entity 1: cmpr_mdc
Info (12128): Elaborating entity "cmpr_mdc" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf
    Info (12023): Found entity 1: dcfifo_m2o1
Info (12128): Elaborating entity "dcfifo_m2o1" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info (12023): Found entity 1: a_graycounter_egc
Info (12128): Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info (12023): Found entity 1: altsyncram_1l81
Info (12128): Elaborating entity "altsyncram_1l81" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info (12023): Found entity 1: dffpipe_kec
Info (12128): Elaborating entity "dffpipe_kec" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rdb
Info (12128): Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(121): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(155): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(160): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(185): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(235): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "RAW2gray" for hierarchy "RAW2gray:u9"
Warning (10492): VHDL Process Statement warning at RAW2gray.vhd(32): signal "oRed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2gray.vhd(32): signal "oGreen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2gray.vhd(32): signal "oBlue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mux" for hierarchy "mux:u10"
Warning (10492): VHDL Process Statement warning at mux.vhd(44): signal "iX_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(44): signal "iY_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(55): signal "oRed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(56): signal "oGreen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(57): signal "oBlue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(59): signal "gray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(60): signal "gray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(61): signal "gray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(63): signal "his_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(64): signal "his_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(65): signal "his_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(67): signal "ifilter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(68): signal "ifilter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux.vhd(69): signal "ifilter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Histogram" for hierarchy "Histogram:u11"
Info (12128): Elaborating entity "entropy_filter" for hierarchy "entropy_filter:u12"
Warning (10541): VHDL Signal Declaration warning at entropy_filter.vhd(24): used implicit default value for signal "oDVAL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at entropy_filter.vhd(26): used implicit default value for signal "oX_Cont" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at entropy_filter.vhd(26): used implicit default value for signal "oY_Cont" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at entropy_filter.vhd(44): used explicit default value for signal "look" because signal was never assigned a value
Info (12128): Elaborating entity "Line_Buffer_f" for hierarchy "entropy_filter:u12|Line_Buffer_f:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "4"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_kkn.tdf
    Info (12023): Found entity 1: shift_taps_kkn
Info (12128): Elaborating entity "shift_taps_kkn" for hierarchy "entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_om81.tdf
    Info (12023): Found entity 1: altsyncram_om81
Info (12128): Elaborating entity "altsyncram_om81" for hierarchy "entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2"
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:u13"
Info (12128): Elaborating entity "PLL" for hierarchy "MIPS:u13|PLL:m1"
Info (12128): Elaborating entity "altpll" for hierarchy "MIPS:u13|PLL:m1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MIPS:u13|PLL:m1|altpll:altpll_component"
Info (12133): Instantiated megafunction "MIPS:u13|PLL:m1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "HAZARD" for hierarchy "MIPS:u13|HAZARD:HAZ"
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "RegWrite_mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "regS_mem_destination" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "regT_mem_destination" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "RegWrite_EXE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "regS_exe_destination" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "regT_exe_destination" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "RegWrite_ID" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "regS_ID_destination" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at HAZARD.VHD(109): signal "regT_ID_destination" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at HAZARD.VHD(104): inferring latch(es) for signal or variable "data_hazard_en", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_hazard_en" at HAZARD.VHD(104)
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPS:u13|Ifetch:IFE"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:u13|Ifetch:IFE|altsyncram:inst_memory"
Info (12130): Elaborated megafunction instantiation "MIPS:u13|Ifetch:IFE|altsyncram:inst_memory"
Info (12133): Instantiated megafunction "MIPS:u13|Ifetch:IFE|altsyncram:inst_memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jn3.tdf
    Info (12023): Found entity 1: altsyncram_6jn3
Info (12128): Elaborating entity "altsyncram_6jn3" for hierarchy "MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (25) in the Memory Initialization File "C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/program.hex" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "N_dff" for hierarchy "MIPS:u13|N_dff:Instruction_A"
Info (12128): Elaborating entity "dff_1bit" for hierarchy "MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:0:stage_i"
Info (12128): Elaborating entity "N_dff" for hierarchy "MIPS:u13|N_dff:PC_plus_4_A"
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPS:u13|Idecode:ID"
Warning (10542): VHDL Variable Declaration warning at IDECODE.VHD(96): used initial value expression for variable "zero" because variable was never assigned a value
Info (12128): Elaborating entity "counter" for hierarchy "MIPS:u13|Idecode:ID|counter:Counter_unit"
Info (12128): Elaborating entity "display_7_segment" for hierarchy "MIPS:u13|Idecode:ID|display_7_segment:convert_7_segment_1"
Info (12128): Elaborating entity "control" for hierarchy "MIPS:u13|control:CTL"
Warning (10492): VHDL Process Statement warning at CONTROL.VHD(63): signal "data_hazard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at CONTROL.VHD(59): inferring latch(es) for signal or variable "MemRead", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "MemRead" at CONTROL.VHD(59)
Info (12128): Elaborating entity "Execute_branch" for hierarchy "MIPS:u13|Execute_branch:EXE_brn"
Info (12128): Elaborating entity "N_dff" for hierarchy "MIPS:u13|N_dff:ALUop_control_B"
Info (12128): Elaborating entity "Execute" for hierarchy "MIPS:u13|Execute:EXE"
Warning (10492): VHDL Process Statement warning at EXECUTE.VHD(91): signal "slt_FPU_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FPU_Unit" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU"
Info (12128): Elaborating entity "MUL_FPU" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component"
Warning (10540): VHDL Signal Declaration warning at MUL_FPU.vhd(64): used explicit default value for signal "bias" because signal was never assigned a value
Info (12128): Elaborating entity "MUL" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0"
Info (12128): Elaborating entity "LeadingZeros_counter" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|LeadingZeros_counter:stage_1"
Info (12128): Elaborating entity "ADD_SUB" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2"
Info (12128): Elaborating entity "xor_gate" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|xor_gate:\stage_0:0:stage_i"
Info (12128): Elaborating entity "ADD" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1"
Info (12128): Elaborating entity "full_adder" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|ADD_SUB:stage_2|ADD:stage_1|full_adder:\Array_Of_full_adders:0:stage_i"
Info (12128): Elaborating entity "ADD_SUB_FPU" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component"
Warning (10036): Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(110): object "tmpCarry1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(111): object "tmpCarry2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(112): object "tmpCarry3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(113): object "tmpCarry4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(114): object "tmpCarry5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(115): object "tmpCarry6" assigned a value but never read
Info (12128): Elaborating entity "ADD_SUB" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0"
Info (12128): Elaborating entity "ADD" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_0|ADD:stage_1"
Info (12128): Elaborating entity "MUX_Nbits" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|MUX_Nbits:stage_1"
Info (12128): Elaborating entity "Swap" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|Swap:stage_2"
Info (12128): Elaborating entity "shift_unit" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3"
Info (12128): Elaborating entity "shift_Nbits" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|shift_unit:stage_3|shift_Nbits:shift_loop_bit0"
Info (12128): Elaborating entity "ADD_SUB" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4"
Info (12128): Elaborating entity "ADD" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_4|ADD:stage_1"
Info (12128): Elaborating entity "LeadingZeros_counter" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|LeadingZeros_counter:stage_5"
Info (12128): Elaborating entity "ADD_SUB" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7"
Info (12128): Elaborating entity "ADD" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|ADD_SUB_FPU:add_component|ADD_SUB:stage_7|ADD:stage_1"
Info (12128): Elaborating entity "FPU_selector" for hierarchy "MIPS:u13|Execute:EXE|FPU_Unit:FPU|FPU_selector:selector"
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPS:u13|dmemory:MEM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:u13|dmemory:MEM|altsyncram:data_memory"
Info (12130): Elaborated megafunction instantiation "MIPS:u13|dmemory:MEM|altsyncram:data_memory"
Info (12133): Instantiated megafunction "MIPS:u13|dmemory:MEM|altsyncram:data_memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "dmemory.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pmp3.tdf
    Info (12023): Found entity 1: altsyncram_pmp3
Info (12128): Elaborating entity "altsyncram_pmp3" for hierarchy "MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated"
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (4093) in the Memory Initialization File "C:/Users/MaorA/Desktop/204654891_318550746/QUARTUS/DE1_CAMERA/dmemory.hex" -- truncated remaining initial content value to fit RAM
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
Warning (276027): Inferred dual-clock RAM node "MIPS:u13|Idecode:ID|register_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "MIPS:u13|Idecode:ID|register_array_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MIPS:u13|Idecode:ID|register_array_rtl_2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:u13|Idecode:ID|register_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:u13|Idecode:ID|register_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:u13|Idecode:ID|register_array_rtl_2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RAW2gray:u9|Mult2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RAW2gray:u9|Div2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Histogram:u11|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RAW2gray:u9|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RAW2gray:u9|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RAW2gray:u9|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RAW2gray:u9|Div0"
Info (12130): Elaborated megafunction instantiation "MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0"
Info (12133): Instantiated megafunction "MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6rc1.tdf
    Info (12023): Found entity 1: altsyncram_6rc1
Info (12130): Elaborated megafunction instantiation "MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1"
Info (12133): Instantiated megafunction "MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf
    Info (12023): Found entity 1: altsyncram_sng1
Info (12130): Elaborated megafunction instantiation "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "MIPS:u13|Execute:EXE|FPU_Unit:FPU|MUL_FPU:mul_component|MUL:stage_0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (12130): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "RAW2gray:u9|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf
    Info (12023): Found entity 1: add_sub_2ch
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf
    Info (12023): Found entity 1: add_sub_6ch
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "RAW2gray:u9|lpm_divide:Div2"
Info (12133): Instantiated megafunction "RAW2gray:u9|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf
    Info (12023): Found entity 1: lpm_divide_0gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf
    Info (12023): Found entity 1: alt_u_div_m5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "Histogram:u11|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Histogram:u11|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_45t.tdf
    Info (12023): Found entity 1: mult_45t
Info (12130): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "RAW2gray:u9|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf
    Info (12023): Found entity 1: add_sub_5ch
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf
    Info (12023): Found entity 1: add_sub_9ch
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "RAW2gray:u9|lpm_divide:Div1"
Info (12133): Instantiated megafunction "RAW2gray:u9|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qfm.tdf
    Info (12023): Found entity 1: lpm_divide_qfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf
    Info (12023): Found entity 1: alt_u_div_a5f
Info (12130): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "RAW2gray:u9|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info (12023): Found entity 1: add_sub_4ch
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf
    Info (12023): Found entity 1: add_sub_8ch
Info (12131): Elaborated megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "RAW2gray:u9|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "RAW2gray:u9|lpm_divide:Div0"
Info (12133): Instantiated megafunction "RAW2gray:u9|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf
    Info (12023): Found entity 1: lpm_divide_pfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf
    Info (12023): Found entity 1: alt_u_div_85f
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 178 buffer(s)
    Info (13019): Ignored 178 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "SD_DAT" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[19]" is fed by VCC
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[16]~synth"
    Warning (13010): Node "GPIO_1[17]~synth"
    Warning (13010): Node "GPIO_1[19]~synth"
    Warning (13010): Node "GPIO_1[24]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 10414 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 119 bidirectional pins
    Info (21061): Implemented 9842 logic cells
    Info (21064): Implemented 260 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 9 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 361 warnings
    Info: Peak virtual memory: 466 megabytes
    Info: Processing ended: Thu Jun 21 19:00:31 2018
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:06


