<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>
time_elapsed: 0.008s
ram usage: 10608 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e fifo_rx <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>:29-30:
   | 
   |     parameter integer DWIDTH = 9,
   |                                ^ 
   = note: Casts `9` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>:29-30:
   | 
   |     parameter integer DWIDTH = 9,
   |                                ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>:16-17:
   | 
   |     input [DWIDTH-1:0] data_in,
   |                   ^            
   = note: Casts `1` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>:16-17:
   | 
   |     input [DWIDTH-1:0] data_in,
   |                   ^            

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>:17-18:
   | 
   |     output [DWIDTH-1:0] data_out,
   |                    ^             
   = note: Casts `1` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>:17-18:
   | 
   |     output [DWIDTH-1:0] data_out,
   |                    ^             

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>:29-30:
   | 
   |     parameter integer AWIDTH = 6
   |                                ^
   = note: Casts `6` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>:29-30:
   | 
   |     parameter integer AWIDTH = 6
   |                                ^

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>:21-22:
   | 
   |     output reg [AWIDTH-1:0] counter
   |                        ^           
   = note: Casts `1` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>:21-22:
   | 
   |     output reg [AWIDTH-1:0] counter
   |                        ^           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>:14-15:
   | 
   |     reg [AWIDTH-1:0] wr_ptr;
   |                 ^           
   = note: Casts `1` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>:14-15:
   | 
   |     reg [AWIDTH-1:0] wr_ptr;
   |                 ^           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>:14-15:
   | 
   |     reg [AWIDTH-1:0] rd_ptr;
   |                 ^           
   = note: Casts `1` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>:14-15:
   | 
   |     reg [AWIDTH-1:0] rd_ptr;
   |                 ^           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>:14-15:
   | 
   |     reg [AWIDTH-1:0] credit_counter;
   |                 ^                   
   = note: Casts `1` from `int` to `integer`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>:14-15:
   | 
   |     reg [AWIDTH-1:0] credit_counter;
   |                 ^                   

error: unknown module or interface `mem_data`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>:1-9:
   | 
   | mem_data mem_dta_fifo_rx(
   | ^^^^^^^^                 


</pre>
</body>