#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue May  6 21:24:59 2014
# Process ID: 27196
# Log file: /home/raghu/work/vivadoProjects/bmm/vivado.log
# Journal file: /home/raghu/work/vivadoProjects/bmm/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raghu/work/vivadoProjects/bmm/dma3.xpr
set_property board em.avnet.com:zynq:zed:d [current_project]
open_bd_design {/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd}
report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /block2_b/blk_mem_gen_inblk /block3_b/blk_mem_gen_inblk /blkA/blk_mem_gen_inblk /ctrl_axilite_intercon /block0_b/blk_mem_gen_inblk /cdma_sg_intercon /axi_interconnect_1 /block2_ab/blk_mem_gen_outblk /cdma_bram_intercon /block1_b/blk_mem_gen_inblk /block3_ab/blk_mem_gen_outblk /bmm_top_0 /block0_ab/blk_mem_gen_outblk /bmm_top_1 /bmm_top_2 /bmm_top_3 /proc_sys_reset /block2_ab/bram_ctrl_outblk /block3_ab/bram_ctrl_outblk /block0_ab/bram_ctrl_outblk /block1_ab/bram_ctrl_outblk /block2_b/bram_ctrl_in_blk /fe_top_0 /block3_b/bram_ctrl_in_blk /block1_ab/blk_mem_gen_outblk /blkA/bram_ctrl_in_blk /block0_b/bram_ctrl_in_blk /block1_b/bram_ctrl_in_blk /axi_cdma_0 /processing_system7_0 /blocka_ic /bmm_bram_ic0 /axi_interconnect_0 /axi_dwidth_converter_0 ] ]
report_ip_status -name ip_status_1 
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells blkA/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block0_b/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block0_ab/blk_mem_gen_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block1_b/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block2_b/blk_mem_gen_inblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block3_b/blk_mem_gen_inblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block1_ab/blk_mem_gen_outblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block2_b/blk_mem_gen_inblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block2_ab/blk_mem_gen_outblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
set_property range 32K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem01}]
set_property range 32K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem02}]
set_property range 32K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 32K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_outblk_Mem03}]
set_property range 32K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem04}]
set_property range 32K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem03}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem06}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem05}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem07}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem08}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem05}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem06}]
set_property range 32K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem03}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
export_hardware [get_files /home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
