

================================================================
== Vitis HLS Report for 'exp_core_32_32_66_s'
================================================================
* Date:           Tue Oct 29 15:19:10 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_val_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %x_val" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1629]   --->   Operation 25 'read' 'x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32.i32, i35 %x_val_read, i32 32, i32 34" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1660]   --->   Operation 26 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %x_val_read, i32 24, i32 31" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1662]   --->   Operation 27 'partselect' 'x_msb_ind_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_msb_ind_3 = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %x_val_read, i32 16, i32 23" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1664]   --->   Operation 28 'partselect' 'x_msb_ind_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_msb_ind_4 = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %x_val_read, i32 8, i32 15" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1666]   --->   Operation 29 'partselect' 'x_msb_ind_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_msb_ind_5 = trunc i35 %x_val_read" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1669]   --->   Operation 30 'trunc' 'x_msb_ind_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1743 = zext i8 %x_msb_ind_4" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743]   --->   Operation 31 'zext' 'zext_ln1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%f_x_msb_4_table_addr = getelementptr i32 %f_x_msb_4_table, i64 0, i64 %zext_ln1743" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743]   --->   Operation 32 'getelementptr' 'f_x_msb_4_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%f_x_msb_4 = load i8 %f_x_msb_4_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743]   --->   Operation 33 'load' 'f_x_msb_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1842 = trunc i35 %x_val_read" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1842]   --->   Operation 34 'trunc' 'trunc_ln1842' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%f_x_msb_4 = load i8 %f_x_msb_4_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743]   --->   Operation 35 'load' 'f_x_msb_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1812 = zext i8 %x_msb_ind_5" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1812]   --->   Operation 36 'zext' 'zext_ln1812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%f_x_msb_5_table_addr = getelementptr i16 %f_x_msb_5_table, i64 0, i64 %zext_ln1812" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1812]   --->   Operation 37 'getelementptr' 'f_x_msb_5_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%f_x_msb_5 = load i8 %f_x_msb_5_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1812]   --->   Operation 38 'load' 'f_x_msb_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1821 = zext i8 %x_msb_ind_5" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821]   --->   Operation 39 'zext' 'zext_ln1821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1821_1 = zext i32 %f_x_msb_4" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821]   --->   Operation 40 'zext' 'zext_ln1821_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (6.91ns)   --->   "%mul_ln1821 = mul i40 %zext_ln1821_1, i40 %zext_ln1821" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821]   --->   Operation 41 'mul' 'mul_ln1821' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%f_x_msb_5 = load i8 %f_x_msb_5_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1812]   --->   Operation 42 'load' 'f_x_msb_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%x_msb_5_lsb = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i8.i17, i8 %x_msb_ind_5, i17 0" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1816]   --->   Operation 43 'bitconcatenate' 'x_msb_5_lsb' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1818 = zext i25 %x_msb_5_lsb" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1818]   --->   Operation 44 'zext' 'zext_ln1818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1818_1 = zext i8 %x_msb_ind_4" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1818]   --->   Operation 45 'zext' 'zext_ln1818_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (6.65ns)   --->   "%mul_ln1818 = mul i33 %zext_ln1818, i33 %zext_ln1818_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1818]   --->   Operation 46 'mul' 'mul_ln1818' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (6.91ns)   --->   "%mul_ln1821 = mul i40 %zext_ln1821_1, i40 %zext_ln1821" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821]   --->   Operation 47 'mul' 'mul_ln1821' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %mul_ln1821, i32 34, i32 39" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1829]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i33.i32.i32, i33 %mul_ln1818, i32 8, i32 32" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1831]   --->   Operation 49 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1914 = zext i8 %x_msb_ind_3" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1914]   --->   Operation 50 'zext' 'zext_ln1914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_addr = getelementptr i51 %f_x_msb_3_table, i64 0, i64 %zext_ln1914" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1914]   --->   Operation 51 'getelementptr' 'f_x_msb_3_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%f_x_msb_3 = load i8 %f_x_msb_3_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1914]   --->   Operation 52 'load' 'f_x_msb_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 51> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1828 = zext i16 %f_x_msb_5" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1828]   --->   Operation 53 'zext' 'zext_ln1828' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1829 = zext i6 %trunc_ln" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1829]   --->   Operation 54 'zext' 'zext_ln1829' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.07ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m3_1 = add i17 %zext_ln1828, i17 %zext_ln1829" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1829]   --->   Operation 55 'add' 'exp_x_msb_4_5_lsb_m_1_m3_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1833 = zext i17 %exp_x_msb_4_5_lsb_m_1_m3_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1833]   --->   Operation 56 'zext' 'zext_ln1833' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.34ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m4 = add i25 %trunc_ln1, i25 %zext_ln1833" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1833]   --->   Operation 57 'add' 'exp_x_msb_4_5_lsb_m_1_m4' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1836 = zext i32 %f_x_msb_4" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1836]   --->   Operation 58 'zext' 'zext_ln1836' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1837 = zext i25 %exp_x_msb_4_5_lsb_m_1_m4" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1837]   --->   Operation 59 'zext' 'zext_ln1837' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m5_1 = add i33 %zext_ln1836, i33 %zext_ln1837" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1837]   --->   Operation 60 'add' 'exp_x_msb_4_5_lsb_m_1_m5_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%f_x_msb_3 = load i8 %f_x_msb_3_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1914]   --->   Operation 61 'load' 'f_x_msb_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 51> <Depth = 256> <ROM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i39 @_ssdm_op_PartSelect.i39.i51.i32.i32, i51 %f_x_msb_3, i32 12, i32 50" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1919]   --->   Operation 62 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i16.i2.i33, i16 %trunc_ln1842, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1845]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%exp_x_msb_3_m_1_s = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i8.i3.i39, i8 %x_msb_ind_3, i3 0, i39 %tmp_3" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1919]   --->   Operation 64 'bitconcatenate' 'exp_x_msb_3_m_1_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1921 = zext i50 %exp_x_msb_3_m_1_s" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 65 'zext' 'zext_ln1921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1921_1 = zext i51 %tmp_2" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 66 'zext' 'zext_ln1921_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [5/5] (5.66ns)   --->   "%mul_ln1921 = mul i101 %zext_ln1921_1, i101 %zext_ln1921" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 67 'mul' 'mul_ln1921' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 68 [4/5] (5.66ns)   --->   "%mul_ln1921 = mul i101 %zext_ln1921_1, i101 %zext_ln1921" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 68 'mul' 'mul_ln1921' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.66>
ST_8 : Operation 69 [3/5] (5.66ns)   --->   "%mul_ln1921 = mul i101 %zext_ln1921_1, i101 %zext_ln1921" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 69 'mul' 'mul_ln1921' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 70 [2/5] (5.66ns)   --->   "%mul_ln1921 = mul i101 %zext_ln1921_1, i101 %zext_ln1921" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 70 'mul' 'mul_ln1921' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 71 [1/5] (5.66ns)   --->   "%mul_ln1921 = mul i101 %zext_ln1921_1, i101 %zext_ln1921" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921]   --->   Operation 71 'mul' 'mul_ln1921' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i44 @_ssdm_op_PartSelect.i44.i101.i32.i32, i101 %mul_ln1921, i32 57, i32 100" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 72 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1992 = zext i8 %x_msb_ind_2" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1992]   --->   Operation 73 'zext' 'zext_ln1992' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_addr = getelementptr i64 %f_x_msb_2_table, i64 0, i64 %zext_ln1992" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1992]   --->   Operation 74 'getelementptr' 'f_x_msb_2_table_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (3.25ns)   --->   "%f_x_msb_2 = load i8 %f_x_msb_2_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1992]   --->   Operation 75 'load' 'f_x_msb_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%exp_x_msb_3_m_1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i8.i3.i51, i8 %x_msb_ind_3, i3 0, i51 %f_x_msb_3" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1917]   --->   Operation 76 'bitconcatenate' 'exp_x_msb_3_m_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1923 = zext i44 %tmp" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 77 'zext' 'zext_ln1923' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1923_1 = zext i62 %exp_x_msb_3_m_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 78 'zext' 'zext_ln1923_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i16.i2.i33.i3, i16 %trunc_ln1842, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_1, i3 0" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 79 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1923_2 = zext i54 %tmp_5" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 80 'zext' 'zext_ln1923_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1923 = add i63 %zext_ln1923_1, i63 %zext_ln1923" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 81 'add' 'add_ln1923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 82 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%exp_x_msb_3_4_5_lsb_m_1 = add i63 %add_ln1923, i63 %zext_ln1923_2" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923]   --->   Operation 82 'add' 'exp_x_msb_3_4_5_lsb_m_1' <Predicate = true> <Delay = 5.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 83 [1/2] (3.25ns)   --->   "%f_x_msb_2 = load i8 %f_x_msb_2_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1992]   --->   Operation 83 'load' 'f_x_msb_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%f_x_msb_2_h = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %f_x_msb_2, i32 58, i32 63" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1994]   --->   Operation 84 'partselect' 'f_x_msb_2_h' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1995 = zext i6 %f_x_msb_2_h" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1995]   --->   Operation 85 'zext' 'zext_ln1995' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1995_1 = zext i8 %x_msb_ind_2" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1995]   --->   Operation 86 'zext' 'zext_ln1995_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.91ns)   --->   "%exp_x_msb_2_m_1_h = add i9 %zext_ln1995_1, i9 %zext_ln1995" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1995]   --->   Operation 87 'add' 'exp_x_msb_2_m_1_h' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1998 = trunc i64 %f_x_msb_2" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1998]   --->   Operation 88 'trunc' 'trunc_ln1998' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i9.i58, i9 %exp_x_msb_2_m_1_h, i58 %trunc_ln1998" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1998]   --->   Operation 89 'bitconcatenate' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln2000 = zext i67 %exp_x_msb_2_m_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 90 'zext' 'zext_ln2000' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln2000_1 = zext i63 %exp_x_msb_3_4_5_lsb_m_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 91 'zext' 'zext_ln2000_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [5/5] (6.97ns)   --->   "%f_x_msb_2_3_4_5_lsb = mul i130 %zext_ln2000, i130 %zext_ln2000_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 92 'mul' 'f_x_msb_2_3_4_5_lsb' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 93 [4/5] (6.97ns)   --->   "%f_x_msb_2_3_4_5_lsb = mul i130 %zext_ln2000, i130 %zext_ln2000_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 93 'mul' 'f_x_msb_2_3_4_5_lsb' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 94 [3/5] (6.97ns)   --->   "%f_x_msb_2_3_4_5_lsb = mul i130 %zext_ln2000, i130 %zext_ln2000_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 94 'mul' 'f_x_msb_2_3_4_5_lsb' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 95 [2/5] (6.97ns)   --->   "%f_x_msb_2_3_4_5_lsb = mul i130 %zext_ln2000, i130 %zext_ln2000_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 95 'mul' 'f_x_msb_2_3_4_5_lsb' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1660 = zext i3 %tmp_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1660]   --->   Operation 96 'zext' 'zext_ln1660' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %zext_ln1660" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1660]   --->   Operation 97 'bitconcatenate' 'x_msb_ind_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/5] (6.97ns)   --->   "%f_x_msb_2_3_4_5_lsb = mul i130 %zext_ln2000, i130 %zext_ln2000_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000]   --->   Operation 98 'mul' 'f_x_msb_2_3_4_5_lsb' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i130.i32.i32, i130 %f_x_msb_2_3_4_5_lsb, i32 68, i32 129" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 99 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln2070 = zext i8 %x_msb_ind_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2070]   --->   Operation 100 'zext' 'zext_ln2070' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i68 %exp_x_msb_1_table, i64 0, i64 %zext_ln2070" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2070]   --->   Operation 101 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [2/2] (3.25ns)   --->   "%exp_x_msb_1 = load i8 %exp_x_msb_1_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2070]   --->   Operation 102 'load' 'exp_x_msb_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 7.21>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln2002 = zext i62 %trunc_ln2" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 103 'zext' 'zext_ln2002' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4, i9 %exp_x_msb_2_m_1_h, i58 %trunc_ln1998, i4 0" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 104 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln2002_1 = zext i71 %shl_ln" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 105 'zext' 'zext_ln2002_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln2002_2 = zext i63 %exp_x_msb_3_4_5_lsb_m_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 106 'zext' 'zext_ln2002_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (3.49ns)   --->   "%add_ln2002 = add i64 %zext_ln2002_2, i64 %zext_ln2002" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 107 'add' 'add_ln2002' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln2002_3 = zext i64 %add_ln2002" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 108 'zext' 'zext_ln2002_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (3.72ns)   --->   "%exp_x_msb_2_3_4_5_lsb_m_1 = add i72 %zext_ln2002_3, i72 %zext_ln2002_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002]   --->   Operation 109 'add' 'exp_x_msb_2_3_4_5_lsb_m_1' <Predicate = true> <Delay = 3.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/2] (3.25ns)   --->   "%exp_x_msb_1 = load i8 %exp_x_msb_1_table_addr" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2070]   --->   Operation 110 'load' 'exp_x_msb_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln2071 = zext i68 %exp_x_msb_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 111 'zext' 'zext_ln2071' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln2071_1 = zext i72 %exp_x_msb_2_3_4_5_lsb_m_1" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 112 'zext' 'zext_ln2071_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [5/5] (6.97ns)   --->   "%y_lo = mul i140 %zext_ln2071_1, i140 %zext_ln2071" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 113 'mul' 'y_lo' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 114 [4/5] (6.97ns)   --->   "%y_lo = mul i140 %zext_ln2071_1, i140 %zext_ln2071" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 114 'mul' 'y_lo' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 115 [3/5] (6.97ns)   --->   "%y_lo = mul i140 %zext_ln2071_1, i140 %zext_ln2071" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 115 'mul' 'y_lo' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 116 [2/5] (6.97ns)   --->   "%y_lo = mul i140 %zext_ln2071_1, i140 %zext_ln2071" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 116 'mul' 'y_lo' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 117 [1/5] (6.97ns)   --->   "%y_lo = mul i140 %zext_ln2071_1, i140 %zext_ln2071" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071]   --->   Operation 117 'mul' 'y_lo' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i68 @_ssdm_op_PartSelect.i68.i140.i32.i32, i140 %y_lo, i32 72, i32 139" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2072]   --->   Operation 118 'partselect' 'y_lo_s' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.15>
ST_23 : Operation 119 [1/1] (3.63ns)   --->   "%y_l = add i68 %exp_x_msb_1, i68 %y_lo_s" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2073]   --->   Operation 119 'add' 'y_l' <Predicate = true> <Delay = 3.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%y = partselect i64 @_ssdm_op_PartSelect.i64.i68.i32.i32, i68 %y_l, i32 4, i32 67" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2074]   --->   Operation 120 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1632 = zext i64 %y" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1632]   --->   Operation 121 'zext' 'zext_ln1632' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i68.i32.i32, i68 %y_l, i32 4, i32 66" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2076]   --->   Operation 122 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/1] (3.52ns)   --->   "%y_1 = add i65 %zext_ln1632, i65 2147483648" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2076]   --->   Operation 123 'add' 'y_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 124 [1/1] (3.49ns)   --->   "%add_ln1632 = add i63 %trunc_ln3, i63 2147483648" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1632]   --->   Operation 124 'add' 'add_ln1632' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i65.i32.i32, i65 %y_1, i32 63, i32 64" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2081]   --->   Operation 125 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %add_ln1632, i32 32, i32 62" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2095]   --->   Operation 126 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln973 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:973]   --->   Operation 127 'specpipeline' 'specpipeline_ln973' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (1.56ns)   --->   "%overf = icmp_ne  i2 %tmp_4, i2 0" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2081]   --->   Operation 128 'icmp' 'overf' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.73ns)   --->   "%r = select i1 %overf, i31 2147483647, i31 %tmp_8" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2084]   --->   Operation 129 'select' 'r' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln2098 = ret i31 %r" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2098]   --->   Operation 130 'ret' 'ret_ln2098' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	wire read operation ('x_val_read', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1629) on port 'x_val' (/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1629) [8]  (0.000 ns)
	'getelementptr' operation ('f_x_msb_4_table_addr', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743) [17]  (0.000 ns)
	'load' operation ('f_x_msb_4', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743) on array 'f_x_msb_4_table' [18]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('f_x_msb_4', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1743) on array 'f_x_msb_4_table' [18]  (3.254 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln1821', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821) [28]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln1821', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821) [28]  (6.912 ns)

 <State 5>: 6.973ns
The critical path consists of the following:
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m3', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1829) [32]  (2.077 ns)
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m4', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1833) [35]  (2.344 ns)
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m5', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1837) [38]  (2.552 ns)

 <State 6>: 5.663ns
The critical path consists of the following:
	'mul' operation ('mul_ln1921', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921) [49]  (5.663 ns)

 <State 7>: 5.663ns
The critical path consists of the following:
	'mul' operation ('mul_ln1921', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921) [49]  (5.663 ns)

 <State 8>: 5.663ns
The critical path consists of the following:
	'mul' operation ('mul_ln1921', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921) [49]  (5.663 ns)

 <State 9>: 5.663ns
The critical path consists of the following:
	'mul' operation ('mul_ln1921', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921) [49]  (5.663 ns)

 <State 10>: 5.663ns
The critical path consists of the following:
	'mul' operation ('mul_ln1921', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921) [49]  (5.663 ns)

 <State 11>: 5.282ns
The critical path consists of the following:
	'add' operation ('add_ln1923', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923) [55]  (0.000 ns)
	'add' operation ('exp_x_msb_3_4_5_lsb_m_1', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1923) [56]  (5.282 ns)

 <State 12>: 6.978ns
The critical path consists of the following:
	'mul' operation ('f_x_msb_2_3_4_5_lsb', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000) [68]  (6.978 ns)

 <State 13>: 6.978ns
The critical path consists of the following:
	'mul' operation ('f_x_msb_2_3_4_5_lsb', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000) [68]  (6.978 ns)

 <State 14>: 6.978ns
The critical path consists of the following:
	'mul' operation ('f_x_msb_2_3_4_5_lsb', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000) [68]  (6.978 ns)

 <State 15>: 6.978ns
The critical path consists of the following:
	'mul' operation ('f_x_msb_2_3_4_5_lsb', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000) [68]  (6.978 ns)

 <State 16>: 6.978ns
The critical path consists of the following:
	'mul' operation ('f_x_msb_2_3_4_5_lsb', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000) [68]  (6.978 ns)

 <State 17>: 7.215ns
The critical path consists of the following:
	'add' operation ('add_ln2002', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002) [74]  (3.494 ns)
	'add' operation ('exp_x_msb_2_3_4_5_lsb_m_1', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002) [76]  (3.721 ns)

 <State 18>: 6.978ns
The critical path consists of the following:
	'mul' operation ('y_lo', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071) [82]  (6.978 ns)

 <State 19>: 6.978ns
The critical path consists of the following:
	'mul' operation ('y_lo', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071) [82]  (6.978 ns)

 <State 20>: 6.978ns
The critical path consists of the following:
	'mul' operation ('y_lo', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071) [82]  (6.978 ns)

 <State 21>: 6.978ns
The critical path consists of the following:
	'mul' operation ('y_lo', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071) [82]  (6.978 ns)

 <State 22>: 6.978ns
The critical path consists of the following:
	'mul' operation ('y_lo', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071) [82]  (6.978 ns)

 <State 23>: 7.155ns
The critical path consists of the following:
	'add' operation ('y_l', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2073) [84]  (3.635 ns)
	'add' operation ('y', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2076) [88]  (3.520 ns)

 <State 24>: 2.298ns
The critical path consists of the following:
	'icmp' operation ('overf', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2081) [91]  (1.565 ns)
	'select' operation ('r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2084) [93]  (0.733 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
