-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity trigger is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 13;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    phase4x_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    phase4x_in_TVALID : IN STD_LOGIC;
    phase4x_in_TREADY : OUT STD_LOGIC;
    phase4x_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    phase4x_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    phase4x_in_TUSER : IN STD_LOGIC_VECTOR (8 downto 0);
    phase4x_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    iq8x_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    iq8x_in_TVALID : IN STD_LOGIC;
    iq8x_in_TREADY : OUT STD_LOGIC;
    iq8x_in_TKEEP : IN STD_LOGIC_VECTOR (31 downto 0);
    iq8x_in_TSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
    iq8x_in_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    iq8x_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    postage_stream_TDATA : OUT STD_LOGIC_VECTOR (191 downto 0);
    postage_stream_TVALID : OUT STD_LOGIC;
    postage_stream_TREADY : IN STD_LOGIC;
    postage_stream_TKEEP : OUT STD_LOGIC_VECTOR (23 downto 0);
    postage_stream_TSTRB : OUT STD_LOGIC_VECTOR (23 downto 0);
    postage_stream_TUSER : OUT STD_LOGIC_VECTOR (12 downto 0);
    postage_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    timestamp_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    timestamp_TVALID : IN STD_LOGIC;
    timestamp_TREADY : OUT STD_LOGIC;
    photons_lane_0_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_0_TVALID : OUT STD_LOGIC;
    photons_lane_0_TREADY : IN STD_LOGIC;
    photons_lane_1_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_1_TVALID : OUT STD_LOGIC;
    photons_lane_1_TREADY : IN STD_LOGIC;
    photons_lane_2_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_2_TVALID : OUT STD_LOGIC;
    photons_lane_2_TREADY : IN STD_LOGIC;
    photons_lane_3_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_3_TVALID : OUT STD_LOGIC;
    photons_lane_3_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of trigger is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1662,HLS_SYN_LUT=1271,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal threshoffs_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal threshoffs_ce0 : STD_LOGIC;
    signal threshoffs_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal desync : STD_LOGIC;
    signal desync_ap_vld : STD_LOGIC;
    signal iq_buffer_empty : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal iq4x_buffer_data_V : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal iq4x_buffer_user_V : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal since_cache_since_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce0 : STD_LOGIC;
    signal since_data_we0 : STD_LOGIC;
    signal since_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal since_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce1 : STD_LOGIC;
    signal since_data_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal photon_cache_lane_time_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce0 : STD_LOGIC;
    signal photon_data_we0 : STD_LOGIC;
    signal photon_data_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal photon_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce1 : STD_LOGIC;
    signal photon_data_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal iq_buffer_empty_load_load_fu_435_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal or_ln114_reg_1755 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_1_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_reg_1793 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_3_reg_1812 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_ln114_reg_1755_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_1_reg_1774_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_reg_1793_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_3_reg_1812_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_postage_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_0_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_1_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_2_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_3_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal phase4x_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal iq8x_in_TDATA_blk_n : STD_LOGIC;
    signal postage_stream_TDATA_blk_n : STD_LOGIC;
    signal timestamp_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_0_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_1_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_2_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_3_TDATA_blk_n : STD_LOGIC;
    signal iq4x_data_V_2_reg_404 : STD_LOGIC_VECTOR (127 downto 0);
    signal iq4x_data_V_2_reg_404_pp0_iter2_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal iq4x_data_V_2_reg_404_pp0_iter3_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_1_reg_1427 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_1427_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_1427_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_1427_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_user_V_1_reg_1436 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1436_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1436_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1436_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_last_V_reg_1445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1445_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1445_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1445_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iq4x_data_V_fu_455_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal iq4x_user_V_fu_465_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_507_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1473 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1473_pp0_iter1_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1473_pp0_iter2_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1473_pp0_iter3_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal icmp_ln1069_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1069_reg_1496 : STD_LOGIC_VECTOR (0 downto 0);
    signal sinces_since_fu_523_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1501 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1501_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1509 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1509_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1517 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1517_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1525 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1525_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_fu_557_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_reg_1533 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_reg_1533_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_reg_1539 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_reg_1539_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_1_reg_1546 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_1_reg_1546_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_1_reg_1552 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_1_reg_1552_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_2_reg_1559 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_2_reg_1559_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_2_reg_1565 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_2_reg_1565_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_3_reg_1572 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_3_reg_1572_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_3_reg_1578 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_3_reg_1578_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal hoffs_reg_1585 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_reg_1585_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1591 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1591_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1597 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1597_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1603 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1603_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_fu_671_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_reg_1609 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_1614 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_1619 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_1624 : STD_LOGIC_VECTOR (7 downto 0);
    signal last_group_fu_705_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_group_reg_1629 : STD_LOGIC_VECTOR (8 downto 0);
    signal phase_fu_710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1634 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_1645 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_reg_1651 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_fu_736_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_reg_1657 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase_1_fu_741_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_1_reg_1663 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_1_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_1_reg_1669 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_1674 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_reg_1680 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_1_fu_773_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_1_reg_1686 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase_2_fu_778_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_2_reg_1692 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_2_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_2_reg_1698 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_2_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_2_reg_1703 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_reg_1709 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_2_fu_810_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_2_reg_1715 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase_3_fu_815_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_3_reg_1721 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_3_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_3_reg_1727 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_3_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_3_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_reg_1738 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_3_fu_847_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_3_reg_1744 : STD_LOGIC_VECTOR (7 downto 0);
    signal trig_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_reg_1750 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_4_fu_954_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_4_reg_1759 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_13_fu_1003_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_13_reg_1764 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_1_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_1_reg_1769 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_1_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_6_fu_1025_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_6_reg_1778 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_15_fu_1074_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_15_reg_1783 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_2_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_2_reg_1788 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_8_fu_1096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_8_reg_1797 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_17_fu_1145_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_17_reg_1802 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_3_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_3_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_3_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_10_fu_1167_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_10_reg_1816 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_19_fu_1216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_19_reg_1821 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_phi_mux_storemerge_phi_fu_396_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_iq4x_data_V_2_reg_404 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_iq4x_user_V_2_reg_414 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln587_1_fu_511_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_852_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_1_fu_473_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal or_ln232_fu_489_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sinces_since_5_fu_975_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_7_fu_1046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_9_fu_1117_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_11_fu_1188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_5_fu_989_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_7_fu_1060_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_9_fu_1131_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_11_fu_1202_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_1_fu_750_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_2_fu_787_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_3_fu_824_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_fu_964_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln107_2_fu_982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_12_fu_959_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln107_4_fu_996_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_1_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_1_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_6_fu_1035_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln107_8_fu_1053_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_14_fu_1030_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln107_10_fu_1067_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_2_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_2_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_12_fu_1106_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln107_14_fu_1124_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_16_fu_1101_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln107_16_fu_1138_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_3_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_3_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_18_fu_1177_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln107_20_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_18_fu_1172_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln107_22_fu_1209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln232_fu_1302_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_time_V_fu_1305_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_2_fu_1310_p5 : STD_LOGIC_VECTOR (62 downto 0);
    signal photon_out_id_V_fu_1295_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln232_1_fu_1331_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_id_V_1_fu_1325_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_time_V_1_fu_1334_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_5_fu_1339_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln232_2_fu_1359_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_id_V_2_fu_1353_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_time_V_2_fu_1362_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_8_fu_1367_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln232_3_fu_1387_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_id_V_3_fu_1381_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_time_V_3_fu_1390_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_s_fu_1395_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_phase4x_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal phase4x_in_TVALID_int_regslice : STD_LOGIC;
    signal phase4x_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_phase4x_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_phase4x_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_phase4x_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TUSER_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_phase4x_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_phase4x_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq8x_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal iq8x_in_TDATA_int_regslice : STD_LOGIC_VECTOR (255 downto 0);
    signal iq8x_in_TVALID_int_regslice : STD_LOGIC;
    signal iq8x_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_iq8x_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq8x_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal iq8x_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal regslice_both_iq8x_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq8x_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq8x_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal iq8x_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal regslice_both_iq8x_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq8x_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq8x_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal iq8x_in_TUSER_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_iq8x_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq8x_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq8x_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal iq8x_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_iq8x_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq8x_in_V_last_V_U_ack_in : STD_LOGIC;
    signal postage_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (191 downto 0);
    signal postage_stream_TVALID_int_regslice : STD_LOGIC;
    signal postage_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_postage_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_postage_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_postage_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal postage_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (12 downto 0);
    signal regslice_both_postage_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_postage_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_timestamp_U_apdone_blk : STD_LOGIC;
    signal timestamp_TDATA_int_regslice : STD_LOGIC_VECTOR (39 downto 0);
    signal timestamp_TVALID_int_regslice : STD_LOGIC;
    signal timestamp_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_timestamp_U_ack_in : STD_LOGIC;
    signal photons_lane_0_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_0_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_0_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_0_U_vld_out : STD_LOGIC;
    signal photons_lane_1_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_1_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_1_U_vld_out : STD_LOGIC;
    signal photons_lane_2_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_2_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_2_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_2_U_vld_out : STD_LOGIC;
    signal photons_lane_3_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_3_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_3_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_3_U_vld_out : STD_LOGIC;
    signal ap_condition_483 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component trigger_since_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component trigger_photon_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (95 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component trigger_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        desync : IN STD_LOGIC;
        desync_ap_vld : IN STD_LOGIC;
        threshoffs_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        threshoffs_ce0 : IN STD_LOGIC;
        threshoffs_q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component trigger_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    since_data_U : component trigger_since_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => since_data_address0,
        ce0 => since_data_ce0,
        we0 => since_data_we0,
        d0 => since_data_d0,
        address1 => since_data_address1,
        ce1 => since_data_ce1,
        q1 => since_data_q1);

    photon_data_U : component trigger_photon_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 96,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => photon_data_address0,
        ce0 => photon_data_ce0,
        we0 => photon_data_we0,
        d0 => photon_data_d0,
        address1 => photon_data_address1,
        ce1 => photon_data_ce1,
        q1 => photon_data_q1);

    control_s_axi_U : component trigger_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        desync => desync,
        desync_ap_vld => desync_ap_vld,
        threshoffs_address0 => threshoffs_address0,
        threshoffs_ce0 => threshoffs_ce0,
        threshoffs_q0 => threshoffs_q0);

    regslice_both_phase4x_in_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TDATA,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_data_V_U_ack_in,
        data_out => phase4x_in_TDATA_int_regslice,
        vld_out => phase4x_in_TVALID_int_regslice,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_data_V_U_apdone_blk);

    regslice_both_phase4x_in_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TKEEP,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_keep_V_U_ack_in,
        data_out => phase4x_in_TKEEP_int_regslice,
        vld_out => regslice_both_phase4x_in_V_keep_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_keep_V_U_apdone_blk);

    regslice_both_phase4x_in_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TSTRB,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_strb_V_U_ack_in,
        data_out => phase4x_in_TSTRB_int_regslice,
        vld_out => regslice_both_phase4x_in_V_strb_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_strb_V_U_apdone_blk);

    regslice_both_phase4x_in_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TUSER,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_user_V_U_ack_in,
        data_out => phase4x_in_TUSER_int_regslice,
        vld_out => regslice_both_phase4x_in_V_user_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_user_V_U_apdone_blk);

    regslice_both_phase4x_in_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TLAST,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_last_V_U_ack_in,
        data_out => phase4x_in_TLAST_int_regslice,
        vld_out => regslice_both_phase4x_in_V_last_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_last_V_U_apdone_blk);

    regslice_both_iq8x_in_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq8x_in_TDATA,
        vld_in => iq8x_in_TVALID,
        ack_in => regslice_both_iq8x_in_V_data_V_U_ack_in,
        data_out => iq8x_in_TDATA_int_regslice,
        vld_out => iq8x_in_TVALID_int_regslice,
        ack_out => iq8x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq8x_in_V_data_V_U_apdone_blk);

    regslice_both_iq8x_in_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq8x_in_TKEEP,
        vld_in => iq8x_in_TVALID,
        ack_in => regslice_both_iq8x_in_V_keep_V_U_ack_in,
        data_out => iq8x_in_TKEEP_int_regslice,
        vld_out => regslice_both_iq8x_in_V_keep_V_U_vld_out,
        ack_out => iq8x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq8x_in_V_keep_V_U_apdone_blk);

    regslice_both_iq8x_in_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq8x_in_TSTRB,
        vld_in => iq8x_in_TVALID,
        ack_in => regslice_both_iq8x_in_V_strb_V_U_ack_in,
        data_out => iq8x_in_TSTRB_int_regslice,
        vld_out => regslice_both_iq8x_in_V_strb_V_U_vld_out,
        ack_out => iq8x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq8x_in_V_strb_V_U_apdone_blk);

    regslice_both_iq8x_in_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq8x_in_TUSER,
        vld_in => iq8x_in_TVALID,
        ack_in => regslice_both_iq8x_in_V_user_V_U_ack_in,
        data_out => iq8x_in_TUSER_int_regslice,
        vld_out => regslice_both_iq8x_in_V_user_V_U_vld_out,
        ack_out => iq8x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq8x_in_V_user_V_U_apdone_blk);

    regslice_both_iq8x_in_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq8x_in_TLAST,
        vld_in => iq8x_in_TVALID,
        ack_in => regslice_both_iq8x_in_V_last_V_U_ack_in,
        data_out => iq8x_in_TLAST_int_regslice,
        vld_out => regslice_both_iq8x_in_V_last_V_U_vld_out,
        ack_out => iq8x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq8x_in_V_last_V_U_apdone_blk);

    regslice_both_postage_stream_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 192)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => postage_stream_TDATA_int_regslice,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => postage_stream_TREADY_int_regslice,
        data_out => postage_stream_TDATA,
        vld_out => regslice_both_postage_stream_V_data_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_data_V_U_apdone_blk);

    regslice_both_postage_stream_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv24_0,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_keep_V_U_ack_in_dummy,
        data_out => postage_stream_TKEEP,
        vld_out => regslice_both_postage_stream_V_keep_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_keep_V_U_apdone_blk);

    regslice_both_postage_stream_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv24_0,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_strb_V_U_ack_in_dummy,
        data_out => postage_stream_TSTRB,
        vld_out => regslice_both_postage_stream_V_strb_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_strb_V_U_apdone_blk);

    regslice_both_postage_stream_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 13)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => postage_stream_TUSER_int_regslice,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_user_V_U_ack_in_dummy,
        data_out => postage_stream_TUSER,
        vld_out => regslice_both_postage_stream_V_user_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_user_V_U_apdone_blk);

    regslice_both_postage_stream_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_1445_pp0_iter3_reg,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_last_V_U_ack_in_dummy,
        data_out => postage_stream_TLAST,
        vld_out => regslice_both_postage_stream_V_last_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_last_V_U_apdone_blk);

    regslice_both_timestamp_U : component trigger_regslice_both
    generic map (
        DataWidth => 40)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => timestamp_TDATA,
        vld_in => timestamp_TVALID,
        ack_in => regslice_both_timestamp_U_ack_in,
        data_out => timestamp_TDATA_int_regslice,
        vld_out => timestamp_TVALID_int_regslice,
        ack_out => timestamp_TREADY_int_regslice,
        apdone_blk => regslice_both_timestamp_U_apdone_blk);

    regslice_both_photons_lane_0_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_0_TDATA_int_regslice,
        vld_in => photons_lane_0_TVALID_int_regslice,
        ack_in => photons_lane_0_TREADY_int_regslice,
        data_out => photons_lane_0_TDATA,
        vld_out => regslice_both_photons_lane_0_U_vld_out,
        ack_out => photons_lane_0_TREADY,
        apdone_blk => regslice_both_photons_lane_0_U_apdone_blk);

    regslice_both_photons_lane_1_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_1_TDATA_int_regslice,
        vld_in => photons_lane_1_TVALID_int_regslice,
        ack_in => photons_lane_1_TREADY_int_regslice,
        data_out => photons_lane_1_TDATA,
        vld_out => regslice_both_photons_lane_1_U_vld_out,
        ack_out => photons_lane_1_TREADY,
        apdone_blk => regslice_both_photons_lane_1_U_apdone_blk);

    regslice_both_photons_lane_2_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_2_TDATA_int_regslice,
        vld_in => photons_lane_2_TVALID_int_regslice,
        ack_in => photons_lane_2_TREADY_int_regslice,
        data_out => photons_lane_2_TDATA,
        vld_out => regslice_both_photons_lane_2_U_vld_out,
        ack_out => photons_lane_2_TREADY,
        apdone_blk => regslice_both_photons_lane_2_U_apdone_blk);

    regslice_both_photons_lane_3_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_3_TDATA_int_regslice,
        vld_in => photons_lane_3_TVALID_int_regslice,
        ack_in => photons_lane_3_TREADY_int_regslice,
        data_out => photons_lane_3_TDATA,
        vld_out => regslice_both_photons_lane_3_U_vld_out,
        ack_out => photons_lane_3_TREADY,
        apdone_blk => regslice_both_photons_lane_3_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_483)) then
                if ((iq_buffer_empty = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 <= iq4x_data_V_fu_455_p4;
                elsif ((iq_buffer_empty_load_load_fu_435_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 <= iq4x_buffer_data_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 <= ap_phi_reg_pp0_iter0_iq4x_data_V_2_reg_404;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_483)) then
                if ((iq_buffer_empty = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 <= iq4x_user_V_fu_465_p3;
                elsif ((iq_buffer_empty_load_load_fu_435_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 <= iq4x_buffer_user_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 <= ap_phi_reg_pp0_iter0_iq4x_user_V_2_reg_414;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hoffs_1_reg_1591 <= threshoffs_q0(31 downto 24);
                hoffs_2_reg_1597 <= threshoffs_q0(47 downto 40);
                hoffs_3_reg_1603 <= threshoffs_q0(63 downto 56);
                hoffs_reg_1585 <= threshoffs_q0(15 downto 8);
                icmp_ln1069_reg_1496 <= icmp_ln1069_fu_518_p2;
                photons_lane_phase_1_reg_1552 <= photon_data_q1(47 downto 32);
                photons_lane_phase_2_reg_1565 <= photon_data_q1(71 downto 56);
                photons_lane_phase_3_reg_1578 <= photon_data_q1(95 downto 80);
                photons_lane_phase_reg_1539 <= photon_data_q1(23 downto 8);
                photons_lane_time_1_reg_1546 <= photon_data_q1(31 downto 24);
                photons_lane_time_2_reg_1559 <= photon_data_q1(55 downto 48);
                photons_lane_time_3_reg_1572 <= photon_data_q1(79 downto 72);
                photons_lane_time_reg_1533 <= photons_lane_time_fu_557_p1;
                sinces_since_1_reg_1509 <= since_data_q1(15 downto 8);
                sinces_since_2_reg_1517 <= since_data_q1(23 downto 16);
                sinces_since_3_reg_1525 <= since_data_q1(31 downto 24);
                sinces_since_reg_1501 <= sinces_since_fu_523_p1;
                tmp_1_reg_1614 <= threshoffs_q0(23 downto 16);
                tmp_3_reg_1619 <= threshoffs_q0(39 downto 32);
                tmp_4_reg_1624 <= threshoffs_q0(55 downto 48);
                tmp_data_V_1_reg_1427 <= phase4x_in_TDATA_int_regslice;
                tmp_data_V_1_reg_1427_pp0_iter1_reg <= tmp_data_V_1_reg_1427;
                tmp_last_V_reg_1445 <= phase4x_in_TLAST_int_regslice;
                tmp_last_V_reg_1445_pp0_iter1_reg <= tmp_last_V_reg_1445;
                tmp_reg_1473 <= tmp_fu_507_p1;
                tmp_reg_1473_pp0_iter1_reg <= tmp_reg_1473;
                tmp_user_V_1_reg_1436 <= phase4x_in_TUSER_int_regslice;
                tmp_user_V_1_reg_1436_pp0_iter1_reg <= tmp_user_V_1_reg_1436;
                trunc_ln884_reg_1609 <= trunc_ln884_fu_671_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                hoffs_1_reg_1591_pp0_iter2_reg <= hoffs_1_reg_1591;
                hoffs_2_reg_1597_pp0_iter2_reg <= hoffs_2_reg_1597;
                hoffs_3_reg_1603_pp0_iter2_reg <= hoffs_3_reg_1603;
                hoffs_reg_1585_pp0_iter2_reg <= hoffs_reg_1585;
                icmp_ln107_1_reg_1674 <= icmp_ln107_1_fu_763_p2;
                icmp_ln107_2_reg_1703 <= icmp_ln107_2_fu_800_p2;
                icmp_ln107_3_reg_1732 <= icmp_ln107_3_fu_837_p2;
                icmp_ln107_reg_1645 <= icmp_ln107_fu_726_p2;
                icmp_ln1696_1_reg_1669 <= icmp_ln1696_1_fu_757_p2;
                icmp_ln1696_2_reg_1698 <= icmp_ln1696_2_fu_794_p2;
                icmp_ln1696_3_reg_1727 <= icmp_ln1696_3_fu_831_p2;
                icmp_ln1696_reg_1640 <= icmp_ln1696_fu_720_p2;
                iq4x_data_V_2_reg_404_pp0_iter2_reg <= iq4x_data_V_2_reg_404;
                iq4x_data_V_2_reg_404_pp0_iter3_reg <= iq4x_data_V_2_reg_404_pp0_iter2_reg;
                last_group_reg_1629 <= last_group_fu_705_p2;
                new_since_1_reg_1686 <= new_since_1_fu_773_p2;
                new_since_2_reg_1715 <= new_since_2_fu_810_p2;
                new_since_3_reg_1744 <= new_since_3_fu_847_p2;
                new_since_reg_1657 <= new_since_fu_736_p2;
                or_ln114_1_reg_1774 <= or_ln114_1_fu_1019_p2;
                or_ln114_1_reg_1774_pp0_iter4_reg <= or_ln114_1_reg_1774;
                or_ln114_2_reg_1793 <= or_ln114_2_fu_1090_p2;
                or_ln114_2_reg_1793_pp0_iter4_reg <= or_ln114_2_reg_1793;
                or_ln114_3_reg_1812 <= or_ln114_3_fu_1161_p2;
                or_ln114_3_reg_1812_pp0_iter4_reg <= or_ln114_3_reg_1812;
                or_ln114_reg_1755 <= or_ln114_fu_948_p2;
                or_ln114_reg_1755_pp0_iter4_reg <= or_ln114_reg_1755;
                phase_1_reg_1663 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(31 downto 16);
                phase_2_reg_1692 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(47 downto 32);
                phase_3_reg_1721 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(63 downto 48);
                phase_reg_1634 <= phase_fu_710_p1;
                photons_lane_phase_13_reg_1764 <= photons_lane_phase_13_fu_1003_p3;
                photons_lane_phase_15_reg_1783 <= photons_lane_phase_15_fu_1074_p3;
                photons_lane_phase_17_reg_1802 <= photons_lane_phase_17_fu_1145_p3;
                photons_lane_phase_19_reg_1821 <= photons_lane_phase_19_fu_1216_p3;
                photons_lane_phase_1_reg_1552_pp0_iter2_reg <= photons_lane_phase_1_reg_1552;
                photons_lane_phase_2_reg_1565_pp0_iter2_reg <= photons_lane_phase_2_reg_1565;
                photons_lane_phase_3_reg_1578_pp0_iter2_reg <= photons_lane_phase_3_reg_1578;
                photons_lane_phase_reg_1539_pp0_iter2_reg <= photons_lane_phase_reg_1539;
                photons_lane_time_10_reg_1816 <= photons_lane_time_10_fu_1167_p3;
                photons_lane_time_1_reg_1546_pp0_iter2_reg <= photons_lane_time_1_reg_1546;
                photons_lane_time_2_reg_1559_pp0_iter2_reg <= photons_lane_time_2_reg_1559;
                photons_lane_time_3_reg_1572_pp0_iter2_reg <= photons_lane_time_3_reg_1572;
                photons_lane_time_4_reg_1759 <= photons_lane_time_4_fu_954_p3;
                photons_lane_time_6_reg_1778 <= photons_lane_time_6_fu_1025_p3;
                photons_lane_time_8_reg_1797 <= photons_lane_time_8_fu_1096_p3;
                photons_lane_time_reg_1533_pp0_iter2_reg <= photons_lane_time_reg_1533;
                sinces_since_1_reg_1509_pp0_iter2_reg <= sinces_since_1_reg_1509;
                sinces_since_2_reg_1517_pp0_iter2_reg <= sinces_since_2_reg_1517;
                sinces_since_3_reg_1525_pp0_iter2_reg <= sinces_since_3_reg_1525;
                sinces_since_reg_1501_pp0_iter2_reg <= sinces_since_reg_1501;
                tmp_data_V_1_reg_1427_pp0_iter2_reg <= tmp_data_V_1_reg_1427_pp0_iter1_reg;
                tmp_data_V_1_reg_1427_pp0_iter3_reg <= tmp_data_V_1_reg_1427_pp0_iter2_reg;
                tmp_last_V_reg_1445_pp0_iter2_reg <= tmp_last_V_reg_1445_pp0_iter1_reg;
                tmp_last_V_reg_1445_pp0_iter3_reg <= tmp_last_V_reg_1445_pp0_iter2_reg;
                tmp_reg_1473_pp0_iter2_reg <= tmp_reg_1473_pp0_iter1_reg;
                tmp_reg_1473_pp0_iter3_reg <= tmp_reg_1473_pp0_iter2_reg;
                tmp_user_V_1_reg_1436_pp0_iter2_reg <= tmp_user_V_1_reg_1436_pp0_iter1_reg;
                tmp_user_V_1_reg_1436_pp0_iter3_reg <= tmp_user_V_1_reg_1436_pp0_iter2_reg;
                trig_1_reg_1769 <= trig_1_fu_1010_p2;
                trig_2_reg_1788 <= trig_2_fu_1081_p2;
                trig_3_reg_1807 <= trig_3_fu_1152_p2;
                trig_reg_1750 <= trig_fu_939_p2;
                update_photon_1_reg_1680 <= update_photon_1_fu_768_p2;
                update_photon_2_reg_1709 <= update_photon_2_fu_805_p2;
                update_photon_3_reg_1738 <= update_photon_3_fu_842_p2;
                update_photon_reg_1651 <= update_photon_fu_731_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (iq_buffer_empty = ap_const_lv1_1))) then
                iq4x_buffer_data_V <= p_Result_1_fu_473_p4;
                iq4x_buffer_user_V <= or_ln232_fu_489_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                iq4x_data_V_2_reg_404 <= ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then
                iq_buffer_empty <= ap_phi_mux_storemerge_phi_fu_396_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                photon_cache_lane_phase <= photons_lane_phase_15_fu_1074_p3;
                photon_cache_lane_phase_1 <= photons_lane_phase_13_fu_1003_p3;
                photon_cache_lane_phase_2 <= photons_lane_phase_19_fu_1216_p3;
                photon_cache_lane_phase_3 <= photons_lane_phase_17_fu_1145_p3;
                photon_cache_lane_time <= photons_lane_time_11_fu_1202_p3;
                photon_cache_lane_time_1 <= photons_lane_time_9_fu_1131_p3;
                photon_cache_lane_time_2 <= photons_lane_time_7_fu_1060_p3;
                photon_cache_lane_time_3 <= photons_lane_time_5_fu_989_p3;
                since_cache_since <= sinces_since_11_fu_1188_p3;
                since_cache_since_1 <= sinces_since_9_fu_1117_p3;
                since_cache_since_2 <= sinces_since_7_fu_1046_p3;
                since_cache_since_3 <= sinces_since_5_fu_975_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(iq_buffer_empty, or_ln114_reg_1755, or_ln114_1_reg_1774, or_ln114_2_reg_1793, or_ln114_3_reg_1812, ap_enable_reg_pp0_iter4, or_ln114_reg_1755_pp0_iter4_reg, or_ln114_1_reg_1774_pp0_iter4_reg, or_ln114_2_reg_1793_pp0_iter4_reg, or_ln114_3_reg_1812_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, ap_enable_reg_pp0_iter5, phase4x_in_TVALID_int_regslice, iq8x_in_TVALID_int_regslice, postage_stream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1812_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1793_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1774_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1755_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((photons_lane_3_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_3_reg_1812 = ap_const_lv1_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_2_reg_1793 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_1_reg_1774 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1755 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0) or ((iq8x_in_TVALID_int_regslice = ap_const_logic_0) and (iq_buffer_empty = ap_const_lv1_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(iq_buffer_empty, or_ln114_reg_1755, or_ln114_1_reg_1774, or_ln114_2_reg_1793, or_ln114_3_reg_1812, ap_block_state5_io, ap_enable_reg_pp0_iter4, or_ln114_reg_1755_pp0_iter4_reg, or_ln114_1_reg_1774_pp0_iter4_reg, or_ln114_2_reg_1793_pp0_iter4_reg, or_ln114_3_reg_1812_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, ap_block_state6_io, ap_enable_reg_pp0_iter5, phase4x_in_TVALID_int_regslice, iq8x_in_TVALID_int_regslice, postage_stream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1812_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1793_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1774_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1755_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((photons_lane_3_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_3_reg_1812 = ap_const_lv1_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_2_reg_1793 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_1_reg_1774 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1755 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0) or ((iq8x_in_TVALID_int_regslice = ap_const_logic_0) and (iq_buffer_empty = ap_const_lv1_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(iq_buffer_empty, or_ln114_reg_1755, or_ln114_1_reg_1774, or_ln114_2_reg_1793, or_ln114_3_reg_1812, ap_block_state5_io, ap_enable_reg_pp0_iter4, or_ln114_reg_1755_pp0_iter4_reg, or_ln114_1_reg_1774_pp0_iter4_reg, or_ln114_2_reg_1793_pp0_iter4_reg, or_ln114_3_reg_1812_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, ap_block_state6_io, ap_enable_reg_pp0_iter5, phase4x_in_TVALID_int_regslice, iq8x_in_TVALID_int_regslice, postage_stream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1812_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1793_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1774_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1755_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((photons_lane_3_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_3_reg_1812 = ap_const_lv1_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_2_reg_1793 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_1_reg_1774 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1755 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0) or ((iq8x_in_TVALID_int_regslice = ap_const_logic_0) and (iq_buffer_empty = ap_const_lv1_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(iq_buffer_empty, phase4x_in_TVALID_int_regslice, iq8x_in_TVALID_int_regslice, timestamp_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0) or ((iq8x_in_TVALID_int_regslice = ap_const_logic_0) and (iq_buffer_empty = ap_const_lv1_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(or_ln114_reg_1755, or_ln114_1_reg_1774, or_ln114_2_reg_1793, or_ln114_3_reg_1812, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state5_io <= ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((photons_lane_3_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_3_reg_1812 = ap_const_lv1_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_2_reg_1793 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_1_reg_1774 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1755 = ap_const_lv1_0)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(or_ln114_reg_1755, or_ln114_1_reg_1774, or_ln114_2_reg_1793, or_ln114_3_reg_1812, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((photons_lane_3_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_3_reg_1812 = ap_const_lv1_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_2_reg_1793 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_1_reg_1774 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1755 = ap_const_lv1_0)));
    end process;


    ap_block_state6_io_assign_proc : process(or_ln114_reg_1755_pp0_iter4_reg, or_ln114_1_reg_1774_pp0_iter4_reg, or_ln114_2_reg_1793_pp0_iter4_reg, or_ln114_3_reg_1812_pp0_iter4_reg, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state6_io <= ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1812_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1793_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1774_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1755_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(or_ln114_reg_1755_pp0_iter4_reg, or_ln114_1_reg_1774_pp0_iter4_reg, or_ln114_2_reg_1793_pp0_iter4_reg, or_ln114_3_reg_1812_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1812_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1793_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1774_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1755_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_condition_483_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
                ap_condition_483 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_396_p4_assign_proc : process(iq_buffer_empty, iq_buffer_empty_load_load_fu_435_p1, ap_phi_reg_pp0_iter0_storemerge_reg_393)
    begin
        if ((iq_buffer_empty = ap_const_lv1_1)) then 
            ap_phi_mux_storemerge_phi_fu_396_p4 <= ap_const_lv1_0;
        elsif ((iq_buffer_empty_load_load_fu_435_p1 = ap_const_lv1_0)) then 
            ap_phi_mux_storemerge_phi_fu_396_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_storemerge_phi_fu_396_p4 <= ap_phi_reg_pp0_iter0_storemerge_reg_393;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_iq4x_data_V_2_reg_404 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_iq4x_user_V_2_reg_414 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge_reg_393 <= "X";
    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    desync <= icmp_ln1069_reg_1496(0);

    desync_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            desync_ap_vld <= ap_const_logic_1;
        else 
            desync_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1069_fu_518_p2 <= "0" when (tmp_user_V_1_reg_1436 = ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414) else "1";
    icmp_ln107_1_fu_763_p2 <= "1" when (sinces_since_1_reg_1509 = ap_const_lv8_0) else "0";
    icmp_ln107_2_fu_800_p2 <= "1" when (sinces_since_2_reg_1517 = ap_const_lv8_0) else "0";
    icmp_ln107_3_fu_837_p2 <= "1" when (sinces_since_3_reg_1525 = ap_const_lv8_0) else "0";
    icmp_ln107_fu_726_p2 <= "1" when (sinces_since_reg_1501 = ap_const_lv8_0) else "0";
    icmp_ln114_1_fu_1014_p2 <= "0" when (sinces_since_1_reg_1509_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln114_2_fu_1085_p2 <= "0" when (sinces_since_2_reg_1517_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln114_3_fu_1156_p2 <= "0" when (sinces_since_3_reg_1525_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln114_fu_943_p2 <= "0" when (sinces_since_reg_1501_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln1696_1_fu_757_p2 <= "1" when (signed(shl_ln884_1_fu_750_p3) > signed(phase_1_fu_741_p4)) else "0";
    icmp_ln1696_2_fu_794_p2 <= "1" when (signed(shl_ln884_2_fu_787_p3) > signed(phase_2_fu_778_p4)) else "0";
    icmp_ln1696_3_fu_831_p2 <= "1" when (signed(shl_ln884_3_fu_824_p3) > signed(phase_3_fu_815_p4)) else "0";
    icmp_ln1696_fu_720_p2 <= "1" when (signed(shl_ln_fu_713_p3) > signed(phase_fu_710_p1)) else "0";
    
    iq4x_data_V_fu_455_p4_proc : process(iq8x_in_TDATA_int_regslice)
    variable vlo_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable iq4x_data_V_fu_455_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_7F(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_0(8 - 1 downto 0);
        v0_cpy := iq8x_in_TDATA_int_regslice;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_0(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_7F(8-1 downto 0)));
            for iq4x_data_V_fu_455_p4_i in 0 to 256-1 loop
                v0_cpy(iq4x_data_V_fu_455_p4_i) := iq8x_in_TDATA_int_regslice(256-1-iq4x_data_V_fu_455_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(256-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        iq4x_data_V_fu_455_p4 <= resvalue(128-1 downto 0);
    end process;

    iq4x_user_V_fu_465_p3 <= (iq8x_in_TUSER_int_regslice & ap_const_lv1_0);

    iq8x_in_TDATA_blk_n_assign_proc : process(iq_buffer_empty, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, iq8x_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (iq_buffer_empty = ap_const_lv1_1))) then 
            iq8x_in_TDATA_blk_n <= iq8x_in_TVALID_int_regslice;
        else 
            iq8x_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    iq8x_in_TREADY <= regslice_both_iq8x_in_V_data_V_U_ack_in;

    iq8x_in_TREADY_int_regslice_assign_proc : process(iq_buffer_empty, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (iq_buffer_empty = ap_const_lv1_1))) then 
            iq8x_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            iq8x_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    iq_buffer_empty_load_load_fu_435_p1 <= iq_buffer_empty;
    last_group_fu_705_p2 <= std_logic_vector(unsigned(tmp_user_V_1_reg_1436_pp0_iter1_reg) + unsigned(ap_const_lv9_1FF));
    new_since_1_fu_773_p2 <= std_logic_vector(unsigned(sinces_since_1_reg_1509) + unsigned(ap_const_lv8_FF));
    new_since_2_fu_810_p2 <= std_logic_vector(unsigned(sinces_since_2_reg_1517) + unsigned(ap_const_lv8_FF));
    new_since_3_fu_847_p2 <= std_logic_vector(unsigned(sinces_since_3_reg_1525) + unsigned(ap_const_lv8_FF));
    new_since_fu_736_p2 <= std_logic_vector(unsigned(sinces_since_reg_1501) + unsigned(ap_const_lv8_FF));
    or_ln114_1_fu_1019_p2 <= (trig_1_fu_1010_p2 or icmp_ln114_1_fu_1014_p2);
    or_ln114_2_fu_1090_p2 <= (trig_2_fu_1081_p2 or icmp_ln114_2_fu_1085_p2);
    or_ln114_3_fu_1161_p2 <= (trig_3_fu_1152_p2 or icmp_ln114_3_fu_1156_p2);
    or_ln114_fu_948_p2 <= (trig_fu_939_p2 or icmp_ln114_fu_943_p2);
    or_ln232_fu_489_p2 <= (iq4x_user_V_fu_465_p3 or ap_const_lv9_1);
    
    p_Result_1_fu_473_p4_proc : process(iq8x_in_TDATA_int_regslice)
    variable vlo_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable p_Result_1_fu_473_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_FF(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_80(8 - 1 downto 0);
        v0_cpy := iq8x_in_TDATA_int_regslice;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_80(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_FF(8-1 downto 0)));
            for p_Result_1_fu_473_p4_i in 0 to 256-1 loop
                v0_cpy(p_Result_1_fu_473_p4_i) := iq8x_in_TDATA_int_regslice(256-1-p_Result_1_fu_473_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(256-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_1_fu_473_p4 <= resvalue(128-1 downto 0);
    end process;


    phase4x_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phase4x_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            phase4x_in_TDATA_blk_n <= phase4x_in_TVALID_int_regslice;
        else 
            phase4x_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    phase4x_in_TREADY <= regslice_both_phase4x_in_V_data_V_U_ack_in;

    phase4x_in_TREADY_int_regslice_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            phase4x_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            phase4x_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    phase_1_fu_741_p4 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(31 downto 16);
    phase_2_fu_778_p4 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(47 downto 32);
    phase_3_fu_815_p4 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(63 downto 48);
    phase_fu_710_p1 <= tmp_data_V_1_reg_1427_pp0_iter1_reg(16 - 1 downto 0);
    photon_data_address0 <= zext_ln587_fu_852_p1(9 - 1 downto 0);
    photon_data_address1 <= zext_ln587_1_fu_511_p1(9 - 1 downto 0);

    photon_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_data_ce0 <= ap_const_logic_1;
        else 
            photon_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    photon_data_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            photon_data_ce1 <= ap_const_logic_1;
        else 
            photon_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    photon_data_d0 <= (((((((photon_cache_lane_phase_2 & photon_cache_lane_time) & photon_cache_lane_phase_3) & photon_cache_lane_time_1) & photon_cache_lane_phase) & photon_cache_lane_time_2) & photon_cache_lane_phase_1) & photon_cache_lane_time_3);

    photon_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_data_we0 <= ap_const_logic_1;
        else 
            photon_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    photon_out_id_V_1_fu_1325_p2 <= (photon_out_id_V_fu_1295_p3 or ap_const_lv11_1);
    photon_out_id_V_2_fu_1353_p2 <= (photon_out_id_V_fu_1295_p3 or ap_const_lv11_2);
    photon_out_id_V_3_fu_1381_p2 <= (photon_out_id_V_fu_1295_p3 or ap_const_lv11_3);
    photon_out_id_V_fu_1295_p3 <= (tmp_user_V_1_reg_1436_pp0_iter3_reg & ap_const_lv2_0);
    photon_out_time_V_1_fu_1334_p2 <= std_logic_vector(unsigned(tmp_reg_1473_pp0_iter3_reg) - unsigned(zext_ln232_1_fu_1331_p1));
    photon_out_time_V_2_fu_1362_p2 <= std_logic_vector(unsigned(tmp_reg_1473_pp0_iter3_reg) - unsigned(zext_ln232_2_fu_1359_p1));
    photon_out_time_V_3_fu_1390_p2 <= std_logic_vector(unsigned(tmp_reg_1473_pp0_iter3_reg) - unsigned(zext_ln232_3_fu_1387_p1));
    photon_out_time_V_fu_1305_p2 <= std_logic_vector(unsigned(tmp_reg_1473_pp0_iter3_reg) - unsigned(zext_ln232_fu_1302_p1));

    photons_lane_0_TDATA_blk_n_assign_proc : process(or_ln114_reg_1755, ap_enable_reg_pp0_iter4, or_ln114_reg_1755_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_0_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln114_reg_1755_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_reg_1755 = ap_const_lv1_0)))) then 
            photons_lane_0_TDATA_blk_n <= photons_lane_0_TREADY_int_regslice;
        else 
            photons_lane_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_0_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1310_p5),64));
    photons_lane_0_TVALID <= regslice_both_photons_lane_0_U_vld_out;

    photons_lane_0_TVALID_int_regslice_assign_proc : process(or_ln114_reg_1755, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_reg_1755 = ap_const_lv1_0))) then 
            photons_lane_0_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_0_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photons_lane_1_TDATA_blk_n_assign_proc : process(or_ln114_1_reg_1774, ap_enable_reg_pp0_iter4, or_ln114_1_reg_1774_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_1_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln114_1_reg_1774_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_1_reg_1774 = ap_const_lv1_0)))) then 
            photons_lane_1_TDATA_blk_n <= photons_lane_1_TREADY_int_regslice;
        else 
            photons_lane_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_1_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1339_p4),64));
    photons_lane_1_TVALID <= regslice_both_photons_lane_1_U_vld_out;

    photons_lane_1_TVALID_int_regslice_assign_proc : process(or_ln114_1_reg_1774, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_1_reg_1774 = ap_const_lv1_0))) then 
            photons_lane_1_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_1_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photons_lane_2_TDATA_blk_n_assign_proc : process(or_ln114_2_reg_1793, ap_enable_reg_pp0_iter4, or_ln114_2_reg_1793_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_2_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln114_2_reg_1793_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_2_reg_1793 = ap_const_lv1_0)))) then 
            photons_lane_2_TDATA_blk_n <= photons_lane_2_TREADY_int_regslice;
        else 
            photons_lane_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_2_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1367_p4),64));
    photons_lane_2_TVALID <= regslice_both_photons_lane_2_U_vld_out;

    photons_lane_2_TVALID_int_regslice_assign_proc : process(or_ln114_2_reg_1793, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_2_reg_1793 = ap_const_lv1_0))) then 
            photons_lane_2_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_2_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photons_lane_3_TDATA_blk_n_assign_proc : process(or_ln114_3_reg_1812, ap_enable_reg_pp0_iter4, or_ln114_3_reg_1812_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_3_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln114_3_reg_1812_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_3_reg_1812 = ap_const_lv1_0)))) then 
            photons_lane_3_TDATA_blk_n <= photons_lane_3_TREADY_int_regslice;
        else 
            photons_lane_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_3_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1395_p4),64));
    photons_lane_3_TVALID <= regslice_both_photons_lane_3_U_vld_out;

    photons_lane_3_TVALID_int_regslice_assign_proc : process(or_ln114_3_reg_1812, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln114_3_reg_1812 = ap_const_lv1_0))) then 
            photons_lane_3_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_3_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photons_lane_phase_12_fu_959_p3 <= 
        phase_reg_1634 when (update_photon_reg_1651(0) = '1') else 
        photons_lane_phase_reg_1539_pp0_iter2_reg;
    photons_lane_phase_13_fu_1003_p3 <= 
        photons_lane_phase_reg_1539_pp0_iter2_reg when (xor_ln107_fu_970_p2(0) = '1') else 
        select_ln107_4_fu_996_p3;
    photons_lane_phase_14_fu_1030_p3 <= 
        phase_1_reg_1663 when (update_photon_1_reg_1680(0) = '1') else 
        photons_lane_phase_1_reg_1552_pp0_iter2_reg;
    photons_lane_phase_15_fu_1074_p3 <= 
        photons_lane_phase_1_reg_1552_pp0_iter2_reg when (xor_ln107_1_fu_1041_p2(0) = '1') else 
        select_ln107_10_fu_1067_p3;
    photons_lane_phase_16_fu_1101_p3 <= 
        phase_2_reg_1692 when (update_photon_2_reg_1709(0) = '1') else 
        photons_lane_phase_2_reg_1565_pp0_iter2_reg;
    photons_lane_phase_17_fu_1145_p3 <= 
        photons_lane_phase_2_reg_1565_pp0_iter2_reg when (xor_ln107_2_fu_1112_p2(0) = '1') else 
        select_ln107_16_fu_1138_p3;
    photons_lane_phase_18_fu_1172_p3 <= 
        phase_3_reg_1721 when (update_photon_3_reg_1738(0) = '1') else 
        photons_lane_phase_3_reg_1578_pp0_iter2_reg;
    photons_lane_phase_19_fu_1216_p3 <= 
        photons_lane_phase_3_reg_1578_pp0_iter2_reg when (xor_ln107_3_fu_1183_p2(0) = '1') else 
        select_ln107_22_fu_1209_p3;
    photons_lane_time_10_fu_1167_p3 <= 
        new_since_3_reg_1744 when (update_photon_3_reg_1738(0) = '1') else 
        photons_lane_time_3_reg_1572_pp0_iter2_reg;
    photons_lane_time_11_fu_1202_p3 <= 
        photons_lane_time_3_reg_1572_pp0_iter2_reg when (xor_ln107_3_fu_1183_p2(0) = '1') else 
        select_ln107_20_fu_1195_p3;
    photons_lane_time_4_fu_954_p3 <= 
        new_since_reg_1657 when (update_photon_reg_1651(0) = '1') else 
        photons_lane_time_reg_1533_pp0_iter2_reg;
    photons_lane_time_5_fu_989_p3 <= 
        photons_lane_time_reg_1533_pp0_iter2_reg when (xor_ln107_fu_970_p2(0) = '1') else 
        select_ln107_2_fu_982_p3;
    photons_lane_time_6_fu_1025_p3 <= 
        new_since_1_reg_1686 when (update_photon_1_reg_1680(0) = '1') else 
        photons_lane_time_1_reg_1546_pp0_iter2_reg;
    photons_lane_time_7_fu_1060_p3 <= 
        photons_lane_time_1_reg_1546_pp0_iter2_reg when (xor_ln107_1_fu_1041_p2(0) = '1') else 
        select_ln107_8_fu_1053_p3;
    photons_lane_time_8_fu_1096_p3 <= 
        new_since_2_reg_1715 when (update_photon_2_reg_1709(0) = '1') else 
        photons_lane_time_2_reg_1559_pp0_iter2_reg;
    photons_lane_time_9_fu_1131_p3 <= 
        photons_lane_time_2_reg_1559_pp0_iter2_reg when (xor_ln107_2_fu_1112_p2(0) = '1') else 
        select_ln107_14_fu_1124_p3;
    photons_lane_time_fu_557_p1 <= photon_data_q1(8 - 1 downto 0);

    postage_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, postage_stream_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            postage_stream_TDATA_blk_n <= postage_stream_TREADY_int_regslice;
        else 
            postage_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    postage_stream_TDATA_int_regslice <= (iq4x_data_V_2_reg_404_pp0_iter3_reg & tmp_data_V_1_reg_1427_pp0_iter3_reg);
    postage_stream_TUSER_int_regslice <= ((((trig_3_reg_1807 & trig_2_reg_1788) & trig_1_reg_1769) & trig_reg_1750) & tmp_user_V_1_reg_1436_pp0_iter3_reg);
    postage_stream_TVALID <= regslice_both_postage_stream_V_data_V_U_vld_out;

    postage_stream_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            postage_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            postage_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln107_10_fu_1067_p3 <= 
        phase_1_reg_1663 when (trig_1_fu_1010_p2(0) = '1') else 
        photons_lane_phase_14_fu_1030_p3;
    select_ln107_12_fu_1106_p3 <= 
        hoffs_2_reg_1597_pp0_iter2_reg when (trig_2_fu_1081_p2(0) = '1') else 
        new_since_2_reg_1715;
    select_ln107_14_fu_1124_p3 <= 
        hoffs_2_reg_1597_pp0_iter2_reg when (trig_2_fu_1081_p2(0) = '1') else 
        photons_lane_time_8_fu_1096_p3;
    select_ln107_16_fu_1138_p3 <= 
        phase_2_reg_1692 when (trig_2_fu_1081_p2(0) = '1') else 
        photons_lane_phase_16_fu_1101_p3;
    select_ln107_18_fu_1177_p3 <= 
        hoffs_3_reg_1603_pp0_iter2_reg when (trig_3_fu_1152_p2(0) = '1') else 
        new_since_3_reg_1744;
    select_ln107_20_fu_1195_p3 <= 
        hoffs_3_reg_1603_pp0_iter2_reg when (trig_3_fu_1152_p2(0) = '1') else 
        photons_lane_time_10_fu_1167_p3;
    select_ln107_22_fu_1209_p3 <= 
        phase_3_reg_1721 when (trig_3_fu_1152_p2(0) = '1') else 
        photons_lane_phase_18_fu_1172_p3;
    select_ln107_2_fu_982_p3 <= 
        hoffs_reg_1585_pp0_iter2_reg when (trig_fu_939_p2(0) = '1') else 
        photons_lane_time_4_fu_954_p3;
    select_ln107_4_fu_996_p3 <= 
        phase_reg_1634 when (trig_fu_939_p2(0) = '1') else 
        photons_lane_phase_12_fu_959_p3;
    select_ln107_6_fu_1035_p3 <= 
        hoffs_1_reg_1591_pp0_iter2_reg when (trig_1_fu_1010_p2(0) = '1') else 
        new_since_1_reg_1686;
    select_ln107_8_fu_1053_p3 <= 
        hoffs_1_reg_1591_pp0_iter2_reg when (trig_1_fu_1010_p2(0) = '1') else 
        photons_lane_time_6_fu_1025_p3;
    select_ln107_fu_964_p3 <= 
        hoffs_reg_1585_pp0_iter2_reg when (trig_fu_939_p2(0) = '1') else 
        new_since_reg_1657;
    shl_ln884_1_fu_750_p3 <= (tmp_1_reg_1614 & ap_const_lv8_0);
    shl_ln884_2_fu_787_p3 <= (tmp_3_reg_1619 & ap_const_lv8_0);
    shl_ln884_3_fu_824_p3 <= (tmp_4_reg_1624 & ap_const_lv8_0);
    shl_ln_fu_713_p3 <= (trunc_ln884_reg_1609 & ap_const_lv8_0);
    since_data_address0 <= zext_ln587_fu_852_p1(9 - 1 downto 0);
    since_data_address1 <= zext_ln587_1_fu_511_p1(9 - 1 downto 0);

    since_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            since_data_ce0 <= ap_const_logic_1;
        else 
            since_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    since_data_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            since_data_ce1 <= ap_const_logic_1;
        else 
            since_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    since_data_d0 <= (((since_cache_since & since_cache_since_1) & since_cache_since_2) & since_cache_since_3);

    since_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            since_data_we0 <= ap_const_logic_1;
        else 
            since_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sinces_since_11_fu_1188_p3 <= 
        sinces_since_3_reg_1525_pp0_iter2_reg when (xor_ln107_3_fu_1183_p2(0) = '1') else 
        select_ln107_18_fu_1177_p3;
    sinces_since_5_fu_975_p3 <= 
        sinces_since_reg_1501_pp0_iter2_reg when (xor_ln107_fu_970_p2(0) = '1') else 
        select_ln107_fu_964_p3;
    sinces_since_7_fu_1046_p3 <= 
        sinces_since_1_reg_1509_pp0_iter2_reg when (xor_ln107_1_fu_1041_p2(0) = '1') else 
        select_ln107_6_fu_1035_p3;
    sinces_since_9_fu_1117_p3 <= 
        sinces_since_2_reg_1517_pp0_iter2_reg when (xor_ln107_2_fu_1112_p2(0) = '1') else 
        select_ln107_12_fu_1106_p3;
    sinces_since_fu_523_p1 <= since_data_q1(8 - 1 downto 0);
    threshoffs_address0 <= zext_ln587_1_fu_511_p1(9 - 1 downto 0);

    threshoffs_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            threshoffs_ce0 <= ap_const_logic_1;
        else 
            threshoffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    timestamp_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, timestamp_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            timestamp_TDATA_blk_n <= timestamp_TVALID_int_regslice;
        else 
            timestamp_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timestamp_TREADY <= regslice_both_timestamp_U_ack_in;

    timestamp_TREADY_int_regslice_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            timestamp_TREADY_int_regslice <= ap_const_logic_1;
        else 
            timestamp_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_1310_p5 <= (((tmp_user_V_1_reg_1436_pp0_iter3_reg & ap_const_lv2_0) & photons_lane_phase_13_reg_1764) & photon_out_time_V_fu_1305_p2);
    tmp_5_fu_1339_p4 <= ((photon_out_id_V_1_fu_1325_p2 & photons_lane_phase_15_reg_1783) & photon_out_time_V_1_fu_1334_p2);
    tmp_8_fu_1367_p4 <= ((photon_out_id_V_2_fu_1353_p2 & photons_lane_phase_17_reg_1802) & photon_out_time_V_2_fu_1362_p2);
    tmp_fu_507_p1 <= timestamp_TDATA_int_regslice(36 - 1 downto 0);
    tmp_s_fu_1395_p4 <= ((photon_out_id_V_3_fu_1381_p2 & photons_lane_phase_19_reg_1821) & photon_out_time_V_3_fu_1390_p2);
    trig_1_fu_1010_p2 <= (icmp_ln1696_1_reg_1669 and icmp_ln107_1_reg_1674);
    trig_2_fu_1081_p2 <= (icmp_ln1696_2_reg_1698 and icmp_ln107_2_reg_1703);
    trig_3_fu_1152_p2 <= (icmp_ln1696_3_reg_1727 and icmp_ln107_3_reg_1732);
    trig_fu_939_p2 <= (icmp_ln1696_reg_1640 and icmp_ln107_reg_1645);
    trunc_ln884_fu_671_p1 <= threshoffs_q0(8 - 1 downto 0);
    update_photon_1_fu_768_p2 <= "1" when (signed(phase_1_fu_741_p4) < signed(photons_lane_phase_1_reg_1552)) else "0";
    update_photon_2_fu_805_p2 <= "1" when (signed(phase_2_fu_778_p4) < signed(photons_lane_phase_2_reg_1565)) else "0";
    update_photon_3_fu_842_p2 <= "1" when (signed(phase_3_fu_815_p4) < signed(photons_lane_phase_3_reg_1578)) else "0";
    update_photon_fu_731_p2 <= "1" when (signed(phase_fu_710_p1) < signed(photons_lane_phase_reg_1539)) else "0";
    xor_ln107_1_fu_1041_p2 <= (trig_1_fu_1010_p2 xor icmp_ln107_1_reg_1674);
    xor_ln107_2_fu_1112_p2 <= (trig_2_fu_1081_p2 xor icmp_ln107_2_reg_1703);
    xor_ln107_3_fu_1183_p2 <= (trig_3_fu_1152_p2 xor icmp_ln107_3_reg_1732);
    xor_ln107_fu_970_p2 <= (trig_fu_939_p2 xor icmp_ln107_reg_1645);
    zext_ln232_1_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_6_reg_1778),36));
    zext_ln232_2_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_8_reg_1797),36));
    zext_ln232_3_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_10_reg_1816),36));
    zext_ln232_fu_1302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_4_reg_1759),36));
    zext_ln587_1_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phase4x_in_TUSER_int_regslice),64));
    zext_ln587_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(last_group_reg_1629),64));
end behav;
