
STM32-RC-Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b468  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  0800b668  0800b668  0000c668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9d8  0800b9d8  0000d060  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9d8  0800b9d8  0000c9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9e0  0800b9e0  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9e0  0800b9e0  0000c9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9e4  0800b9e4  0000c9e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800b9e8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054e8  20000060  0800ba48  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005548  0800ba48  0000d548  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020af1  00000000  00000000  0000d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047f0  00000000  00000000  0002db7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  00032370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014db  00000000  00000000  00033e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b91c  00000000  00000000  0003531b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021948  00000000  00000000  00060c37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001090b2  00000000  00000000  0008257f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018b631  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000722c  00000000  00000000  0018b674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001928a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000060 	.word	0x20000060
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b650 	.word	0x0800b650

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000064 	.word	0x20000064
 800023c:	0800b650 	.word	0x0800b650

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96a 	b.w	8000550 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	460c      	mov	r4, r1
 800029c:	2b00      	cmp	r3, #0
 800029e:	d14e      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a0:	4694      	mov	ip, r2
 80002a2:	458c      	cmp	ip, r1
 80002a4:	4686      	mov	lr, r0
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	d962      	bls.n	8000372 <__udivmoddi4+0xde>
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0320 	rsb	r3, r2, #32
 80002b2:	4091      	lsls	r1, r2
 80002b4:	fa20 f303 	lsr.w	r3, r0, r3
 80002b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002bc:	4319      	orrs	r1, r3
 80002be:	fa00 fe02 	lsl.w	lr, r0, r2
 80002c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002c6:	fa1f f68c 	uxth.w	r6, ip
 80002ca:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002d2:	fb07 1114 	mls	r1, r7, r4, r1
 80002d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002da:	fb04 f106 	mul.w	r1, r4, r6
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002ea:	f080 8112 	bcs.w	8000512 <__udivmoddi4+0x27e>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 810f 	bls.w	8000512 <__udivmoddi4+0x27e>
 80002f4:	3c02      	subs	r4, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a59      	subs	r1, r3, r1
 80002fa:	fa1f f38e 	uxth.w	r3, lr
 80002fe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000302:	fb07 1110 	mls	r1, r7, r0, r1
 8000306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030a:	fb00 f606 	mul.w	r6, r0, r6
 800030e:	429e      	cmp	r6, r3
 8000310:	d90a      	bls.n	8000328 <__udivmoddi4+0x94>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f100 31ff 	add.w	r1, r0, #4294967295
 800031a:	f080 80fc 	bcs.w	8000516 <__udivmoddi4+0x282>
 800031e:	429e      	cmp	r6, r3
 8000320:	f240 80f9 	bls.w	8000516 <__udivmoddi4+0x282>
 8000324:	4463      	add	r3, ip
 8000326:	3802      	subs	r0, #2
 8000328:	1b9b      	subs	r3, r3, r6
 800032a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800032e:	2100      	movs	r1, #0
 8000330:	b11d      	cbz	r5, 800033a <__udivmoddi4+0xa6>
 8000332:	40d3      	lsrs	r3, r2
 8000334:	2200      	movs	r2, #0
 8000336:	e9c5 3200 	strd	r3, r2, [r5]
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d905      	bls.n	800034e <__udivmoddi4+0xba>
 8000342:	b10d      	cbz	r5, 8000348 <__udivmoddi4+0xb4>
 8000344:	e9c5 0100 	strd	r0, r1, [r5]
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e7f5      	b.n	800033a <__udivmoddi4+0xa6>
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	d146      	bne.n	80003e4 <__udivmoddi4+0x150>
 8000356:	42a3      	cmp	r3, r4
 8000358:	d302      	bcc.n	8000360 <__udivmoddi4+0xcc>
 800035a:	4290      	cmp	r0, r2
 800035c:	f0c0 80f0 	bcc.w	8000540 <__udivmoddi4+0x2ac>
 8000360:	1a86      	subs	r6, r0, r2
 8000362:	eb64 0303 	sbc.w	r3, r4, r3
 8000366:	2001      	movs	r0, #1
 8000368:	2d00      	cmp	r5, #0
 800036a:	d0e6      	beq.n	800033a <__udivmoddi4+0xa6>
 800036c:	e9c5 6300 	strd	r6, r3, [r5]
 8000370:	e7e3      	b.n	800033a <__udivmoddi4+0xa6>
 8000372:	2a00      	cmp	r2, #0
 8000374:	f040 8090 	bne.w	8000498 <__udivmoddi4+0x204>
 8000378:	eba1 040c 	sub.w	r4, r1, ip
 800037c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000380:	fa1f f78c 	uxth.w	r7, ip
 8000384:	2101      	movs	r1, #1
 8000386:	fbb4 f6f8 	udiv	r6, r4, r8
 800038a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038e:	fb08 4416 	mls	r4, r8, r6, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb07 f006 	mul.w	r0, r7, r6
 800039a:	4298      	cmp	r0, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x11c>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 34ff 	add.w	r4, r6, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x11a>
 80003a8:	4298      	cmp	r0, r3
 80003aa:	f200 80cd 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 80003ae:	4626      	mov	r6, r4
 80003b0:	1a1c      	subs	r4, r3, r0
 80003b2:	fa1f f38e 	uxth.w	r3, lr
 80003b6:	fbb4 f0f8 	udiv	r0, r4, r8
 80003ba:	fb08 4410 	mls	r4, r8, r0, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb00 f707 	mul.w	r7, r0, r7
 80003c6:	429f      	cmp	r7, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x148>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x146>
 80003d4:	429f      	cmp	r7, r3
 80003d6:	f200 80b0 	bhi.w	800053a <__udivmoddi4+0x2a6>
 80003da:	4620      	mov	r0, r4
 80003dc:	1bdb      	subs	r3, r3, r7
 80003de:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e2:	e7a5      	b.n	8000330 <__udivmoddi4+0x9c>
 80003e4:	f1c1 0620 	rsb	r6, r1, #32
 80003e8:	408b      	lsls	r3, r1
 80003ea:	fa22 f706 	lsr.w	r7, r2, r6
 80003ee:	431f      	orrs	r7, r3
 80003f0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003f4:	fa04 f301 	lsl.w	r3, r4, r1
 80003f8:	ea43 030c 	orr.w	r3, r3, ip
 80003fc:	40f4      	lsrs	r4, r6
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	0c38      	lsrs	r0, r7, #16
 8000404:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000408:	fbb4 fef0 	udiv	lr, r4, r0
 800040c:	fa1f fc87 	uxth.w	ip, r7
 8000410:	fb00 441e 	mls	r4, r0, lr, r4
 8000414:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000418:	fb0e f90c 	mul.w	r9, lr, ip
 800041c:	45a1      	cmp	r9, r4
 800041e:	fa02 f201 	lsl.w	r2, r2, r1
 8000422:	d90a      	bls.n	800043a <__udivmoddi4+0x1a6>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f10e 3aff 	add.w	sl, lr, #4294967295
 800042a:	f080 8084 	bcs.w	8000536 <__udivmoddi4+0x2a2>
 800042e:	45a1      	cmp	r9, r4
 8000430:	f240 8081 	bls.w	8000536 <__udivmoddi4+0x2a2>
 8000434:	f1ae 0e02 	sub.w	lr, lr, #2
 8000438:	443c      	add	r4, r7
 800043a:	eba4 0409 	sub.w	r4, r4, r9
 800043e:	fa1f f983 	uxth.w	r9, r3
 8000442:	fbb4 f3f0 	udiv	r3, r4, r0
 8000446:	fb00 4413 	mls	r4, r0, r3, r4
 800044a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800044e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000452:	45a4      	cmp	ip, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x1d2>
 8000456:	193c      	adds	r4, r7, r4
 8000458:	f103 30ff 	add.w	r0, r3, #4294967295
 800045c:	d267      	bcs.n	800052e <__udivmoddi4+0x29a>
 800045e:	45a4      	cmp	ip, r4
 8000460:	d965      	bls.n	800052e <__udivmoddi4+0x29a>
 8000462:	3b02      	subs	r3, #2
 8000464:	443c      	add	r4, r7
 8000466:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800046a:	fba0 9302 	umull	r9, r3, r0, r2
 800046e:	eba4 040c 	sub.w	r4, r4, ip
 8000472:	429c      	cmp	r4, r3
 8000474:	46ce      	mov	lr, r9
 8000476:	469c      	mov	ip, r3
 8000478:	d351      	bcc.n	800051e <__udivmoddi4+0x28a>
 800047a:	d04e      	beq.n	800051a <__udivmoddi4+0x286>
 800047c:	b155      	cbz	r5, 8000494 <__udivmoddi4+0x200>
 800047e:	ebb8 030e 	subs.w	r3, r8, lr
 8000482:	eb64 040c 	sbc.w	r4, r4, ip
 8000486:	fa04 f606 	lsl.w	r6, r4, r6
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431e      	orrs	r6, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e750      	b.n	800033a <__udivmoddi4+0xa6>
 8000498:	f1c2 0320 	rsb	r3, r2, #32
 800049c:	fa20 f103 	lsr.w	r1, r0, r3
 80004a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a4:	fa24 f303 	lsr.w	r3, r4, r3
 80004a8:	4094      	lsls	r4, r2
 80004aa:	430c      	orrs	r4, r1
 80004ac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b0:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b4:	fa1f f78c 	uxth.w	r7, ip
 80004b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004bc:	fb08 3110 	mls	r1, r8, r0, r3
 80004c0:	0c23      	lsrs	r3, r4, #16
 80004c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c6:	fb00 f107 	mul.w	r1, r0, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x24c>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004d6:	d22c      	bcs.n	8000532 <__udivmoddi4+0x29e>
 80004d8:	4299      	cmp	r1, r3
 80004da:	d92a      	bls.n	8000532 <__udivmoddi4+0x29e>
 80004dc:	3802      	subs	r0, #2
 80004de:	4463      	add	r3, ip
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004e8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb01 f307 	mul.w	r3, r1, r7
 80004f4:	42a3      	cmp	r3, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x276>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000500:	d213      	bcs.n	800052a <__udivmoddi4+0x296>
 8000502:	42a3      	cmp	r3, r4
 8000504:	d911      	bls.n	800052a <__udivmoddi4+0x296>
 8000506:	3902      	subs	r1, #2
 8000508:	4464      	add	r4, ip
 800050a:	1ae4      	subs	r4, r4, r3
 800050c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000510:	e739      	b.n	8000386 <__udivmoddi4+0xf2>
 8000512:	4604      	mov	r4, r0
 8000514:	e6f0      	b.n	80002f8 <__udivmoddi4+0x64>
 8000516:	4608      	mov	r0, r1
 8000518:	e706      	b.n	8000328 <__udivmoddi4+0x94>
 800051a:	45c8      	cmp	r8, r9
 800051c:	d2ae      	bcs.n	800047c <__udivmoddi4+0x1e8>
 800051e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000522:	eb63 0c07 	sbc.w	ip, r3, r7
 8000526:	3801      	subs	r0, #1
 8000528:	e7a8      	b.n	800047c <__udivmoddi4+0x1e8>
 800052a:	4631      	mov	r1, r6
 800052c:	e7ed      	b.n	800050a <__udivmoddi4+0x276>
 800052e:	4603      	mov	r3, r0
 8000530:	e799      	b.n	8000466 <__udivmoddi4+0x1d2>
 8000532:	4630      	mov	r0, r6
 8000534:	e7d4      	b.n	80004e0 <__udivmoddi4+0x24c>
 8000536:	46d6      	mov	lr, sl
 8000538:	e77f      	b.n	800043a <__udivmoddi4+0x1a6>
 800053a:	4463      	add	r3, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e74d      	b.n	80003dc <__udivmoddi4+0x148>
 8000540:	4606      	mov	r6, r0
 8000542:	4623      	mov	r3, r4
 8000544:	4608      	mov	r0, r1
 8000546:	e70f      	b.n	8000368 <__udivmoddi4+0xd4>
 8000548:	3e02      	subs	r6, #2
 800054a:	4463      	add	r3, ip
 800054c:	e730      	b.n	80003b0 <__udivmoddi4+0x11c>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <MX_DMA_Init+0x48>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055e:	4a0f      	ldr	r2, [pc, #60]	@ (800059c <MX_DMA_Init+0x48>)
 8000560:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000564:	6313      	str	r3, [r2, #48]	@ 0x30
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <MX_DMA_Init+0x48>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000572:	2200      	movs	r2, #0
 8000574:	2105      	movs	r1, #5
 8000576:	2010      	movs	r0, #16
 8000578:	f002 fc21 	bl	8002dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800057c:	2010      	movs	r0, #16
 800057e:	f002 fc3a 	bl	8002df6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000582:	2200      	movs	r2, #0
 8000584:	2105      	movs	r1, #5
 8000586:	2011      	movs	r0, #17
 8000588:	f002 fc19 	bl	8002dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800058c:	2011      	movs	r0, #17
 800058e:	f002 fc32 	bl	8002df6 <HAL_NVIC_EnableIRQ>

}
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800

080005a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
	//defaultTaskHandle = osThreadNew(ProcessIncomingData, NULL, &defaultTask_attributes);
	heartBeatHandle = osThreadNew(ProcessHeartBeat, NULL, &heartBeatHandle_attributes);
 80005a4:	4a0c      	ldr	r2, [pc, #48]	@ (80005d8 <MX_FREERTOS_Init+0x38>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	480c      	ldr	r0, [pc, #48]	@ (80005dc <MX_FREERTOS_Init+0x3c>)
 80005aa:	f008 f9e3 	bl	8008974 <osThreadNew>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a0b      	ldr	r2, [pc, #44]	@ (80005e0 <MX_FREERTOS_Init+0x40>)
 80005b2:	6013      	str	r3, [r2, #0]
	distanceSensorHandle = osThreadNew(DistanceSensor, NULL, &distanceSensor_attributes);
 80005b4:	4a0b      	ldr	r2, [pc, #44]	@ (80005e4 <MX_FREERTOS_Init+0x44>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	480b      	ldr	r0, [pc, #44]	@ (80005e8 <MX_FREERTOS_Init+0x48>)
 80005ba:	f008 f9db 	bl	8008974 <osThreadNew>
 80005be:	4603      	mov	r3, r0
 80005c0:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <MX_FREERTOS_Init+0x4c>)
 80005c2:	6013      	str	r3, [r2, #0]
	distanceIndicatorHandle = osThreadNew(DistanceIndicator, NULL, &distanceIndicator_attributes);
 80005c4:	4a0a      	ldr	r2, [pc, #40]	@ (80005f0 <MX_FREERTOS_Init+0x50>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	480a      	ldr	r0, [pc, #40]	@ (80005f4 <MX_FREERTOS_Init+0x54>)
 80005ca:	f008 f9d3 	bl	8008974 <osThreadNew>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a09      	ldr	r2, [pc, #36]	@ (80005f8 <MX_FREERTOS_Init+0x58>)
 80005d2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005d4:	bf00      	nop
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	0800b848 	.word	0x0800b848
 80005dc:	08001681 	.word	0x08001681
 80005e0:	2000007c 	.word	0x2000007c
 80005e4:	0800b86c 	.word	0x0800b86c
 80005e8:	08001581 	.word	0x08001581
 80005ec:	20000080 	.word	0x20000080
 80005f0:	0800b890 	.word	0x0800b890
 80005f4:	080014bd 	.word	0x080014bd
 80005f8:	20000084 	.word	0x20000084

080005fc <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08c      	sub	sp, #48	@ 0x30
 8000600:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000612:	4b85      	ldr	r3, [pc, #532]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	4a84      	ldr	r2, [pc, #528]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000618:	f043 0310 	orr.w	r3, r3, #16
 800061c:	6313      	str	r3, [r2, #48]	@ 0x30
 800061e:	4b82      	ldr	r3, [pc, #520]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000622:	f003 0310 	and.w	r3, r3, #16
 8000626:	61bb      	str	r3, [r7, #24]
 8000628:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062a:	4b7f      	ldr	r3, [pc, #508]	@ (8000828 <MX_GPIO_Init+0x22c>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	4a7e      	ldr	r2, [pc, #504]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000630:	f043 0304 	orr.w	r3, r3, #4
 8000634:	6313      	str	r3, [r2, #48]	@ 0x30
 8000636:	4b7c      	ldr	r3, [pc, #496]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	f003 0304 	and.w	r3, r3, #4
 800063e:	617b      	str	r3, [r7, #20]
 8000640:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000642:	4b79      	ldr	r3, [pc, #484]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	4a78      	ldr	r2, [pc, #480]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800064c:	6313      	str	r3, [r2, #48]	@ 0x30
 800064e:	4b76      	ldr	r3, [pc, #472]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	4b73      	ldr	r3, [pc, #460]	@ (8000828 <MX_GPIO_Init+0x22c>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	4a72      	ldr	r2, [pc, #456]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000660:	f043 0301 	orr.w	r3, r3, #1
 8000664:	6313      	str	r3, [r2, #48]	@ 0x30
 8000666:	4b70      	ldr	r3, [pc, #448]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b6d      	ldr	r3, [pc, #436]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	4a6c      	ldr	r2, [pc, #432]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000678:	f043 0302 	orr.w	r3, r3, #2
 800067c:	6313      	str	r3, [r2, #48]	@ 0x30
 800067e:	4b6a      	ldr	r3, [pc, #424]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	f003 0302 	and.w	r3, r3, #2
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800068a:	4b67      	ldr	r3, [pc, #412]	@ (8000828 <MX_GPIO_Init+0x22c>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	4a66      	ldr	r2, [pc, #408]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000690:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000694:	6313      	str	r3, [r2, #48]	@ 0x30
 8000696:	4b64      	ldr	r3, [pc, #400]	@ (8000828 <MX_GPIO_Init+0x22c>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006a2:	4b61      	ldr	r3, [pc, #388]	@ (8000828 <MX_GPIO_Init+0x22c>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a60      	ldr	r2, [pc, #384]	@ (8000828 <MX_GPIO_Init+0x22c>)
 80006a8:	f043 0308 	orr.w	r3, r3, #8
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ae:	4b5e      	ldr	r3, [pc, #376]	@ (8000828 <MX_GPIO_Init+0x22c>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	f003 0308 	and.w	r3, r3, #8
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DETECTOR_TRIGGER_Pin|DISTANCE_INDICATOR_Pin, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2141      	movs	r1, #65	@ 0x41
 80006be:	485b      	ldr	r0, [pc, #364]	@ (800082c <MX_GPIO_Init+0x230>)
 80006c0:	f003 f8f4 	bl	80038ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	f244 0181 	movw	r1, #16513	@ 0x4081
 80006ca:	4859      	ldr	r0, [pc, #356]	@ (8000830 <MX_GPIO_Init+0x234>)
 80006cc:	f003 f8ee 	bl	80038ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LIGHTS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2141      	movs	r1, #65	@ 0x41
 80006d4:	4857      	ldr	r0, [pc, #348]	@ (8000834 <MX_GPIO_Init+0x238>)
 80006d6:	f003 f8e9 	bl	80038ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	2110      	movs	r1, #16
 80006de:	4856      	ldr	r0, [pc, #344]	@ (8000838 <MX_GPIO_Init+0x23c>)
 80006e0:	f003 f8e4 	bl	80038ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DETECTOR_TRIGGER_Pin DISTANCE_INDICATOR_Pin */
  GPIO_InitStruct.Pin = DETECTOR_TRIGGER_Pin|DISTANCE_INDICATOR_Pin;
 80006e4:	2341      	movs	r3, #65	@ 0x41
 80006e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e8:	2301      	movs	r3, #1
 80006ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	2300      	movs	r3, #0
 80006f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006f4:	f107 031c 	add.w	r3, r7, #28
 80006f8:	4619      	mov	r1, r3
 80006fa:	484c      	ldr	r0, [pc, #304]	@ (800082c <MX_GPIO_Init+0x230>)
 80006fc:	f002 ff12 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000700:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000706:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800070a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070c:	2300      	movs	r3, #0
 800070e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000710:	f107 031c 	add.w	r3, r7, #28
 8000714:	4619      	mov	r1, r3
 8000716:	4849      	ldr	r0, [pc, #292]	@ (800083c <MX_GPIO_Init+0x240>)
 8000718:	f002 ff04 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800071c:	2332      	movs	r3, #50	@ 0x32
 800071e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000720:	2302      	movs	r3, #2
 8000722:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000728:	2303      	movs	r3, #3
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800072c:	230b      	movs	r3, #11
 800072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	4841      	ldr	r0, [pc, #260]	@ (800083c <MX_GPIO_Init+0x240>)
 8000738:	f002 fef4 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800073c:	2386      	movs	r3, #134	@ 0x86
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000740:	2302      	movs	r3, #2
 8000742:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000748:	2303      	movs	r3, #3
 800074a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800074c:	230b      	movs	r3, #11
 800074e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	f107 031c 	add.w	r3, r7, #28
 8000754:	4619      	mov	r1, r3
 8000756:	483a      	ldr	r0, [pc, #232]	@ (8000840 <MX_GPIO_Init+0x244>)
 8000758:	f002 fee4 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800075c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	2301      	movs	r3, #1
 8000764:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	4619      	mov	r1, r3
 8000774:	482e      	ldr	r0, [pc, #184]	@ (8000830 <MX_GPIO_Init+0x234>)
 8000776:	f002 fed5 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIGHTS_Pin PG6 */
  GPIO_InitStruct.Pin = LIGHTS_Pin|GPIO_PIN_6;
 800077a:	2341      	movs	r3, #65	@ 0x41
 800077c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077e:	2301      	movs	r3, #1
 8000780:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	2300      	movs	r3, #0
 8000788:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	4619      	mov	r1, r3
 8000790:	4828      	ldr	r0, [pc, #160]	@ (8000834 <MX_GPIO_Init+0x238>)
 8000792:	f002 fec7 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000796:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800079a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079c:	2302      	movs	r3, #2
 800079e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a4:	2303      	movs	r3, #3
 80007a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007a8:	230b      	movs	r3, #11
 80007aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80007ac:	f107 031c 	add.w	r3, r7, #28
 80007b0:	4619      	mov	r1, r3
 80007b2:	481f      	ldr	r0, [pc, #124]	@ (8000830 <MX_GPIO_Init+0x234>)
 80007b4:	f002 feb6 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007b8:	2380      	movs	r3, #128	@ 0x80
 80007ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	4619      	mov	r1, r3
 80007ca:	481a      	ldr	r0, [pc, #104]	@ (8000834 <MX_GPIO_Init+0x238>)
 80007cc:	f002 feaa 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007d0:	2310      	movs	r3, #16
 80007d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d4:	2301      	movs	r3, #1
 80007d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	2300      	movs	r3, #0
 80007de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007e0:	f107 031c 	add.w	r3, r7, #28
 80007e4:	4619      	mov	r1, r3
 80007e6:	4814      	ldr	r0, [pc, #80]	@ (8000838 <MX_GPIO_Init+0x23c>)
 80007e8:	f002 fe9c 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007ec:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80007f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f2:	2302      	movs	r3, #2
 80007f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007fe:	230b      	movs	r3, #11
 8000800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	4619      	mov	r1, r3
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <MX_GPIO_Init+0x238>)
 800080a:	f002 fe8b 	bl	8003524 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2105      	movs	r1, #5
 8000812:	2028      	movs	r0, #40	@ 0x28
 8000814:	f002 fad3 	bl	8002dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000818:	2028      	movs	r0, #40	@ 0x28
 800081a:	f002 faec 	bl	8002df6 <HAL_NVIC_EnableIRQ>

}
 800081e:	bf00      	nop
 8000820:	3730      	adds	r7, #48	@ 0x30
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800
 800082c:	40021000 	.word	0x40021000
 8000830:	40020400 	.word	0x40020400
 8000834:	40021800 	.word	0x40021800
 8000838:	40020c00 	.word	0x40020c00
 800083c:	40020800 	.word	0x40020800
 8000840:	40020000 	.word	0x40020000

08000844 <pid_init>:
	float Kd;
	int anti_windup_limit;
} PID;

void pid_init(PID *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 8000844:	b480      	push	{r7}
 8000846:	b087      	sub	sp, #28
 8000848:	af00      	add	r7, sp, #0
 800084a:	6178      	str	r0, [r7, #20]
 800084c:	ed87 0a04 	vstr	s0, [r7, #16]
 8000850:	edc7 0a03 	vstr	s1, [r7, #12]
 8000854:	ed87 1a02 	vstr	s2, [r7, #8]
 8000858:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	2200      	movs	r2, #0
 8000864:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	68fa      	ldr	r2, [r7, #12]
 8000870:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	68ba      	ldr	r2, [r7, #8]
 8000876:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	615a      	str	r2, [r3, #20]
}
 800087e:	bf00      	nop
 8000880:	371c      	adds	r7, #28
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <pid_reset>:

void pid_reset(PID *pid_data)
{
 800088a:	b480      	push	{r7}
 800088c:	b083      	sub	sp, #12
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
	pid_data->total_error = 0;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2200      	movs	r2, #0
 8000896:	605a      	str	r2, [r3, #4]
	pid_data->previous_error = 0;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
}
 800089e:	bf00      	nop
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <pid_calculate>:

int pid_calculate(PID *pid_data, int setpoint, int process_variable)
{
 80008aa:	b480      	push	{r7}
 80008ac:	b089      	sub	sp, #36	@ 0x24
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	60f8      	str	r0, [r7, #12]
 80008b2:	60b9      	str	r1, [r7, #8]
 80008b4:	607a      	str	r2, [r7, #4]
	int error;
	float p_term, i_term, d_term;

	error = setpoint - process_variable;
 80008b6:	68ba      	ldr	r2, [r7, #8]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	1ad3      	subs	r3, r2, r3
 80008bc:	61bb      	str	r3, [r7, #24]
	pid_data->total_error += error;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	685a      	ldr	r2, [r3, #4]
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	441a      	add	r2, r3
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	605a      	str	r2, [r3, #4]

	p_term = (float)(pid_data->Kp * error);
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	ed93 7a02 	vldr	s14, [r3, #8]
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	ee07 3a90 	vmov	s15, r3
 80008d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008de:	edc7 7a05 	vstr	s15, [r7, #20]
	i_term = (float)(pid_data->Ki * pid_data->total_error);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	ed93 7a03 	vldr	s14, [r3, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	ee07 3a90 	vmov	s15, r3
 80008f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008f8:	edc7 7a07 	vstr	s15, [r7, #28]
	d_term = (float)(pid_data->Kd * (error - pid_data->previous_error));
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	ed93 7a04 	vldr	s14, [r3, #16]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	69ba      	ldr	r2, [r7, #24]
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	ee07 3a90 	vmov	s15, r3
 800090e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000916:	edc7 7a04 	vstr	s15, [r7, #16]

	if(i_term >= pid_data->anti_windup_limit) i_term = pid_data->anti_windup_limit;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	695b      	ldr	r3, [r3, #20]
 800091e:	ee07 3a90 	vmov	s15, r3
 8000922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000926:	ed97 7a07 	vldr	s14, [r7, #28]
 800092a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800092e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000932:	db08      	blt.n	8000946 <pid_calculate+0x9c>
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	695b      	ldr	r3, [r3, #20]
 8000938:	ee07 3a90 	vmov	s15, r3
 800093c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000940:	edc7 7a07 	vstr	s15, [r7, #28]
 8000944:	e016      	b.n	8000974 <pid_calculate+0xca>
	else if(i_term <= -pid_data->anti_windup_limit) i_term = -pid_data->anti_windup_limit;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	425b      	negs	r3, r3
 800094c:	ee07 3a90 	vmov	s15, r3
 8000950:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000954:	ed97 7a07 	vldr	s14, [r7, #28]
 8000958:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800095c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000960:	d808      	bhi.n	8000974 <pid_calculate+0xca>
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	695b      	ldr	r3, [r3, #20]
 8000966:	425b      	negs	r3, r3
 8000968:	ee07 3a90 	vmov	s15, r3
 800096c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000970:	edc7 7a07 	vstr	s15, [r7, #28]

	pid_data->previous_error = error;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	69ba      	ldr	r2, [r7, #24]
 8000978:	601a      	str	r2, [r3, #0]

	return (int)(p_term + i_term + d_term);
 800097a:	ed97 7a05 	vldr	s14, [r7, #20]
 800097e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000982:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000986:	edd7 7a04 	vldr	s15, [r7, #16]
 800098a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800098e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000992:	ee17 3a90 	vmov	r3, s15
}
 8000996:	4618      	mov	r0, r3
 8000998:	3724      	adds	r7, #36	@ 0x24
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <Init_Motor>:

MOTOR motorA;
MOTOR motorB;

void Init_Motor(MOTOR *m, TIM_HandleTypeDef *enc, uint32_t axis, TIM_HandleTypeDef* front, TIM_HandleTypeDef* back)
{
 80009a2:	b480      	push	{r7}
 80009a4:	b085      	sub	sp, #20
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	60f8      	str	r0, [r7, #12]
 80009aa:	60b9      	str	r1, [r7, #8]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	603b      	str	r3, [r7, #0]
	m->encoder = enc;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	601a      	str	r2, [r3, #0]
	m->axisTimer = axis;
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	687a      	ldr	r2, [r7, #4]
 80009ba:	60da      	str	r2, [r3, #12]
	m->motorBack = back;
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	69ba      	ldr	r2, [r7, #24]
 80009c0:	605a      	str	r2, [r3, #4]
	m->motorFront = front;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	609a      	str	r2, [r3, #8]

	m->resolution = ENCODER_RESOLUTION * TIMER_CONF_BOTH_EDGE_T1T2 * MOTOR_GEAR;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80009ce:	825a      	strh	r2, [r3, #18]

	m->pulse_count = 0;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	2200      	movs	r2, #0
 80009d4:	615a      	str	r2, [r3, #20]
	m->measured_speed = 0;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
	m->set_speed = 0;
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2200      	movs	r2, #0
 80009e0:	61da      	str	r2, [r3, #28]
    m->actual_PWM = 0;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	2200      	movs	r2, #0
 80009e6:	621a      	str	r2, [r3, #32]
}
 80009e8:	bf00      	nop
 80009ea:	3714      	adds	r7, #20
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <motor_calculate_speed>:

void motor_calculate_speed(MOTOR *m)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	motor_update_count(m);
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	f000 f849 	bl	8000a94 <motor_update_count>

	m->measured_speed = abs((m->pulse_count * TIMER_FREQENCY * SECOND_IN_MINUTE) / m->resolution);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	695b      	ldr	r3, [r3, #20]
 8000a06:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000a0a:	fb02 f303 	mul.w	r3, r2, r3
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	8a52      	ldrh	r2, [r2, #18]
 8000a12:	fb93 f3f2 	sdiv	r3, r3, r2
 8000a16:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000a1a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	619a      	str	r2, [r3, #24]

	int output = pid_calculate(&(m->pid_controller), m->set_speed, m->measured_speed);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	69d9      	ldr	r1, [r3, #28]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	461a      	mov	r2, r3
 8000a32:	f7ff ff3a 	bl	80008aa <pid_calculate>
 8000a36:	60f8      	str	r0, [r7, #12]

	m->actual_PWM += output;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	6a1a      	ldr	r2, [r3, #32]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	441a      	add	r2, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	621a      	str	r2, [r3, #32]

	if(m->actual_PWM >= 0)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6a1b      	ldr	r3, [r3, #32]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	db05      	blt.n	8000a58 <motor_calculate_speed+0x64>
	{
		SetMotorSpeed(m, m->actual_PWM);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a1b      	ldr	r3, [r3, #32]
 8000a50:	4619      	mov	r1, r3
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f000 f8c9 	bl	8000bea <SetMotorSpeed>

	}

}
 8000a58:	bf00      	nop
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <ResetMotor>:

void ResetMotor(MOTOR *m) {
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	m->set_speed = 0;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
	m->pulse_count = (int16_t)__HAL_TIM_GET_COUNTER(m->encoder);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	461a      	mov	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	615a      	str	r2, [r3, #20]
	__HAL_TIM_SET_COUNTER(m->encoder, 0);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <motor_update_count>:

void motor_update_count(MOTOR *m)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	m->pulse_count = (int16_t)__HAL_TIM_GET_COUNTER(m->encoder);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aa4:	b21b      	sxth	r3, r3
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	615a      	str	r2, [r3, #20]
	__HAL_TIM_SET_COUNTER(m->encoder, 0);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <motor_set_speed>:
enum DIRECTION {
	DEFAULT, FRONT, BACK
};

void motor_set_speed(MOTOR *m, short direction, int set_speed)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	b084      	sub	sp, #16
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	60f8      	str	r0, [r7, #12]
 8000aca:	460b      	mov	r3, r1
 8000acc:	607a      	str	r2, [r7, #4]
 8000ace:	817b      	strh	r3, [r7, #10]
	if(set_speed != m->set_speed)
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	69db      	ldr	r3, [r3, #28]
 8000ad4:	687a      	ldr	r2, [r7, #4]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d004      	beq.n	8000ae4 <motor_set_speed+0x22>
		pid_reset(&(m->pid_controller));
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	3324      	adds	r3, #36	@ 0x24
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fed3 	bl	800088a <pid_reset>

	m->set_speed = set_speed;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	61da      	str	r2, [r3, #28]
	m->direction = direction;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	897a      	ldrh	r2, [r7, #10]
 8000aee:	821a      	strh	r2, [r3, #16]
}
 8000af0:	bf00      	nop
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <MotorABS>:

void MotorABS(MOTOR* m) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	ResetMotor(m);
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff ffad 	bl	8000a60 <ResetMotor>
	__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d105      	bne.n	8000b1a <MotorABS+0x22>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2200      	movs	r2, #0
 8000b16:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b18:	e02c      	b.n	8000b74 <MotorABS+0x7c>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	2b04      	cmp	r3, #4
 8000b20:	d105      	bne.n	8000b2e <MotorABS+0x36>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	2300      	movs	r3, #0
 8000b2a:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b2c:	e022      	b.n	8000b74 <MotorABS+0x7c>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	2b08      	cmp	r3, #8
 8000b34:	d105      	bne.n	8000b42 <MotorABS+0x4a>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b40:	e018      	b.n	8000b74 <MotorABS+0x7c>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	68db      	ldr	r3, [r3, #12]
 8000b46:	2b0c      	cmp	r3, #12
 8000b48:	d105      	bne.n	8000b56 <MotorABS+0x5e>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	2300      	movs	r3, #0
 8000b52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b54:	e00e      	b.n	8000b74 <MotorABS+0x7c>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	68db      	ldr	r3, [r3, #12]
 8000b5a:	2b10      	cmp	r3, #16
 8000b5c:	d105      	bne.n	8000b6a <MotorABS+0x72>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	2300      	movs	r3, #0
 8000b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b68:	e004      	b.n	8000b74 <MotorABS+0x7c>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	2300      	movs	r3, #0
 8000b72:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d105      	bne.n	8000b88 <MotorABS+0x90>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2200      	movs	r2, #0
 8000b84:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000b86:	e02c      	b.n	8000be2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	2b04      	cmp	r3, #4
 8000b8e:	d105      	bne.n	8000b9c <MotorABS+0xa4>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	689b      	ldr	r3, [r3, #8]
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	2300      	movs	r3, #0
 8000b98:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000b9a:	e022      	b.n	8000be2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	2b08      	cmp	r3, #8
 8000ba2:	d105      	bne.n	8000bb0 <MotorABS+0xb8>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	2300      	movs	r3, #0
 8000bac:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000bae:	e018      	b.n	8000be2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	2b0c      	cmp	r3, #12
 8000bb6:	d105      	bne.n	8000bc4 <MotorABS+0xcc>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	689b      	ldr	r3, [r3, #8]
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000bc2:	e00e      	b.n	8000be2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	2b10      	cmp	r3, #16
 8000bca:	d105      	bne.n	8000bd8 <MotorABS+0xe0>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000bd6:	e004      	b.n	8000be2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	2300      	movs	r3, #0
 8000be0:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <SetMotorSpeed>:

void SetMotorSpeed(MOTOR* m, uint16_t speed)
{
 8000bea:	b480      	push	{r7}
 8000bec:	b083      	sub	sp, #12
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	807b      	strh	r3, [r7, #2]

	switch (m->direction) {
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	f000 810b 	beq.w	8000e18 <SetMotorSpeed+0x22e>
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	f300 8183 	bgt.w	8000f0e <SetMotorSpeed+0x324>
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d003      	beq.n	8000c14 <SetMotorSpeed+0x2a>
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	f000 8088 	beq.w	8000d22 <SetMotorSpeed+0x138>
		break;
	}


	//__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, speed);
}
 8000c12:	e17c      	b.n	8000f0e <SetMotorSpeed+0x324>
		if(speed >= m->motorFront->Instance->ARR)
 8000c14:	887a      	ldrh	r2, [r7, #2]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d304      	bcc.n	8000c2c <SetMotorSpeed+0x42>
			speed = m->motorFront->Instance->ARR;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c2a:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, speed);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d105      	bne.n	8000c40 <SetMotorSpeed+0x56>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	887a      	ldrh	r2, [r7, #2]
 8000c3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c3e:	e02c      	b.n	8000c9a <SetMotorSpeed+0xb0>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	2b04      	cmp	r3, #4
 8000c46:	d105      	bne.n	8000c54 <SetMotorSpeed+0x6a>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	887b      	ldrh	r3, [r7, #2]
 8000c50:	6393      	str	r3, [r2, #56]	@ 0x38
 8000c52:	e022      	b.n	8000c9a <SetMotorSpeed+0xb0>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	2b08      	cmp	r3, #8
 8000c5a:	d105      	bne.n	8000c68 <SetMotorSpeed+0x7e>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	887b      	ldrh	r3, [r7, #2]
 8000c64:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000c66:	e018      	b.n	8000c9a <SetMotorSpeed+0xb0>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	2b0c      	cmp	r3, #12
 8000c6e:	d105      	bne.n	8000c7c <SetMotorSpeed+0x92>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	887b      	ldrh	r3, [r7, #2]
 8000c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c7a:	e00e      	b.n	8000c9a <SetMotorSpeed+0xb0>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	2b10      	cmp	r3, #16
 8000c82:	d105      	bne.n	8000c90 <SetMotorSpeed+0xa6>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	887b      	ldrh	r3, [r7, #2]
 8000c8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c8e:	e004      	b.n	8000c9a <SetMotorSpeed+0xb0>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	887b      	ldrh	r3, [r7, #2]
 8000c98:	65d3      	str	r3, [r2, #92]	@ 0x5c
		if(speed >= m->motorBack->Instance->ARR)
 8000c9a:	887a      	ldrh	r2, [r7, #2]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d304      	bcc.n	8000cb2 <SetMotorSpeed+0xc8>
			speed = m->motorBack->Instance->ARR;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cb0:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d105      	bne.n	8000cc6 <SetMotorSpeed+0xdc>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	887a      	ldrh	r2, [r7, #2]
 8000cc2:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000cc4:	e123      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	d105      	bne.n	8000cda <SetMotorSpeed+0xf0>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	887b      	ldrh	r3, [r7, #2]
 8000cd6:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8000cd8:	e119      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	2b08      	cmp	r3, #8
 8000ce0:	d105      	bne.n	8000cee <SetMotorSpeed+0x104>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	887b      	ldrh	r3, [r7, #2]
 8000cea:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 8000cec:	e10f      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	2b0c      	cmp	r3, #12
 8000cf4:	d105      	bne.n	8000d02 <SetMotorSpeed+0x118>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	887b      	ldrh	r3, [r7, #2]
 8000cfe:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000d00:	e105      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
 8000d06:	2b10      	cmp	r3, #16
 8000d08:	d105      	bne.n	8000d16 <SetMotorSpeed+0x12c>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	887b      	ldrh	r3, [r7, #2]
 8000d12:	6593      	str	r3, [r2, #88]	@ 0x58
		break;
 8000d14:	e0fb      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	887b      	ldrh	r3, [r7, #2]
 8000d1e:	65d3      	str	r3, [r2, #92]	@ 0x5c
		break;
 8000d20:	e0f5      	b.n	8000f0e <SetMotorSpeed+0x324>
		if(speed >= m->motorFront->Instance->ARR)
 8000d22:	887a      	ldrh	r2, [r7, #2]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d304      	bcc.n	8000d3a <SetMotorSpeed+0x150>
			speed = m->motorFront->Instance->ARR;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d38:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, speed);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d105      	bne.n	8000d4e <SetMotorSpeed+0x164>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	689b      	ldr	r3, [r3, #8]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	887a      	ldrh	r2, [r7, #2]
 8000d4a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d4c:	e02c      	b.n	8000da8 <SetMotorSpeed+0x1be>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	d105      	bne.n	8000d62 <SetMotorSpeed+0x178>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d60:	e022      	b.n	8000da8 <SetMotorSpeed+0x1be>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	2b08      	cmp	r3, #8
 8000d68:	d105      	bne.n	8000d76 <SetMotorSpeed+0x18c>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	887b      	ldrh	r3, [r7, #2]
 8000d72:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000d74:	e018      	b.n	8000da8 <SetMotorSpeed+0x1be>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	2b0c      	cmp	r3, #12
 8000d7c:	d105      	bne.n	8000d8a <SetMotorSpeed+0x1a0>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	887b      	ldrh	r3, [r7, #2]
 8000d86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d88:	e00e      	b.n	8000da8 <SetMotorSpeed+0x1be>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	2b10      	cmp	r3, #16
 8000d90:	d105      	bne.n	8000d9e <SetMotorSpeed+0x1b4>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	887b      	ldrh	r3, [r7, #2]
 8000d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d9c:	e004      	b.n	8000da8 <SetMotorSpeed+0x1be>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	887b      	ldrh	r3, [r7, #2]
 8000da6:	65d3      	str	r3, [r2, #92]	@ 0x5c
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d105      	bne.n	8000dbc <SetMotorSpeed+0x1d2>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2200      	movs	r2, #0
 8000db8:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000dba:	e0a8      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	2b04      	cmp	r3, #4
 8000dc2:	d105      	bne.n	8000dd0 <SetMotorSpeed+0x1e6>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	2300      	movs	r3, #0
 8000dcc:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8000dce:	e09e      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d105      	bne.n	8000de4 <SetMotorSpeed+0x1fa>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	2300      	movs	r3, #0
 8000de0:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 8000de2:	e094      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	2b0c      	cmp	r3, #12
 8000dea:	d105      	bne.n	8000df8 <SetMotorSpeed+0x20e>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	2300      	movs	r3, #0
 8000df4:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000df6:	e08a      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	2b10      	cmp	r3, #16
 8000dfe:	d105      	bne.n	8000e0c <SetMotorSpeed+0x222>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	2300      	movs	r3, #0
 8000e08:	6593      	str	r3, [r2, #88]	@ 0x58
		break;
 8000e0a:	e080      	b.n	8000f0e <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	2300      	movs	r3, #0
 8000e14:	65d3      	str	r3, [r2, #92]	@ 0x5c
		break;
 8000e16:	e07a      	b.n	8000f0e <SetMotorSpeed+0x324>
		if(speed >= m->motorBack->Instance->ARR)
 8000e18:	887a      	ldrh	r2, [r7, #2]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d304      	bcc.n	8000e30 <SetMotorSpeed+0x246>
			speed = m->motorBack->Instance->ARR;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e2e:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d105      	bne.n	8000e44 <SetMotorSpeed+0x25a>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	887a      	ldrh	r2, [r7, #2]
 8000e40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e42:	e02c      	b.n	8000e9e <SetMotorSpeed+0x2b4>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d105      	bne.n	8000e58 <SetMotorSpeed+0x26e>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	887b      	ldrh	r3, [r7, #2]
 8000e54:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e56:	e022      	b.n	8000e9e <SetMotorSpeed+0x2b4>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	2b08      	cmp	r3, #8
 8000e5e:	d105      	bne.n	8000e6c <SetMotorSpeed+0x282>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	887b      	ldrh	r3, [r7, #2]
 8000e68:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000e6a:	e018      	b.n	8000e9e <SetMotorSpeed+0x2b4>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	2b0c      	cmp	r3, #12
 8000e72:	d105      	bne.n	8000e80 <SetMotorSpeed+0x296>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	887b      	ldrh	r3, [r7, #2]
 8000e7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e7e:	e00e      	b.n	8000e9e <SetMotorSpeed+0x2b4>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	2b10      	cmp	r3, #16
 8000e86:	d105      	bne.n	8000e94 <SetMotorSpeed+0x2aa>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	887b      	ldrh	r3, [r7, #2]
 8000e90:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e92:	e004      	b.n	8000e9e <SetMotorSpeed+0x2b4>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	887b      	ldrh	r3, [r7, #2]
 8000e9c:	65d3      	str	r3, [r2, #92]	@ 0x5c
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d105      	bne.n	8000eb2 <SetMotorSpeed+0x2c8>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2200      	movs	r2, #0
 8000eae:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000eb0:	e02c      	b.n	8000f0c <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	2b04      	cmp	r3, #4
 8000eb8:	d105      	bne.n	8000ec6 <SetMotorSpeed+0x2dc>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8000ec4:	e022      	b.n	8000f0c <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	2b08      	cmp	r3, #8
 8000ecc:	d105      	bne.n	8000eda <SetMotorSpeed+0x2f0>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 8000ed8:	e018      	b.n	8000f0c <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	2b0c      	cmp	r3, #12
 8000ee0:	d105      	bne.n	8000eee <SetMotorSpeed+0x304>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	2300      	movs	r3, #0
 8000eea:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000eec:	e00e      	b.n	8000f0c <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	2b10      	cmp	r3, #16
 8000ef4:	d105      	bne.n	8000f02 <SetMotorSpeed+0x318>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	2300      	movs	r3, #0
 8000efe:	6593      	str	r3, [r2, #88]	@ 0x58
		break;
 8000f00:	e004      	b.n	8000f0c <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	65d3      	str	r3, [r2, #92]	@ 0x5c
		break;
 8000f0c:	bf00      	nop
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
	...

08000f1c <Init_MotorSystem>:

void Init_MotorSystem()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af02      	add	r7, sp, #8
	Init_Motor(&motorA, &htim8, TIM_CHANNEL_1, &htim2, &htim5);
 8000f22:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <Init_MotorSystem+0x60>)
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <Init_MotorSystem+0x64>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4916      	ldr	r1, [pc, #88]	@ (8000f84 <Init_MotorSystem+0x68>)
 8000f2c:	4816      	ldr	r0, [pc, #88]	@ (8000f88 <Init_MotorSystem+0x6c>)
 8000f2e:	f7ff fd38 	bl	80009a2 <Init_Motor>
	Init_Motor(&motorB, &htim3, TIM_CHANNEL_4, &htim2, &htim5);
 8000f32:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <Init_MotorSystem+0x60>)
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <Init_MotorSystem+0x64>)
 8000f38:	220c      	movs	r2, #12
 8000f3a:	4914      	ldr	r1, [pc, #80]	@ (8000f8c <Init_MotorSystem+0x70>)
 8000f3c:	4814      	ldr	r0, [pc, #80]	@ (8000f90 <Init_MotorSystem+0x74>)
 8000f3e:	f7ff fd30 	bl	80009a2 <Init_Motor>
	//Init_Motor(&motorB, &htim4, TIM_CHANNEL_1, &htim2, &htim5);

	pid_init(&(motorA.pid_controller), MOTOR_Kp, MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 8000f42:	2101      	movs	r1, #1
 8000f44:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8000f94 <Init_MotorSystem+0x78>
 8000f48:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8000f94 <Init_MotorSystem+0x78>
 8000f4c:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000f50:	4811      	ldr	r0, [pc, #68]	@ (8000f98 <Init_MotorSystem+0x7c>)
 8000f52:	f7ff fc77 	bl	8000844 <pid_init>
	pid_init(&(motorB.pid_controller), MOTOR_Kp, MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 8000f56:	2101      	movs	r1, #1
 8000f58:	ed9f 1a0e 	vldr	s2, [pc, #56]	@ 8000f94 <Init_MotorSystem+0x78>
 8000f5c:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8000f94 <Init_MotorSystem+0x78>
 8000f60:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000f64:	480d      	ldr	r0, [pc, #52]	@ (8000f9c <Init_MotorSystem+0x80>)
 8000f66:	f7ff fc6d 	bl	8000844 <pid_init>

	MotorABS(&motorA);
 8000f6a:	4807      	ldr	r0, [pc, #28]	@ (8000f88 <Init_MotorSystem+0x6c>)
 8000f6c:	f7ff fdc4 	bl	8000af8 <MotorABS>
	MotorABS(&motorB);
 8000f70:	4807      	ldr	r0, [pc, #28]	@ (8000f90 <Init_MotorSystem+0x74>)
 8000f72:	f7ff fdc1 	bl	8000af8 <MotorABS>
	//SetMotorSpeed(&motorB, 0);
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000298 	.word	0x20000298
 8000f80:	200001b4 	.word	0x200001b4
 8000f84:	20000330 	.word	0x20000330
 8000f88:	200000e0 	.word	0x200000e0
 8000f8c:	20000200 	.word	0x20000200
 8000f90:	2000011c 	.word	0x2000011c
 8000f94:	3d4ccccd 	.word	0x3d4ccccd
 8000f98:	20000104 	.word	0x20000104
 8000f9c:	20000140 	.word	0x20000140

08000fa0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a10      	ldr	r2, [pc, #64]	@ (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d11a      	bne.n	8000fe8 <HAL_TIM_PeriodElapsedCallback+0x48>
	{


		if (motorA.direction == BACK &&
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000fb4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d10f      	bne.n	8000fdc <HAL_TIM_PeriodElapsedCallback+0x3c>
				motorB.direction == BACK &&
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000fbe:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
		if (motorA.direction == BACK &&
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d10a      	bne.n	8000fdc <HAL_TIM_PeriodElapsedCallback+0x3c>
				Distance <= 10) {
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
				motorB.direction == BACK &&
 8000fca:	2b0a      	cmp	r3, #10
 8000fcc:	dc06      	bgt.n	8000fdc <HAL_TIM_PeriodElapsedCallback+0x3c>
			MotorABS(&motorA);
 8000fce:	4809      	ldr	r0, [pc, #36]	@ (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000fd0:	f7ff fd92 	bl	8000af8 <MotorABS>
			MotorABS(&motorB);
 8000fd4:	4808      	ldr	r0, [pc, #32]	@ (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000fd6:	f7ff fd8f 	bl	8000af8 <MotorABS>
			return;
 8000fda:	e005      	b.n	8000fe8 <HAL_TIM_PeriodElapsedCallback+0x48>
		}

		motor_calculate_speed(&motorA);
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000fde:	f7ff fd09 	bl	80009f4 <motor_calculate_speed>
		motor_calculate_speed(&motorB);
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000fe4:	f7ff fd06 	bl	80009f4 <motor_calculate_speed>
	}
}
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40001000 	.word	0x40001000
 8000ff4:	200000e0 	.word	0x200000e0
 8000ff8:	2000011c 	.word	0x2000011c
 8000ffc:	200000dc 	.word	0x200000dc

08001000 <Set_PWM_Frequency>:


/*=================================*/

void Set_PWM_Frequency(uint32_t frequency) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d104      	bne.n	8001018 <Set_PWM_Frequency+0x18>
        HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_2);
 800100e:	2104      	movs	r1, #4
 8001010:	4812      	ldr	r0, [pc, #72]	@ (800105c <Set_PWM_Frequency+0x5c>)
 8001012:	f004 f9ed 	bl	80053f0 <HAL_TIM_PWM_Stop>
        return;
 8001016:	e01e      	b.n	8001056 <Set_PWM_Frequency+0x56>
    }

    uint32_t timer_clock = 96000000;
 8001018:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <Set_PWM_Frequency+0x60>)
 800101a:	617b      	str	r3, [r7, #20]
    uint32_t prescaler = htim12.Init.Prescaler + 1;
 800101c:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <Set_PWM_Frequency+0x5c>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	3301      	adds	r3, #1
 8001022:	613b      	str	r3, [r7, #16]
    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	fb02 f303 	mul.w	r3, r2, r3
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001032:	3b01      	subs	r3, #1
 8001034:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim12, period);
 8001036:	4b09      	ldr	r3, [pc, #36]	@ (800105c <Set_PWM_Frequency+0x5c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	68fa      	ldr	r2, [r7, #12]
 800103c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800103e:	4a07      	ldr	r2, [pc, #28]	@ (800105c <Set_PWM_Frequency+0x5c>)
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, period / 2);
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <Set_PWM_Frequency+0x5c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	0852      	lsrs	r2, r2, #1
 800104c:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 800104e:	2104      	movs	r1, #4
 8001050:	4802      	ldr	r0, [pc, #8]	@ (800105c <Set_PWM_Frequency+0x5c>)
 8001052:	f004 f8d3 	bl	80051fc <HAL_TIM_PWM_Start>
}
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	200003c8 	.word	0x200003c8
 8001060:	05b8d800 	.word	0x05b8d800

08001064 <ProcessCommand>:

int hornOn = 0;
int indicationOverride = 0;
int engineOn = 0;

void ProcessCommand(uint8_t* cmd) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]

			if (strcmp((char*)cmd, "INIT") == 0) {
 800106c:	49b5      	ldr	r1, [pc, #724]	@ (8001344 <ProcessCommand+0x2e0>)
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff f8e6 	bl	8000240 <strcmp>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 81d8 	beq.w	800142c <ProcessCommand+0x3c8>

			}

			else if (strcmp((char*)cmd, "CMD0") == 0) {
 800107c:	49b2      	ldr	r1, [pc, #712]	@ (8001348 <ProcessCommand+0x2e4>)
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff f8de 	bl	8000240 <strcmp>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d163      	bne.n	8001152 <ProcessCommand+0xee>
				if (!engineOn) {
 800108a:	4bb0      	ldr	r3, [pc, #704]	@ (800134c <ProcessCommand+0x2e8>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d12a      	bne.n	80010e8 <ProcessCommand+0x84>
					HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001092:	213c      	movs	r1, #60	@ 0x3c
 8001094:	48ae      	ldr	r0, [pc, #696]	@ (8001350 <ProcessCommand+0x2ec>)
 8001096:	f004 fb33 	bl	8005700 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800109a:	213c      	movs	r1, #60	@ 0x3c
 800109c:	48ad      	ldr	r0, [pc, #692]	@ (8001354 <ProcessCommand+0x2f0>)
 800109e:	f004 fb2f 	bl	8005700 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80010a2:	213c      	movs	r1, #60	@ 0x3c
 80010a4:	48ac      	ldr	r0, [pc, #688]	@ (8001358 <ProcessCommand+0x2f4>)
 80010a6:	f004 fb2b 	bl	8005700 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80010aa:	213c      	movs	r1, #60	@ 0x3c
 80010ac:	48ab      	ldr	r0, [pc, #684]	@ (800135c <ProcessCommand+0x2f8>)
 80010ae:	f004 fb27 	bl	8005700 <HAL_TIM_Encoder_Start>

					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80010b2:	2100      	movs	r1, #0
 80010b4:	48aa      	ldr	r0, [pc, #680]	@ (8001360 <ProcessCommand+0x2fc>)
 80010b6:	f004 f8a1 	bl	80051fc <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80010ba:	210c      	movs	r1, #12
 80010bc:	48a8      	ldr	r0, [pc, #672]	@ (8001360 <ProcessCommand+0x2fc>)
 80010be:	f004 f89d 	bl	80051fc <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80010c2:	2100      	movs	r1, #0
 80010c4:	48a7      	ldr	r0, [pc, #668]	@ (8001364 <ProcessCommand+0x300>)
 80010c6:	f004 f899 	bl	80051fc <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80010ca:	210c      	movs	r1, #12
 80010cc:	48a5      	ldr	r0, [pc, #660]	@ (8001364 <ProcessCommand+0x300>)
 80010ce:	f004 f895 	bl	80051fc <HAL_TIM_PWM_Start>

					HAL_TIM_Base_Start_IT(&htim6);
 80010d2:	48a5      	ldr	r0, [pc, #660]	@ (8001368 <ProcessCommand+0x304>)
 80010d4:	f003 ff94 	bl	8005000 <HAL_TIM_Base_Start_IT>

					HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80010d8:	2104      	movs	r1, #4
 80010da:	48a4      	ldr	r0, [pc, #656]	@ (800136c <ProcessCommand+0x308>)
 80010dc:	f004 f88e 	bl	80051fc <HAL_TIM_PWM_Start>
					engineOn = 1;
 80010e0:	4b9a      	ldr	r3, [pc, #616]	@ (800134c <ProcessCommand+0x2e8>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	e02c      	b.n	8001142 <ProcessCommand+0xde>
			}
			else {
				ResetMotor(&motorA);
 80010e8:	48a1      	ldr	r0, [pc, #644]	@ (8001370 <ProcessCommand+0x30c>)
 80010ea:	f7ff fcb9 	bl	8000a60 <ResetMotor>

				HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 80010ee:	213c      	movs	r1, #60	@ 0x3c
 80010f0:	4897      	ldr	r0, [pc, #604]	@ (8001350 <ProcessCommand+0x2ec>)
 80010f2:	f004 fb93 	bl	800581c <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 80010f6:	213c      	movs	r1, #60	@ 0x3c
 80010f8:	4896      	ldr	r0, [pc, #600]	@ (8001354 <ProcessCommand+0x2f0>)
 80010fa:	f004 fb8f 	bl	800581c <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim4, TIM_CHANNEL_ALL);
 80010fe:	213c      	movs	r1, #60	@ 0x3c
 8001100:	4895      	ldr	r0, [pc, #596]	@ (8001358 <ProcessCommand+0x2f4>)
 8001102:	f004 fb8b 	bl	800581c <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim8, TIM_CHANNEL_ALL);
 8001106:	213c      	movs	r1, #60	@ 0x3c
 8001108:	4894      	ldr	r0, [pc, #592]	@ (800135c <ProcessCommand+0x2f8>)
 800110a:	f004 fb87 	bl	800581c <HAL_TIM_Encoder_Stop>

				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800110e:	2100      	movs	r1, #0
 8001110:	4893      	ldr	r0, [pc, #588]	@ (8001360 <ProcessCommand+0x2fc>)
 8001112:	f004 f96d 	bl	80053f0 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001116:	210c      	movs	r1, #12
 8001118:	4891      	ldr	r0, [pc, #580]	@ (8001360 <ProcessCommand+0x2fc>)
 800111a:	f004 f969 	bl	80053f0 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 800111e:	2100      	movs	r1, #0
 8001120:	4890      	ldr	r0, [pc, #576]	@ (8001364 <ProcessCommand+0x300>)
 8001122:	f004 f965 	bl	80053f0 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_4);
 8001126:	210c      	movs	r1, #12
 8001128:	488e      	ldr	r0, [pc, #568]	@ (8001364 <ProcessCommand+0x300>)
 800112a:	f004 f961 	bl	80053f0 <HAL_TIM_PWM_Stop>

				HAL_TIM_Base_Stop_IT(&htim6);
 800112e:	488e      	ldr	r0, [pc, #568]	@ (8001368 <ProcessCommand+0x304>)
 8001130:	f003 ffde 	bl	80050f0 <HAL_TIM_Base_Stop_IT>

				HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_2);
 8001134:	2104      	movs	r1, #4
 8001136:	488d      	ldr	r0, [pc, #564]	@ (800136c <ProcessCommand+0x308>)
 8001138:	f004 f95a 	bl	80053f0 <HAL_TIM_PWM_Stop>
				engineOn = 0;
 800113c:	4b83      	ldr	r3, [pc, #524]	@ (800134c <ProcessCommand+0x2e8>)
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
			}


			HAL_UART_Transmit(&huart3, (uint8_t*)"ENGINE RUNNING\r\n", 16, HAL_MAX_DELAY);
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	2210      	movs	r2, #16
 8001148:	498a      	ldr	r1, [pc, #552]	@ (8001374 <ProcessCommand+0x310>)
 800114a:	488b      	ldr	r0, [pc, #556]	@ (8001378 <ProcessCommand+0x314>)
 800114c:	f005 fda4 	bl	8006c98 <HAL_UART_Transmit>
	    }

	    else {
	        HAL_UART_Transmit(&huart3, (uint8_t *)"Unknown command\r\n", 17, HAL_MAX_DELAY);
	    }
}
 8001150:	e16c      	b.n	800142c <ProcessCommand+0x3c8>
		else if (strcmp((char*)cmd, "CMDA") == 0) {
 8001152:	498a      	ldr	r1, [pc, #552]	@ (800137c <ProcessCommand+0x318>)
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff f873 	bl	8000240 <strcmp>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d10b      	bne.n	8001178 <ProcessCommand+0x114>
	        HAL_GPIO_TogglePin(LIGHTS_GPIO_Port, LIGHTS_Pin);
 8001160:	2101      	movs	r1, #1
 8001162:	4887      	ldr	r0, [pc, #540]	@ (8001380 <ProcessCommand+0x31c>)
 8001164:	f002 fbbb 	bl	80038de <HAL_GPIO_TogglePin>
			HAL_UART_Transmit(&huart3, (uint8_t*)"LIGHTS RUNNING\r\n", 16, HAL_MAX_DELAY);
 8001168:	f04f 33ff 	mov.w	r3, #4294967295
 800116c:	2210      	movs	r2, #16
 800116e:	4985      	ldr	r1, [pc, #532]	@ (8001384 <ProcessCommand+0x320>)
 8001170:	4881      	ldr	r0, [pc, #516]	@ (8001378 <ProcessCommand+0x314>)
 8001172:	f005 fd91 	bl	8006c98 <HAL_UART_Transmit>
}
 8001176:	e159      	b.n	800142c <ProcessCommand+0x3c8>
	    else if (strcmp((char*)cmd, "CMDB") == 0) {
 8001178:	4983      	ldr	r1, [pc, #524]	@ (8001388 <ProcessCommand+0x324>)
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f860 	bl	8000240 <strcmp>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d119      	bne.n	80011ba <ProcessCommand+0x156>
	    	if (!hornOn) {
 8001186:	4b81      	ldr	r3, [pc, #516]	@ (800138c <ProcessCommand+0x328>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d107      	bne.n	800119e <ProcessCommand+0x13a>
		    	Set_PWM_Frequency(1000);
 800118e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001192:	f7ff ff35 	bl	8001000 <Set_PWM_Frequency>
		    	hornOn = 1;
 8001196:	4b7d      	ldr	r3, [pc, #500]	@ (800138c <ProcessCommand+0x328>)
 8001198:	2201      	movs	r2, #1
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e005      	b.n	80011aa <ProcessCommand+0x146>
	    		Set_PWM_Frequency(0);
 800119e:	2000      	movs	r0, #0
 80011a0:	f7ff ff2e 	bl	8001000 <Set_PWM_Frequency>
	    		hornOn = 0;
 80011a4:	4b79      	ldr	r3, [pc, #484]	@ (800138c <ProcessCommand+0x328>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (uint8_t*)"HORN RUNNING\r\n", 14, HAL_MAX_DELAY);
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
 80011ae:	220e      	movs	r2, #14
 80011b0:	4977      	ldr	r1, [pc, #476]	@ (8001390 <ProcessCommand+0x32c>)
 80011b2:	4871      	ldr	r0, [pc, #452]	@ (8001378 <ProcessCommand+0x314>)
 80011b4:	f005 fd70 	bl	8006c98 <HAL_UART_Transmit>
}
 80011b8:	e138      	b.n	800142c <ProcessCommand+0x3c8>
	    else if (strcmp((char*)cmd, "CMDC") == 0) {
 80011ba:	4976      	ldr	r1, [pc, #472]	@ (8001394 <ProcessCommand+0x330>)
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff f83f 	bl	8000240 <strcmp>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10d      	bne.n	80011e4 <ProcessCommand+0x180>
	    	MotorABS(&motorA);
 80011c8:	4869      	ldr	r0, [pc, #420]	@ (8001370 <ProcessCommand+0x30c>)
 80011ca:	f7ff fc95 	bl	8000af8 <MotorABS>
	    	MotorABS(&motorB);
 80011ce:	4872      	ldr	r0, [pc, #456]	@ (8001398 <ProcessCommand+0x334>)
 80011d0:	f7ff fc92 	bl	8000af8 <MotorABS>
			HAL_UART_Transmit(&huart3, (uint8_t*)"ABS!!!\r\n", 8, HAL_MAX_DELAY);
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
 80011d8:	2208      	movs	r2, #8
 80011da:	4970      	ldr	r1, [pc, #448]	@ (800139c <ProcessCommand+0x338>)
 80011dc:	4866      	ldr	r0, [pc, #408]	@ (8001378 <ProcessCommand+0x314>)
 80011de:	f005 fd5b 	bl	8006c98 <HAL_UART_Transmit>
}
 80011e2:	e123      	b.n	800142c <ProcessCommand+0x3c8>
	    else if (strncmp((char*)cmd, "CMD", 3) == 0) {
 80011e4:	2203      	movs	r2, #3
 80011e6:	496e      	ldr	r1, [pc, #440]	@ (80013a0 <ProcessCommand+0x33c>)
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f00a f9e7 	bl	800b5bc <strncmp>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f040 8114 	bne.w	800141e <ProcessCommand+0x3ba>
	        char* modeStr = (char*)cmd + 3;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3303      	adds	r3, #3
 80011fa:	60fb      	str	r3, [r7, #12]
	        int mode = atoi(modeStr);
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f00a f94d 	bl	800b49c <atoi>
 8001202:	60b8      	str	r0, [r7, #8]
	        if (mode >= 1 && mode <= 9) {
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	2b00      	cmp	r3, #0
 8001208:	f340 8101 	ble.w	800140e <ProcessCommand+0x3aa>
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	2b09      	cmp	r3, #9
 8001210:	f300 80fd 	bgt.w	800140e <ProcessCommand+0x3aa>
	            switch (mode) {
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	3b01      	subs	r3, #1
 8001218:	2b08      	cmp	r3, #8
 800121a:	f200 80f5 	bhi.w	8001408 <ProcessCommand+0x3a4>
 800121e:	a201      	add	r2, pc, #4	@ (adr r2, 8001224 <ProcessCommand+0x1c0>)
 8001220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001224:	08001249 	.word	0x08001249
 8001228:	0800126d 	.word	0x0800126d
 800122c:	08001291 	.word	0x08001291
 8001230:	080012b5 	.word	0x080012b5
 8001234:	080012d9 	.word	0x080012d9
 8001238:	080012fd 	.word	0x080012fd
 800123c:	08001321 	.word	0x08001321
 8001240:	080013c1 	.word	0x080013c1
 8001244:	080013e5 	.word	0x080013e5
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR0 selected\r\n", 18, HAL_MAX_DELAY);
 8001248:	f04f 33ff 	mov.w	r3, #4294967295
 800124c:	2212      	movs	r2, #18
 800124e:	4955      	ldr	r1, [pc, #340]	@ (80013a4 <ProcessCommand+0x340>)
 8001250:	4849      	ldr	r0, [pc, #292]	@ (8001378 <ProcessCommand+0x314>)
 8001252:	f005 fd21 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, DEFAULT, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	4845      	ldr	r0, [pc, #276]	@ (8001370 <ProcessCommand+0x30c>)
 800125c:	f7ff fc31 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, DEFAULT, 0);
 8001260:	2200      	movs	r2, #0
 8001262:	2100      	movs	r1, #0
 8001264:	484c      	ldr	r0, [pc, #304]	@ (8001398 <ProcessCommand+0x334>)
 8001266:	f7ff fc2c 	bl	8000ac2 <motor_set_speed>
	                    break;
 800126a:	e0ce      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR1 selected\r\n", 18, HAL_MAX_DELAY);
 800126c:	f04f 33ff 	mov.w	r3, #4294967295
 8001270:	2212      	movs	r2, #18
 8001272:	494d      	ldr	r1, [pc, #308]	@ (80013a8 <ProcessCommand+0x344>)
 8001274:	4840      	ldr	r0, [pc, #256]	@ (8001378 <ProcessCommand+0x314>)
 8001276:	f005 fd0f 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 93);
 800127a:	225d      	movs	r2, #93	@ 0x5d
 800127c:	2101      	movs	r1, #1
 800127e:	483c      	ldr	r0, [pc, #240]	@ (8001370 <ProcessCommand+0x30c>)
 8001280:	f7ff fc1f 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 100);
 8001284:	2264      	movs	r2, #100	@ 0x64
 8001286:	2101      	movs	r1, #1
 8001288:	4843      	ldr	r0, [pc, #268]	@ (8001398 <ProcessCommand+0x334>)
 800128a:	f7ff fc1a 	bl	8000ac2 <motor_set_speed>
	                    break;
 800128e:	e0bc      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR2 selected\r\n", 18, HAL_MAX_DELAY);
 8001290:	f04f 33ff 	mov.w	r3, #4294967295
 8001294:	2212      	movs	r2, #18
 8001296:	4945      	ldr	r1, [pc, #276]	@ (80013ac <ProcessCommand+0x348>)
 8001298:	4837      	ldr	r0, [pc, #220]	@ (8001378 <ProcessCommand+0x314>)
 800129a:	f005 fcfd 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 50);
 800129e:	2232      	movs	r2, #50	@ 0x32
 80012a0:	2101      	movs	r1, #1
 80012a2:	4833      	ldr	r0, [pc, #204]	@ (8001370 <ProcessCommand+0x30c>)
 80012a4:	f7ff fc0d 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 100);
 80012a8:	2264      	movs	r2, #100	@ 0x64
 80012aa:	2101      	movs	r1, #1
 80012ac:	483a      	ldr	r0, [pc, #232]	@ (8001398 <ProcessCommand+0x334>)
 80012ae:	f7ff fc08 	bl	8000ac2 <motor_set_speed>
	                    break;
 80012b2:	e0aa      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR3 selected\r\n", 18, HAL_MAX_DELAY);
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	2212      	movs	r2, #18
 80012ba:	493d      	ldr	r1, [pc, #244]	@ (80013b0 <ProcessCommand+0x34c>)
 80012bc:	482e      	ldr	r0, [pc, #184]	@ (8001378 <ProcessCommand+0x314>)
 80012be:	f005 fceb 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 100);
 80012c2:	2264      	movs	r2, #100	@ 0x64
 80012c4:	2102      	movs	r1, #2
 80012c6:	482a      	ldr	r0, [pc, #168]	@ (8001370 <ProcessCommand+0x30c>)
 80012c8:	f7ff fbfb 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 100);
 80012cc:	2264      	movs	r2, #100	@ 0x64
 80012ce:	2101      	movs	r1, #1
 80012d0:	4831      	ldr	r0, [pc, #196]	@ (8001398 <ProcessCommand+0x334>)
 80012d2:	f7ff fbf6 	bl	8000ac2 <motor_set_speed>
	                    break;
 80012d6:	e098      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR4 selected\r\n", 18, HAL_MAX_DELAY);
 80012d8:	f04f 33ff 	mov.w	r3, #4294967295
 80012dc:	2212      	movs	r2, #18
 80012de:	4935      	ldr	r1, [pc, #212]	@ (80013b4 <ProcessCommand+0x350>)
 80012e0:	4825      	ldr	r0, [pc, #148]	@ (8001378 <ProcessCommand+0x314>)
 80012e2:	f005 fcd9 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 50);
 80012e6:	2232      	movs	r2, #50	@ 0x32
 80012e8:	2102      	movs	r1, #2
 80012ea:	4821      	ldr	r0, [pc, #132]	@ (8001370 <ProcessCommand+0x30c>)
 80012ec:	f7ff fbe9 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 100);
 80012f0:	2264      	movs	r2, #100	@ 0x64
 80012f2:	2102      	movs	r1, #2
 80012f4:	4828      	ldr	r0, [pc, #160]	@ (8001398 <ProcessCommand+0x334>)
 80012f6:	f7ff fbe4 	bl	8000ac2 <motor_set_speed>
	                    break;
 80012fa:	e086      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR5 selected\r\n", 18, HAL_MAX_DELAY);
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	2212      	movs	r2, #18
 8001302:	492d      	ldr	r1, [pc, #180]	@ (80013b8 <ProcessCommand+0x354>)
 8001304:	481c      	ldr	r0, [pc, #112]	@ (8001378 <ProcessCommand+0x314>)
 8001306:	f005 fcc7 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 100);
 800130a:	2264      	movs	r2, #100	@ 0x64
 800130c:	2102      	movs	r1, #2
 800130e:	4818      	ldr	r0, [pc, #96]	@ (8001370 <ProcessCommand+0x30c>)
 8001310:	f7ff fbd7 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 100);
 8001314:	2264      	movs	r2, #100	@ 0x64
 8001316:	2102      	movs	r1, #2
 8001318:	481f      	ldr	r0, [pc, #124]	@ (8001398 <ProcessCommand+0x334>)
 800131a:	f7ff fbd2 	bl	8000ac2 <motor_set_speed>
	                    break;
 800131e:	e074      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR6 selected\r\n", 18, HAL_MAX_DELAY);
 8001320:	f04f 33ff 	mov.w	r3, #4294967295
 8001324:	2212      	movs	r2, #18
 8001326:	4925      	ldr	r1, [pc, #148]	@ (80013bc <ProcessCommand+0x358>)
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <ProcessCommand+0x314>)
 800132a:	f005 fcb5 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 100);
 800132e:	2264      	movs	r2, #100	@ 0x64
 8001330:	2102      	movs	r1, #2
 8001332:	480f      	ldr	r0, [pc, #60]	@ (8001370 <ProcessCommand+0x30c>)
 8001334:	f7ff fbc5 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 50);
 8001338:	2232      	movs	r2, #50	@ 0x32
 800133a:	2102      	movs	r1, #2
 800133c:	4816      	ldr	r0, [pc, #88]	@ (8001398 <ProcessCommand+0x334>)
 800133e:	f7ff fbc0 	bl	8000ac2 <motor_set_speed>
	                    break;
 8001342:	e062      	b.n	800140a <ProcessCommand+0x3a6>
 8001344:	0800b6b4 	.word	0x0800b6b4
 8001348:	0800b6bc 	.word	0x0800b6bc
 800134c:	20000160 	.word	0x20000160
 8001350:	20000168 	.word	0x20000168
 8001354:	20000200 	.word	0x20000200
 8001358:	2000024c 	.word	0x2000024c
 800135c:	20000330 	.word	0x20000330
 8001360:	200001b4 	.word	0x200001b4
 8001364:	20000298 	.word	0x20000298
 8001368:	200002e4 	.word	0x200002e4
 800136c:	200003c8 	.word	0x200003c8
 8001370:	200000e0 	.word	0x200000e0
 8001374:	0800b6c4 	.word	0x0800b6c4
 8001378:	2000049c 	.word	0x2000049c
 800137c:	0800b6d8 	.word	0x0800b6d8
 8001380:	40021800 	.word	0x40021800
 8001384:	0800b6e0 	.word	0x0800b6e0
 8001388:	0800b6f4 	.word	0x0800b6f4
 800138c:	20000158 	.word	0x20000158
 8001390:	0800b6fc 	.word	0x0800b6fc
 8001394:	0800b70c 	.word	0x0800b70c
 8001398:	2000011c 	.word	0x2000011c
 800139c:	0800b714 	.word	0x0800b714
 80013a0:	0800b720 	.word	0x0800b720
 80013a4:	0800b724 	.word	0x0800b724
 80013a8:	0800b738 	.word	0x0800b738
 80013ac:	0800b74c 	.word	0x0800b74c
 80013b0:	0800b760 	.word	0x0800b760
 80013b4:	0800b774 	.word	0x0800b774
 80013b8:	0800b788 	.word	0x0800b788
 80013bc:	0800b79c 	.word	0x0800b79c
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR7 selected\r\n", 18, HAL_MAX_DELAY);
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	2212      	movs	r2, #18
 80013c6:	491b      	ldr	r1, [pc, #108]	@ (8001434 <ProcessCommand+0x3d0>)
 80013c8:	481b      	ldr	r0, [pc, #108]	@ (8001438 <ProcessCommand+0x3d4>)
 80013ca:	f005 fc65 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 100);
 80013ce:	2264      	movs	r2, #100	@ 0x64
 80013d0:	2101      	movs	r1, #1
 80013d2:	481a      	ldr	r0, [pc, #104]	@ (800143c <ProcessCommand+0x3d8>)
 80013d4:	f7ff fb75 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 100);
 80013d8:	2264      	movs	r2, #100	@ 0x64
 80013da:	2102      	movs	r1, #2
 80013dc:	4818      	ldr	r0, [pc, #96]	@ (8001440 <ProcessCommand+0x3dc>)
 80013de:	f7ff fb70 	bl	8000ac2 <motor_set_speed>
	                    break;
 80013e2:	e012      	b.n	800140a <ProcessCommand+0x3a6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR8 selected\r\n", 18, HAL_MAX_DELAY);
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
 80013e8:	2212      	movs	r2, #18
 80013ea:	4916      	ldr	r1, [pc, #88]	@ (8001444 <ProcessCommand+0x3e0>)
 80013ec:	4812      	ldr	r0, [pc, #72]	@ (8001438 <ProcessCommand+0x3d4>)
 80013ee:	f005 fc53 	bl	8006c98 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 100);
 80013f2:	2264      	movs	r2, #100	@ 0x64
 80013f4:	2101      	movs	r1, #1
 80013f6:	4811      	ldr	r0, [pc, #68]	@ (800143c <ProcessCommand+0x3d8>)
 80013f8:	f7ff fb63 	bl	8000ac2 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 50);
 80013fc:	2232      	movs	r2, #50	@ 0x32
 80013fe:	2101      	movs	r1, #1
 8001400:	480f      	ldr	r0, [pc, #60]	@ (8001440 <ProcessCommand+0x3dc>)
 8001402:	f7ff fb5e 	bl	8000ac2 <motor_set_speed>
	                    break;
 8001406:	e000      	b.n	800140a <ProcessCommand+0x3a6>
	                    break;
 8001408:	bf00      	nop
	            switch (mode) {
 800140a:	bf00      	nop
}
 800140c:	e00e      	b.n	800142c <ProcessCommand+0x3c8>
	            HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid MOTOR mode\r\n", 21, HAL_MAX_DELAY);
 800140e:	f04f 33ff 	mov.w	r3, #4294967295
 8001412:	2215      	movs	r2, #21
 8001414:	490c      	ldr	r1, [pc, #48]	@ (8001448 <ProcessCommand+0x3e4>)
 8001416:	4808      	ldr	r0, [pc, #32]	@ (8001438 <ProcessCommand+0x3d4>)
 8001418:	f005 fc3e 	bl	8006c98 <HAL_UART_Transmit>
}
 800141c:	e006      	b.n	800142c <ProcessCommand+0x3c8>
	        HAL_UART_Transmit(&huart3, (uint8_t *)"Unknown command\r\n", 17, HAL_MAX_DELAY);
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
 8001422:	2211      	movs	r2, #17
 8001424:	4909      	ldr	r1, [pc, #36]	@ (800144c <ProcessCommand+0x3e8>)
 8001426:	4804      	ldr	r0, [pc, #16]	@ (8001438 <ProcessCommand+0x3d4>)
 8001428:	f005 fc36 	bl	8006c98 <HAL_UART_Transmit>
}
 800142c:	bf00      	nop
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	0800b7b0 	.word	0x0800b7b0
 8001438:	2000049c 	.word	0x2000049c
 800143c:	200000e0 	.word	0x200000e0
 8001440:	2000011c 	.word	0x2000011c
 8001444:	0800b7c4 	.word	0x0800b7c4
 8001448:	0800b7d8 	.word	0x0800b7d8
 800144c:	0800b7f0 	.word	0x0800b7f0

08001450 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
	static uint32_t lastPressTime = 0;

	if (GPIO_Pin == GPIO_PIN_13) {
 800145a:	88fb      	ldrh	r3, [r7, #6]
 800145c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001460:	d122      	bne.n	80014a8 <HAL_GPIO_EXTI_Callback+0x58>
		uint32_t currentTime = HAL_GetTick();  // Pobierz aktualny czas
 8001462:	f001 fba1 	bl	8002ba8 <HAL_GetTick>
 8001466:	60f8      	str	r0, [r7, #12]

		if (currentTime - lastPressTime > 200) {  // 200 ms debounce
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <HAL_GPIO_EXTI_Callback+0x60>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2bc8      	cmp	r3, #200	@ 0xc8
 8001472:	d919      	bls.n	80014a8 <HAL_GPIO_EXTI_Callback+0x58>
			indicationOverride = !indicationOverride;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <HAL_GPIO_EXTI_Callback+0x64>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	bf0c      	ite	eq
 800147c:	2301      	moveq	r3, #1
 800147e:	2300      	movne	r3, #0
 8001480:	b2db      	uxtb	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <HAL_GPIO_EXTI_Callback+0x64>)
 8001486:	601a      	str	r2, [r3, #0]

			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001488:	2101      	movs	r1, #1
 800148a:	480b      	ldr	r0, [pc, #44]	@ (80014b8 <HAL_GPIO_EXTI_Callback+0x68>)
 800148c:	f002 fa27 	bl	80038de <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001490:	2180      	movs	r1, #128	@ 0x80
 8001492:	4809      	ldr	r0, [pc, #36]	@ (80014b8 <HAL_GPIO_EXTI_Callback+0x68>)
 8001494:	f002 fa23 	bl	80038de <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001498:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800149c:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <HAL_GPIO_EXTI_Callback+0x68>)
 800149e:	f002 fa1e 	bl	80038de <HAL_GPIO_TogglePin>

			lastPressTime = currentTime;  // Zaktualizuj czas ostatniego wciśnięcia
 80014a2:	4a03      	ldr	r2, [pc, #12]	@ (80014b0 <HAL_GPIO_EXTI_Callback+0x60>)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6013      	str	r3, [r2, #0]
		}
	}
}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000164 	.word	0x20000164
 80014b4:	2000015c 	.word	0x2000015c
 80014b8:	40020400 	.word	0x40020400

080014bc <DistanceIndicator>:

void DistanceIndicator(void*) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

	while (1) {

		if (!indicationOverride)
 80014c4:	4b29      	ldr	r3, [pc, #164]	@ (800156c <DistanceIndicator+0xb0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d04a      	beq.n	8001562 <DistanceIndicator+0xa6>
			continue;

		if (hornOn)
 80014cc:	4b28      	ldr	r3, [pc, #160]	@ (8001570 <DistanceIndicator+0xb4>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d148      	bne.n	8001566 <DistanceIndicator+0xaa>
			continue;

		if (Distance > 10 && Distance <= 30) {
 80014d4:	4b27      	ldr	r3, [pc, #156]	@ (8001574 <DistanceIndicator+0xb8>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b0a      	cmp	r3, #10
 80014da:	dd1b      	ble.n	8001514 <DistanceIndicator+0x58>
 80014dc:	4b25      	ldr	r3, [pc, #148]	@ (8001574 <DistanceIndicator+0xb8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b1e      	cmp	r3, #30
 80014e2:	dc17      	bgt.n	8001514 <DistanceIndicator+0x58>
		    Set_PWM_Frequency(1000);
 80014e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014e8:	f7ff fd8a 	bl	8001000 <Set_PWM_Frequency>
		    HAL_GPIO_TogglePin(DISTANCE_INDICATOR_GPIO_Port, DISTANCE_INDICATOR_Pin);
 80014ec:	2101      	movs	r1, #1
 80014ee:	4822      	ldr	r0, [pc, #136]	@ (8001578 <DistanceIndicator+0xbc>)
 80014f0:	f002 f9f5 	bl	80038de <HAL_GPIO_TogglePin>
		    osDelay(500);
 80014f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014f8:	f007 fae2 	bl	8008ac0 <osDelay>
		    Set_PWM_Frequency(0);
 80014fc:	2000      	movs	r0, #0
 80014fe:	f7ff fd7f 	bl	8001000 <Set_PWM_Frequency>
		    HAL_GPIO_TogglePin(DISTANCE_INDICATOR_GPIO_Port, DISTANCE_INDICATOR_Pin);
 8001502:	2101      	movs	r1, #1
 8001504:	481c      	ldr	r0, [pc, #112]	@ (8001578 <DistanceIndicator+0xbc>)
 8001506:	f002 f9ea 	bl	80038de <HAL_GPIO_TogglePin>
		    osDelay(500);
 800150a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800150e:	f007 fad7 	bl	8008ac0 <osDelay>
 8001512:	e029      	b.n	8001568 <DistanceIndicator+0xac>
		}

		else if (Distance > 0 && Distance <= 10) {
 8001514:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <DistanceIndicator+0xb8>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	dd19      	ble.n	8001550 <DistanceIndicator+0x94>
 800151c:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <DistanceIndicator+0xb8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b0a      	cmp	r3, #10
 8001522:	dc15      	bgt.n	8001550 <DistanceIndicator+0x94>
		    Set_PWM_Frequency(1000);
 8001524:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001528:	f7ff fd6a 	bl	8001000 <Set_PWM_Frequency>
		    HAL_GPIO_TogglePin(DISTANCE_INDICATOR_GPIO_Port, DISTANCE_INDICATOR_Pin);
 800152c:	2101      	movs	r1, #1
 800152e:	4812      	ldr	r0, [pc, #72]	@ (8001578 <DistanceIndicator+0xbc>)
 8001530:	f002 f9d5 	bl	80038de <HAL_GPIO_TogglePin>
		    osDelay(100);
 8001534:	2064      	movs	r0, #100	@ 0x64
 8001536:	f007 fac3 	bl	8008ac0 <osDelay>
		    Set_PWM_Frequency(0);
 800153a:	2000      	movs	r0, #0
 800153c:	f7ff fd60 	bl	8001000 <Set_PWM_Frequency>
		    HAL_GPIO_TogglePin(DISTANCE_INDICATOR_GPIO_Port, DISTANCE_INDICATOR_Pin);
 8001540:	2101      	movs	r1, #1
 8001542:	480d      	ldr	r0, [pc, #52]	@ (8001578 <DistanceIndicator+0xbc>)
 8001544:	f002 f9cb 	bl	80038de <HAL_GPIO_TogglePin>
		    osDelay(100);
 8001548:	2064      	movs	r0, #100	@ 0x64
 800154a:	f007 fab9 	bl	8008ac0 <osDelay>
 800154e:	e00b      	b.n	8001568 <DistanceIndicator+0xac>
		}

		else {
		    HAL_GPIO_WritePin(DISTANCE_INDICATOR_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	2101      	movs	r1, #1
 8001554:	4808      	ldr	r0, [pc, #32]	@ (8001578 <DistanceIndicator+0xbc>)
 8001556:	f002 f9a9 	bl	80038ac <HAL_GPIO_WritePin>
		    Set_PWM_Frequency(0);
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff fd50 	bl	8001000 <Set_PWM_Frequency>
 8001560:	e7b0      	b.n	80014c4 <DistanceIndicator+0x8>
			continue;
 8001562:	bf00      	nop
 8001564:	e7ae      	b.n	80014c4 <DistanceIndicator+0x8>
			continue;
 8001566:	bf00      	nop
		if (!indicationOverride)
 8001568:	e7ac      	b.n	80014c4 <DistanceIndicator+0x8>
 800156a:	bf00      	nop
 800156c:	2000015c 	.word	0x2000015c
 8001570:	20000158 	.word	0x20000158
 8001574:	200000dc 	.word	0x200000dc
 8001578:	40021000 	.word	0x40021000
 800157c:	00000000 	.word	0x00000000

08001580 <DistanceSensor>:
		}
	}
}

void DistanceSensor(void*) {
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
    HAL_TIM_Base_Start(&htim9);
 8001588:	4837      	ldr	r0, [pc, #220]	@ (8001668 <DistanceSensor+0xe8>)
 800158a:	f003 fcc9 	bl	8004f20 <HAL_TIM_Base_Start>
    HAL_GPIO_WritePin(DETECTOR_TRIGGER_GPIO_Port, DETECTOR_TRIGGER_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2140      	movs	r1, #64	@ 0x40
 8001592:	4836      	ldr	r0, [pc, #216]	@ (800166c <DistanceSensor+0xec>)
 8001594:	f002 f98a 	bl	80038ac <HAL_GPIO_WritePin>

    while (1) {
        // Wysyłanie impulsu trigger
        HAL_GPIO_WritePin(DETECTOR_TRIGGER_GPIO_Port, DETECTOR_TRIGGER_Pin, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	2140      	movs	r1, #64	@ 0x40
 800159c:	4833      	ldr	r0, [pc, #204]	@ (800166c <DistanceSensor+0xec>)
 800159e:	f002 f985 	bl	80038ac <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COUNTER(&htim9, 0);
 80015a2:	4b31      	ldr	r3, [pc, #196]	@ (8001668 <DistanceSensor+0xe8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2200      	movs	r2, #0
 80015a8:	625a      	str	r2, [r3, #36]	@ 0x24
        while (__HAL_TIM_GET_COUNTER(&htim9) < 10);
 80015aa:	bf00      	nop
 80015ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001668 <DistanceSensor+0xe8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b2:	2b09      	cmp	r3, #9
 80015b4:	d9fa      	bls.n	80015ac <DistanceSensor+0x2c>
        HAL_GPIO_WritePin(DETECTOR_TRIGGER_GPIO_Port, DETECTOR_TRIGGER_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2140      	movs	r1, #64	@ 0x40
 80015ba:	482c      	ldr	r0, [pc, #176]	@ (800166c <DistanceSensor+0xec>)
 80015bc:	f002 f976 	bl	80038ac <HAL_GPIO_WritePin>

        // Pomiar czasu narastającego zbocza ECHO
        pMillis = HAL_GetTick();
 80015c0:	f001 faf2 	bl	8002ba8 <HAL_GetTick>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4a2a      	ldr	r2, [pc, #168]	@ (8001670 <DistanceSensor+0xf0>)
 80015c8:	6013      	str	r3, [r2, #0]
        while (!(HAL_GPIO_ReadPin(DETECTOR_ECHO_GPIO_Port, DETECTOR_ECHO_Pin)) && pMillis + 10 > HAL_GetTick());
 80015ca:	bf00      	nop
 80015cc:	2120      	movs	r1, #32
 80015ce:	4827      	ldr	r0, [pc, #156]	@ (800166c <DistanceSensor+0xec>)
 80015d0:	f002 f954 	bl	800387c <HAL_GPIO_ReadPin>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d108      	bne.n	80015ec <DistanceSensor+0x6c>
 80015da:	4b25      	ldr	r3, [pc, #148]	@ (8001670 <DistanceSensor+0xf0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f103 040a 	add.w	r4, r3, #10
 80015e2:	f001 fae1 	bl	8002ba8 <HAL_GetTick>
 80015e6:	4603      	mov	r3, r0
 80015e8:	429c      	cmp	r4, r3
 80015ea:	d8ef      	bhi.n	80015cc <DistanceSensor+0x4c>
        Value1 = __HAL_TIM_GET_COUNTER(&htim9);
 80015ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001668 <DistanceSensor+0xe8>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f2:	4a20      	ldr	r2, [pc, #128]	@ (8001674 <DistanceSensor+0xf4>)
 80015f4:	6013      	str	r3, [r2, #0]

        // Pomiar czasu opadającego zbocza ECHO
        pMillis = HAL_GetTick();
 80015f6:	f001 fad7 	bl	8002ba8 <HAL_GetTick>
 80015fa:	4603      	mov	r3, r0
 80015fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001670 <DistanceSensor+0xf0>)
 80015fe:	6013      	str	r3, [r2, #0]
        while ((HAL_GPIO_ReadPin(DETECTOR_ECHO_GPIO_Port, DETECTOR_ECHO_Pin)) && pMillis + 50 > HAL_GetTick());
 8001600:	bf00      	nop
 8001602:	2120      	movs	r1, #32
 8001604:	4819      	ldr	r0, [pc, #100]	@ (800166c <DistanceSensor+0xec>)
 8001606:	f002 f939 	bl	800387c <HAL_GPIO_ReadPin>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d008      	beq.n	8001622 <DistanceSensor+0xa2>
 8001610:	4b17      	ldr	r3, [pc, #92]	@ (8001670 <DistanceSensor+0xf0>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8001618:	f001 fac6 	bl	8002ba8 <HAL_GetTick>
 800161c:	4603      	mov	r3, r0
 800161e:	429c      	cmp	r4, r3
 8001620:	d8ef      	bhi.n	8001602 <DistanceSensor+0x82>
        Value2 = __HAL_TIM_GET_COUNTER(&htim9);
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <DistanceSensor+0xe8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001628:	461a      	mov	r2, r3
 800162a:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <DistanceSensor+0xf8>)
 800162c:	601a      	str	r2, [r3, #0]

        // Obliczanie dystansu
        Distance = (Value2 - Value1) * 0.034 / 2;
 800162e:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <DistanceSensor+0xf8>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <DistanceSensor+0xf4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	ee07 3a90 	vmov	s15, r3
 800163e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001642:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8001660 <DistanceSensor+0xe0>
 8001646:	ee27 6b06 	vmul.f64	d6, d7, d6
 800164a:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 800164e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001652:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001656:	ee17 2a90 	vmov	r2, s15
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <DistanceSensor+0xfc>)
 800165c:	601a      	str	r2, [r3, #0]
        HAL_GPIO_WritePin(DETECTOR_TRIGGER_GPIO_Port, DETECTOR_TRIGGER_Pin, GPIO_PIN_SET);
 800165e:	e79b      	b.n	8001598 <DistanceSensor+0x18>
 8001660:	b020c49c 	.word	0xb020c49c
 8001664:	3fa16872 	.word	0x3fa16872
 8001668:	2000037c 	.word	0x2000037c
 800166c:	40021000 	.word	0x40021000
 8001670:	200000d0 	.word	0x200000d0
 8001674:	200000d4 	.word	0x200000d4
 8001678:	200000d8 	.word	0x200000d8
 800167c:	200000dc 	.word	0x200000dc

08001680 <ProcessHeartBeat>:
    }
}



void ProcessHeartBeat(void* argument) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    for (;;) {

    	if (!engineOn)
 8001688:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <ProcessHeartBeat+0x54>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d01f      	beq.n	80016d0 <ProcessHeartBeat+0x50>
    		continue;

    	int16_t data[5] = {motorA.measured_speed, motorB.measured_speed, motorA.set_speed, motorB.set_speed, Distance};
 8001690:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <ProcessHeartBeat+0x58>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	b21b      	sxth	r3, r3
 8001696:	81bb      	strh	r3, [r7, #12]
 8001698:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <ProcessHeartBeat+0x5c>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	b21b      	sxth	r3, r3
 800169e:	81fb      	strh	r3, [r7, #14]
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <ProcessHeartBeat+0x58>)
 80016a2:	69db      	ldr	r3, [r3, #28]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	823b      	strh	r3, [r7, #16]
 80016a8:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <ProcessHeartBeat+0x5c>)
 80016aa:	69db      	ldr	r3, [r3, #28]
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	827b      	strh	r3, [r7, #18]
 80016b0:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <ProcessHeartBeat+0x60>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	82bb      	strh	r3, [r7, #20]
    	HAL_UART_Transmit(&huart2, (uint8_t*)data, sizeof(data), HAL_MAX_DELAY);
 80016b8:	f107 010c 	add.w	r1, r7, #12
 80016bc:	f04f 33ff 	mov.w	r3, #4294967295
 80016c0:	220a      	movs	r2, #10
 80016c2:	4808      	ldr	r0, [pc, #32]	@ (80016e4 <ProcessHeartBeat+0x64>)
 80016c4:	f005 fae8 	bl	8006c98 <HAL_UART_Transmit>

        osDelay(100);
 80016c8:	2064      	movs	r0, #100	@ 0x64
 80016ca:	f007 f9f9 	bl	8008ac0 <osDelay>
 80016ce:	e7db      	b.n	8001688 <ProcessHeartBeat+0x8>
    		continue;
 80016d0:	bf00      	nop
    for (;;) {
 80016d2:	e7d9      	b.n	8001688 <ProcessHeartBeat+0x8>
 80016d4:	20000160 	.word	0x20000160
 80016d8:	200000e0 	.word	0x200000e0
 80016dc:	2000011c 	.word	0x2000011c
 80016e0:	200000dc 	.word	0x200000dc
 80016e4:	20000414 	.word	0x20000414

080016e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ee:	f001 fa0a 	bl	8002b06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f2:	f000 f841 	bl	8001778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f6:	f7fe ff81 	bl	80005fc <MX_GPIO_Init>
  MX_DMA_Init();
 80016fa:	f7fe ff2b 	bl	8000554 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80016fe:	f000 ffe9 	bl	80026d4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001702:	f001 f92f 	bl	8002964 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 8001706:	f000 ffb5 	bl	8002674 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800170a:	f000 fa03 	bl	8001b14 <MX_TIM1_Init>
  MX_TIM3_Init();
 800170e:	f000 fabf 	bl	8001c90 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001712:	f000 fb13 	bl	8001d3c <MX_TIM4_Init>
  MX_TIM8_Init();
 8001716:	f000 fc05 	bl	8001f24 <MX_TIM8_Init>
  MX_TIM2_Init();
 800171a:	f000 fa55 	bl	8001bc8 <MX_TIM2_Init>
  MX_TIM6_Init();
 800171e:	f000 fbc9 	bl	8001eb4 <MX_TIM6_Init>
  MX_TIM5_Init();
 8001722:	f000 fb61 	bl	8001de8 <MX_TIM5_Init>
  MX_TIM12_Init();
 8001726:	f000 fcb3 	bl	8002090 <MX_TIM12_Init>
  MX_TIM9_Init();
 800172a:	f000 fc55 	bl	8001fd8 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  const char *readyMsg = "STM32 ready to receive data from HC05...\r\n";
 800172e:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <main+0x80>)
 8001730:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)readyMsg, strlen(readyMsg), HAL_MAX_DELAY);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7fe fd8e 	bl	8000254 <strlen>
 8001738:	4603      	mov	r3, r0
 800173a:	b29a      	uxth	r2, r3
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	480a      	ldr	r0, [pc, #40]	@ (800176c <main+0x84>)
 8001744:	f005 faa8 	bl	8006c98 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8001748:	2201      	movs	r2, #1
 800174a:	4909      	ldr	r1, [pc, #36]	@ (8001770 <main+0x88>)
 800174c:	4809      	ldr	r0, [pc, #36]	@ (8001774 <main+0x8c>)
 800174e:	f005 fb2c 	bl	8006daa <HAL_UART_Receive_IT>

  Init_MotorSystem();
 8001752:	f7ff fbe3 	bl	8000f1c <Init_MotorSystem>
  //Set_PWM_Frequency(1000); // BUZZER

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001756:	f007 f8a3 	bl	80088a0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800175a:	f7fe ff21 	bl	80005a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800175e:	f007 f8d3 	bl	8008908 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001762:	bf00      	nop
 8001764:	e7fd      	b.n	8001762 <main+0x7a>
 8001766:	bf00      	nop
 8001768:	0800b804 	.word	0x0800b804
 800176c:	2000049c 	.word	0x2000049c
 8001770:	20000088 	.word	0x20000088
 8001774:	20000414 	.word	0x20000414

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b094      	sub	sp, #80	@ 0x50
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 031c 	add.w	r3, r7, #28
 8001782:	2234      	movs	r2, #52	@ 0x34
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f009 ff10 	bl	800b5ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	f107 0308 	add.w	r3, r7, #8
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800179c:	f002 fa0c 	bl	8003bb8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001854 <SystemClock_Config+0xdc>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001854 <SystemClock_Config+0xdc>)
 80017a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ac:	4b29      	ldr	r3, [pc, #164]	@ (8001854 <SystemClock_Config+0xdc>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017b8:	4b27      	ldr	r3, [pc, #156]	@ (8001858 <SystemClock_Config+0xe0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017c0:	4a25      	ldr	r2, [pc, #148]	@ (8001858 <SystemClock_Config+0xe0>)
 80017c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	4b23      	ldr	r3, [pc, #140]	@ (8001858 <SystemClock_Config+0xe0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017d0:	603b      	str	r3, [r7, #0]
 80017d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d4:	2301      	movs	r3, #1
 80017d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017de:	2302      	movs	r3, #2
 80017e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017e8:	2304      	movs	r3, #4
 80017ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80017ec:	2360      	movs	r3, #96	@ 0x60
 80017ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017f0:	2302      	movs	r3, #2
 80017f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017f4:	2304      	movs	r3, #4
 80017f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017f8:	2302      	movs	r3, #2
 80017fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017fc:	f107 031c 	add.w	r3, r7, #28
 8001800:	4618      	mov	r0, r3
 8001802:	f002 fa39 	bl	8003c78 <HAL_RCC_OscConfig>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800180c:	f000 f860 	bl	80018d0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001810:	f002 f9e2 	bl	8003bd8 <HAL_PWREx_EnableOverDrive>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800181a:	f000 f859 	bl	80018d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800181e:	230f      	movs	r3, #15
 8001820:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001822:	2302      	movs	r3, #2
 8001824:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800182a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800182e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001830:	2300      	movs	r3, #0
 8001832:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	2103      	movs	r1, #3
 800183a:	4618      	mov	r0, r3
 800183c:	f002 fcca 	bl	80041d4 <HAL_RCC_ClockConfig>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001846:	f000 f843 	bl	80018d0 <Error_Handler>
  }
}
 800184a:	bf00      	nop
 800184c:	3750      	adds	r7, #80	@ 0x50
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800
 8001858:	40007000 	.word	0x40007000

0800185c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART2) {
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a13      	ldr	r2, [pc, #76]	@ (80018b8 <HAL_UART_RxCpltCallback+0x5c>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d120      	bne.n	80018b0 <HAL_UART_RxCpltCallback+0x54>
		HAL_UART_Transmit(&huart3, rxData, 1, HAL_MAX_DELAY);
 800186e:	f04f 33ff 	mov.w	r3, #4294967295
 8001872:	2201      	movs	r2, #1
 8001874:	4911      	ldr	r1, [pc, #68]	@ (80018bc <HAL_UART_RxCpltCallback+0x60>)
 8001876:	4812      	ldr	r0, [pc, #72]	@ (80018c0 <HAL_UART_RxCpltCallback+0x64>)
 8001878:	f005 fa0e 	bl	8006c98 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, &rxData, 1);
 800187c:	2201      	movs	r2, #1
 800187e:	490f      	ldr	r1, [pc, #60]	@ (80018bc <HAL_UART_RxCpltCallback+0x60>)
 8001880:	4810      	ldr	r0, [pc, #64]	@ (80018c4 <HAL_UART_RxCpltCallback+0x68>)
 8001882:	f005 fa92 	bl	8006daa <HAL_UART_Receive_IT>
		rxBuff[rxIdx++] = rxData[0];
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <HAL_UART_RxCpltCallback+0x6c>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	1c5a      	adds	r2, r3, #1
 800188c:	b2d1      	uxtb	r1, r2
 800188e:	4a0e      	ldr	r2, [pc, #56]	@ (80018c8 <HAL_UART_RxCpltCallback+0x6c>)
 8001890:	7011      	strb	r1, [r2, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	4b09      	ldr	r3, [pc, #36]	@ (80018bc <HAL_UART_RxCpltCallback+0x60>)
 8001896:	7819      	ldrb	r1, [r3, #0]
 8001898:	4b0c      	ldr	r3, [pc, #48]	@ (80018cc <HAL_UART_RxCpltCallback+0x70>)
 800189a:	5499      	strb	r1, [r3, r2]

		if (rxIdx == 4) {
 800189c:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <HAL_UART_RxCpltCallback+0x6c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d105      	bne.n	80018b0 <HAL_UART_RxCpltCallback+0x54>
			//HAL_UART_Transmit(&huart3, rxBuff, rxIdx, HAL_MAX_DELAY);
			ProcessCommand(&rxBuff);
 80018a4:	4809      	ldr	r0, [pc, #36]	@ (80018cc <HAL_UART_RxCpltCallback+0x70>)
 80018a6:	f7ff fbdd 	bl	8001064 <ProcessCommand>
			rxIdx = 0;
 80018aa:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <HAL_UART_RxCpltCallback+0x6c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40004400 	.word	0x40004400
 80018bc:	20000088 	.word	0x20000088
 80018c0:	2000049c 	.word	0x2000049c
 80018c4:	20000414 	.word	0x20000414
 80018c8:	200000cc 	.word	0x200000cc
 80018cc:	2000008c 	.word	0x2000008c

080018d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <Error_Handler+0x8>

080018dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018e2:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <HAL_MspInit+0x4c>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	4a10      	ldr	r2, [pc, #64]	@ (8001928 <HAL_MspInit+0x4c>)
 80018e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001928 <HAL_MspInit+0x4c>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001928 <HAL_MspInit+0x4c>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001928 <HAL_MspInit+0x4c>)
 8001900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001904:	6453      	str	r3, [r2, #68]	@ 0x44
 8001906:	4b08      	ldr	r3, [pc, #32]	@ (8001928 <HAL_MspInit+0x4c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	210f      	movs	r1, #15
 8001916:	f06f 0001 	mvn.w	r0, #1
 800191a:	f001 fa50 	bl	8002dbe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800

0800192c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <NMI_Handler+0x4>

08001934 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <HardFault_Handler+0x4>

0800193c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <MemManage_Handler+0x4>

08001944 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <BusFault_Handler+0x4>

0800194c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <UsageFault_Handler+0x4>

08001954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001966:	f001 f90b 	bl	8002b80 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800196a:	f008 fd23 	bl	800a3b4 <xTaskGetSchedulerState>
 800196e:	4603      	mov	r3, r0
 8001970:	2b01      	cmp	r3, #1
 8001972:	d001      	beq.n	8001978 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001974:	f009 fb10 	bl	800af98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}

0800197c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001980:	4802      	ldr	r0, [pc, #8]	@ (800198c <DMA1_Stream5_IRQHandler+0x10>)
 8001982:	f001 fb93 	bl	80030ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000524 	.word	0x20000524

08001990 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <DMA1_Stream6_IRQHandler+0x10>)
 8001996:	f001 fb89 	bl	80030ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000584 	.word	0x20000584

080019a4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019a8:	4803      	ldr	r0, [pc, #12]	@ (80019b8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80019aa:	f003 ffde 	bl	800596a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80019ae:	4803      	ldr	r0, [pc, #12]	@ (80019bc <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80019b0:	f003 ffdb 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000168 	.word	0x20000168
 80019bc:	2000037c 	.word	0x2000037c

080019c0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019c4:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80019c6:	f003 ffd0 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000168 	.word	0x20000168

080019d4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019d8:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80019da:	f003 ffc6 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000168 	.word	0x20000168

080019e8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019ec:	4802      	ldr	r0, [pc, #8]	@ (80019f8 <TIM1_CC_IRQHandler+0x10>)
 80019ee:	f003 ffbc 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000168 	.word	0x20000168

080019fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a00:	4802      	ldr	r0, [pc, #8]	@ (8001a0c <TIM2_IRQHandler+0x10>)
 8001a02:	f003 ffb2 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200001b4 	.word	0x200001b4

08001a10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a14:	4802      	ldr	r0, [pc, #8]	@ (8001a20 <TIM3_IRQHandler+0x10>)
 8001a16:	f003 ffa8 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000200 	.word	0x20000200

08001a24 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a28:	4802      	ldr	r0, [pc, #8]	@ (8001a34 <TIM4_IRQHandler+0x10>)
 8001a2a:	f003 ff9e 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	2000024c 	.word	0x2000024c

08001a38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a3c:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <USART2_IRQHandler+0x10>)
 8001a3e:	f005 f9f9 	bl	8006e34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000414 	.word	0x20000414

08001a4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001a50:	4802      	ldr	r0, [pc, #8]	@ (8001a5c <USART3_IRQHandler+0x10>)
 8001a52:	f005 f9ef 	bl	8006e34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	2000049c 	.word	0x2000049c

08001a60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001a64:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a68:	f001 ff54 	bl	8003914 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001a74:	4803      	ldr	r0, [pc, #12]	@ (8001a84 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8001a76:	f003 ff78 	bl	800596a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8001a7a:	4803      	ldr	r0, [pc, #12]	@ (8001a88 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8001a7c:	f003 ff75 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000330 	.word	0x20000330
 8001a88:	200003c8 	.word	0x200003c8

08001a8c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001a92:	f003 ff6a 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000330 	.word	0x20000330

08001aa0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001aa4:	4802      	ldr	r0, [pc, #8]	@ (8001ab0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001aa6:	f003 ff60 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000330 	.word	0x20000330

08001ab4 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <TIM8_CC_IRQHandler+0x10>)
 8001aba:	f003 ff56 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000330 	.word	0x20000330

08001ac8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001acc:	4802      	ldr	r0, [pc, #8]	@ (8001ad8 <TIM5_IRQHandler+0x10>)
 8001ace:	f003 ff4c 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000298 	.word	0x20000298

08001adc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ae0:	4802      	ldr	r0, [pc, #8]	@ (8001aec <TIM6_DAC_IRQHandler+0x10>)
 8001ae2:	f003 ff42 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200002e4 	.word	0x200002e4

08001af0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <SystemInit+0x20>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <SystemInit+0x20>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08c      	sub	sp, #48	@ 0x30
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b1a:	f107 030c 	add.w	r3, r7, #12
 8001b1e:	2224      	movs	r2, #36	@ 0x24
 8001b20:	2100      	movs	r1, #0
 8001b22:	4618      	mov	r0, r3
 8001b24:	f009 fd42 	bl	800b5ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b28:	463b      	mov	r3, r7
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b32:	4b23      	ldr	r3, [pc, #140]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b34:	4a23      	ldr	r2, [pc, #140]	@ (8001bc4 <MX_TIM1_Init+0xb0>)
 8001b36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b38:	4b21      	ldr	r3, [pc, #132]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001b3e:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b40:	2210      	movs	r2, #16
 8001b42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b44:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b52:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b58:	4b19      	ldr	r3, [pc, #100]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b66:	2301      	movs	r3, #1
 8001b68:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001b6e:	230f      	movs	r3, #15
 8001b70:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b76:	2301      	movs	r3, #1
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001b7e:	230f      	movs	r3, #15
 8001b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	4619      	mov	r1, r3
 8001b88:	480d      	ldr	r0, [pc, #52]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001b8a:	f003 fd13 	bl	80055b4 <HAL_TIM_Encoder_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001b94:	f7ff fe9c 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4805      	ldr	r0, [pc, #20]	@ (8001bc0 <MX_TIM1_Init+0xac>)
 8001baa:	f004 ff7b 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001bb4:	f7ff fe8c 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bb8:	bf00      	nop
 8001bba:	3730      	adds	r7, #48	@ 0x30
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000168 	.word	0x20000168
 8001bc4:	40010000 	.word	0x40010000

08001bc8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	@ 0x28
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
 8001be8:	615a      	str	r2, [r3, #20]
 8001bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bec:	4b27      	ldr	r3, [pc, #156]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001bee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001bf4:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001bf6:	222f      	movs	r2, #47	@ 0x2f
 8001bf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfa:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001c00:	4b22      	ldr	r3, [pc, #136]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c02:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c08:	4b20      	ldr	r3, [pc, #128]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c14:	481d      	ldr	r0, [pc, #116]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c16:	f003 fa9a 	bl	800514e <HAL_TIM_PWM_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001c20:	f7ff fe56 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c2c:	f107 031c 	add.w	r3, r7, #28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4816      	ldr	r0, [pc, #88]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c34:	f004 ff36 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001c3e:	f7ff fe47 	bl	80018d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c42:	2360      	movs	r3, #96	@ 0x60
 8001c44:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c52:	463b      	mov	r3, r7
 8001c54:	2200      	movs	r2, #0
 8001c56:	4619      	mov	r1, r3
 8001c58:	480c      	ldr	r0, [pc, #48]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c5a:	f004 f829 	bl	8005cb0 <HAL_TIM_PWM_ConfigChannel>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001c64:	f7ff fe34 	bl	80018d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c68:	463b      	mov	r3, r7
 8001c6a:	220c      	movs	r2, #12
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4807      	ldr	r0, [pc, #28]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c70:	f004 f81e 	bl	8005cb0 <HAL_TIM_PWM_ConfigChannel>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001c7a:	f7ff fe29 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c7e:	4803      	ldr	r0, [pc, #12]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c80:	f000 fc5a 	bl	8002538 <HAL_TIM_MspPostInit>

}
 8001c84:	bf00      	nop
 8001c86:	3728      	adds	r7, #40	@ 0x28
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	200001b4 	.word	0x200001b4

08001c90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08c      	sub	sp, #48	@ 0x30
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c96:	f107 030c 	add.w	r3, r7, #12
 8001c9a:	2224      	movs	r2, #36	@ 0x24
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f009 fc84 	bl	800b5ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cae:	4b21      	ldr	r3, [pc, #132]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cb0:	4a21      	ldr	r2, [pc, #132]	@ (8001d38 <MX_TIM3_Init+0xa8>)
 8001cb2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001cba:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cbc:	2210      	movs	r2, #16
 8001cbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001ce4:	230f      	movs	r3, #15
 8001ce6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cec:	2301      	movs	r3, #1
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001cf4:	230f      	movs	r3, #15
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480d      	ldr	r0, [pc, #52]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001d00:	f003 fc58 	bl	80055b4 <HAL_TIM_Encoder_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001d0a:	f7ff fde1 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d16:	463b      	mov	r3, r7
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4806      	ldr	r0, [pc, #24]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001d1c:	f004 fec2 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001d26:	f7ff fdd3 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	3730      	adds	r7, #48	@ 0x30
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000200 	.word	0x20000200
 8001d38:	40000400 	.word	0x40000400

08001d3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08c      	sub	sp, #48	@ 0x30
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d42:	f107 030c 	add.w	r3, r7, #12
 8001d46:	2224      	movs	r2, #36	@ 0x24
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f009 fc2e 	bl	800b5ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	463b      	mov	r3, r7
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d5a:	4b21      	ldr	r3, [pc, #132]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001d5c:	4a21      	ldr	r2, [pc, #132]	@ (8001de4 <MX_TIM4_Init+0xa8>)
 8001d5e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d60:	4b1f      	ldr	r3, [pc, #124]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001d66:	4b1e      	ldr	r3, [pc, #120]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001d68:	2210      	movs	r2, #16
 8001d6a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001d6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d72:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d7a:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d80:	2303      	movs	r3, #3
 8001d82:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d84:	2300      	movs	r3, #0
 8001d86:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001d90:	230f      	movs	r3, #15
 8001d92:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001da0:	230f      	movs	r3, #15
 8001da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001da4:	f107 030c 	add.w	r3, r7, #12
 8001da8:	4619      	mov	r1, r3
 8001daa:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001dac:	f003 fc02 	bl	80055b4 <HAL_TIM_Encoder_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001db6:	f7ff fd8b 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4806      	ldr	r0, [pc, #24]	@ (8001de0 <MX_TIM4_Init+0xa4>)
 8001dc8:	f004 fe6c 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001dd2:	f7ff fd7d 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001dd6:	bf00      	nop
 8001dd8:	3730      	adds	r7, #48	@ 0x30
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	2000024c 	.word	0x2000024c
 8001de4:	40000800 	.word	0x40000800

08001de8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	@ 0x28
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dfa:	463b      	mov	r3, r7
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
 8001e08:	615a      	str	r2, [r3, #20]
 8001e0a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e0c:	4b27      	ldr	r3, [pc, #156]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e0e:	4a28      	ldr	r2, [pc, #160]	@ (8001eb0 <MX_TIM5_Init+0xc8>)
 8001e10:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 8001e12:	4b26      	ldr	r3, [pc, #152]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e14:	222f      	movs	r2, #47	@ 0x2f
 8001e16:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e18:	4b24      	ldr	r3, [pc, #144]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001e1e:	4b23      	ldr	r3, [pc, #140]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e20:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e24:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e26:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001e32:	481e      	ldr	r0, [pc, #120]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e34:	f003 f98b 	bl	800514e <HAL_TIM_PWM_Init>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001e3e:	f7ff fd47 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e4a:	f107 031c 	add.w	r3, r7, #28
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4816      	ldr	r0, [pc, #88]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e52:	f004 fe27 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001e5c:	f7ff fd38 	bl	80018d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e60:	2360      	movs	r3, #96	@ 0x60
 8001e62:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e70:	463b      	mov	r3, r7
 8001e72:	2200      	movs	r2, #0
 8001e74:	4619      	mov	r1, r3
 8001e76:	480d      	ldr	r0, [pc, #52]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e78:	f003 ff1a 	bl	8005cb0 <HAL_TIM_PWM_ConfigChannel>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001e82:	f7ff fd25 	bl	80018d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e86:	463b      	mov	r3, r7
 8001e88:	220c      	movs	r2, #12
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4807      	ldr	r0, [pc, #28]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e8e:	f003 ff0f 	bl	8005cb0 <HAL_TIM_PWM_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8001e98:	f7ff fd1a 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e9c:	4803      	ldr	r0, [pc, #12]	@ (8001eac <MX_TIM5_Init+0xc4>)
 8001e9e:	f000 fb4b 	bl	8002538 <HAL_TIM_MspPostInit>

}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000298 	.word	0x20000298
 8001eb0:	40000c00 	.word	0x40000c00

08001eb4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ec4:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001ec6:	4a16      	ldr	r2, [pc, #88]	@ (8001f20 <MX_TIM6_Init+0x6c>)
 8001ec8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9599;
 8001eca:	4b14      	ldr	r3, [pc, #80]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001ecc:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001ed0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed2:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001ed8:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001eda:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ede:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ee6:	480d      	ldr	r0, [pc, #52]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001ee8:	f002 ffc2 	bl	8004e70 <HAL_TIM_Base_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001ef2:	f7ff fced 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	4619      	mov	r1, r3
 8001f02:	4806      	ldr	r0, [pc, #24]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001f04:	f004 fdce 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001f0e:	f7ff fcdf 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200002e4 	.word	0x200002e4
 8001f20:	40001000 	.word	0x40001000

08001f24 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08c      	sub	sp, #48	@ 0x30
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f2a:	f107 030c 	add.w	r3, r7, #12
 8001f2e:	2224      	movs	r2, #36	@ 0x24
 8001f30:	2100      	movs	r1, #0
 8001f32:	4618      	mov	r0, r3
 8001f34:	f009 fb3a 	bl	800b5ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f38:	463b      	mov	r3, r7
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001f42:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f44:	4a23      	ldr	r2, [pc, #140]	@ (8001fd4 <MX_TIM8_Init+0xb0>)
 8001f46:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001f48:	4b21      	ldr	r3, [pc, #132]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001f4e:	4b20      	ldr	r3, [pc, #128]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f50:	2210      	movs	r2, #16
 8001f52:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001f54:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f5a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001f62:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f68:	4b19      	ldr	r3, [pc, #100]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f76:	2301      	movs	r3, #1
 8001f78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001f7e:	230f      	movs	r3, #15
 8001f80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f82:	2300      	movs	r3, #0
 8001f84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f86:	2301      	movs	r3, #1
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001f8e:	230f      	movs	r3, #15
 8001f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001f92:	f107 030c 	add.w	r3, r7, #12
 8001f96:	4619      	mov	r1, r3
 8001f98:	480d      	ldr	r0, [pc, #52]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001f9a:	f003 fb0b 	bl	80055b4 <HAL_TIM_Encoder_Init>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001fa4:	f7ff fc94 	bl	80018d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001fac:	2300      	movs	r3, #0
 8001fae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4805      	ldr	r0, [pc, #20]	@ (8001fd0 <MX_TIM8_Init+0xac>)
 8001fba:	f004 fd73 	bl	8006aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001fc4:	f7ff fc84 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001fc8:	bf00      	nop
 8001fca:	3730      	adds	r7, #48	@ 0x30
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000330 	.word	0x20000330
 8001fd4:	40010400 	.word	0x40010400

08001fd8 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fde:	f107 0310 	add.w	r3, r7, #16
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001fec:	463b      	mov	r3, r7
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001ff8:	4b23      	ldr	r3, [pc, #140]	@ (8002088 <MX_TIM9_Init+0xb0>)
 8001ffa:	4a24      	ldr	r2, [pc, #144]	@ (800208c <MX_TIM9_Init+0xb4>)
 8001ffc:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 95;
 8001ffe:	4b22      	ldr	r3, [pc, #136]	@ (8002088 <MX_TIM9_Init+0xb0>)
 8002000:	225f      	movs	r2, #95	@ 0x5f
 8002002:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002004:	4b20      	ldr	r3, [pc, #128]	@ (8002088 <MX_TIM9_Init+0xb0>)
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800200a:	4b1f      	ldr	r3, [pc, #124]	@ (8002088 <MX_TIM9_Init+0xb0>)
 800200c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002010:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002012:	4b1d      	ldr	r3, [pc, #116]	@ (8002088 <MX_TIM9_Init+0xb0>)
 8002014:	2200      	movs	r2, #0
 8002016:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002018:	4b1b      	ldr	r3, [pc, #108]	@ (8002088 <MX_TIM9_Init+0xb0>)
 800201a:	2200      	movs	r2, #0
 800201c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800201e:	481a      	ldr	r0, [pc, #104]	@ (8002088 <MX_TIM9_Init+0xb0>)
 8002020:	f002 ff26 	bl	8004e70 <HAL_TIM_Base_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM9_Init+0x56>
  {
    Error_Handler();
 800202a:	f7ff fc51 	bl	80018d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800202e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002032:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002034:	f107 0310 	add.w	r3, r7, #16
 8002038:	4619      	mov	r1, r3
 800203a:	4813      	ldr	r0, [pc, #76]	@ (8002088 <MX_TIM9_Init+0xb0>)
 800203c:	f003 ff4c 	bl	8005ed8 <HAL_TIM_ConfigClockSource>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 8002046:	f7ff fc43 	bl	80018d0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 800204a:	480f      	ldr	r0, [pc, #60]	@ (8002088 <MX_TIM9_Init+0xb0>)
 800204c:	f003 fa50 	bl	80054f0 <HAL_TIM_IC_Init>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 8002056:	f7ff fc3b 	bl	80018d0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800205a:	2300      	movs	r3, #0
 800205c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800205e:	2301      	movs	r3, #1
 8002060:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002062:	2300      	movs	r3, #0
 8002064:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800206a:	463b      	mov	r3, r7
 800206c:	2200      	movs	r2, #0
 800206e:	4619      	mov	r1, r3
 8002070:	4805      	ldr	r0, [pc, #20]	@ (8002088 <MX_TIM9_Init+0xb0>)
 8002072:	f003 fd81 	bl	8005b78 <HAL_TIM_IC_ConfigChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_TIM9_Init+0xa8>
  {
    Error_Handler();
 800207c:	f7ff fc28 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002080:	bf00      	nop
 8002082:	3720      	adds	r7, #32
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	2000037c 	.word	0x2000037c
 800208c:	40014000 	.word	0x40014000

08002090 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
 80020a4:	615a      	str	r2, [r3, #20]
 80020a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80020a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002118 <MX_TIM12_Init+0x88>)
 80020ac:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 95;
 80020ae:	4b19      	ldr	r3, [pc, #100]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020b0:	225f      	movs	r2, #95	@ 0x5f
 80020b2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b4:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 999;
 80020ba:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020bc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020c0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c2:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80020ce:	4811      	ldr	r0, [pc, #68]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020d0:	f003 f83d 	bl	800514e <HAL_TIM_PWM_Init>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80020da:	f7ff fbf9 	bl	80018d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020de:	2360      	movs	r3, #96	@ 0x60
 80020e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	2204      	movs	r2, #4
 80020f2:	4619      	mov	r1, r3
 80020f4:	4807      	ldr	r0, [pc, #28]	@ (8002114 <MX_TIM12_Init+0x84>)
 80020f6:	f003 fddb 	bl	8005cb0 <HAL_TIM_PWM_ConfigChannel>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002100:	f7ff fbe6 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002104:	4803      	ldr	r0, [pc, #12]	@ (8002114 <MX_TIM12_Init+0x84>)
 8002106:	f000 fa17 	bl	8002538 <HAL_TIM_MspPostInit>

}
 800210a:	bf00      	nop
 800210c:	3720      	adds	r7, #32
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	200003c8 	.word	0x200003c8
 8002118:	40001800 	.word	0x40001800

0800211c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b090      	sub	sp, #64	@ 0x40
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002124:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a93      	ldr	r2, [pc, #588]	@ (8002388 <HAL_TIM_Encoder_MspInit+0x26c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d149      	bne.n	80021d2 <HAL_TIM_Encoder_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800213e:	4b93      	ldr	r3, [pc, #588]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002142:	4a92      	ldr	r2, [pc, #584]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6453      	str	r3, [r2, #68]	@ 0x44
 800214a:	4b90      	ldr	r3, [pc, #576]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002154:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002156:	4b8d      	ldr	r3, [pc, #564]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a8c      	ldr	r2, [pc, #560]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800215c:	f043 0310 	orr.w	r3, r3, #16
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b8a      	ldr	r3, [pc, #552]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	627b      	str	r3, [r7, #36]	@ 0x24
 800216c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_LF1_Pin|ENCODER_LF2_Pin;
 800216e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002172:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217c:	2300      	movs	r3, #0
 800217e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002180:	2301      	movs	r3, #1
 8002182:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002184:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002188:	4619      	mov	r1, r3
 800218a:	4881      	ldr	r0, [pc, #516]	@ (8002390 <HAL_TIM_Encoder_MspInit+0x274>)
 800218c:	f001 f9ca 	bl	8003524 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8002190:	2200      	movs	r2, #0
 8002192:	2105      	movs	r1, #5
 8002194:	2018      	movs	r0, #24
 8002196:	f000 fe12 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800219a:	2018      	movs	r0, #24
 800219c:	f000 fe2b 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80021a0:	2200      	movs	r2, #0
 80021a2:	2105      	movs	r1, #5
 80021a4:	2019      	movs	r0, #25
 80021a6:	f000 fe0a 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021aa:	2019      	movs	r0, #25
 80021ac:	f000 fe23 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 80021b0:	2200      	movs	r2, #0
 80021b2:	2105      	movs	r1, #5
 80021b4:	201a      	movs	r0, #26
 80021b6:	f000 fe02 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80021ba:	201a      	movs	r0, #26
 80021bc:	f000 fe1b 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80021c0:	2200      	movs	r2, #0
 80021c2:	2105      	movs	r1, #5
 80021c4:	201b      	movs	r0, #27
 80021c6:	f000 fdfa 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80021ca:	201b      	movs	r0, #27
 80021cc:	f000 fe13 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80021d0:	e0d5      	b.n	800237e <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM3)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a6f      	ldr	r2, [pc, #444]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x278>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d14c      	bne.n	8002276 <HAL_TIM_Encoder_MspInit+0x15a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021dc:	4b6b      	ldr	r3, [pc, #428]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	4a6a      	ldr	r2, [pc, #424]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80021e2:	f043 0302 	orr.w	r3, r3, #2
 80021e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80021e8:	4b68      	ldr	r3, [pc, #416]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	623b      	str	r3, [r7, #32]
 80021f2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f4:	4b65      	ldr	r3, [pc, #404]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	4a64      	ldr	r2, [pc, #400]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002200:	4b62      	ldr	r3, [pc, #392]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	61fb      	str	r3, [r7, #28]
 800220a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800220c:	4b5f      	ldr	r3, [pc, #380]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002210:	4a5e      	ldr	r2, [pc, #376]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002212:	f043 0302 	orr.w	r3, r3, #2
 8002216:	6313      	str	r3, [r2, #48]	@ 0x30
 8002218:	4b5c      	ldr	r3, [pc, #368]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	61bb      	str	r3, [r7, #24]
 8002222:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_LB1_Pin;
 8002224:	2340      	movs	r3, #64	@ 0x40
 8002226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002230:	2300      	movs	r3, #0
 8002232:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002234:	2302      	movs	r3, #2
 8002236:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_LB1_GPIO_Port, &GPIO_InitStruct);
 8002238:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800223c:	4619      	mov	r1, r3
 800223e:	4856      	ldr	r0, [pc, #344]	@ (8002398 <HAL_TIM_Encoder_MspInit+0x27c>)
 8002240:	f001 f970 	bl	8003524 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_LB2_Pin;
 8002244:	2320      	movs	r3, #32
 8002246:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002250:	2300      	movs	r3, #0
 8002252:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002254:	2302      	movs	r3, #2
 8002256:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_LB2_GPIO_Port, &GPIO_InitStruct);
 8002258:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800225c:	4619      	mov	r1, r3
 800225e:	484f      	ldr	r0, [pc, #316]	@ (800239c <HAL_TIM_Encoder_MspInit+0x280>)
 8002260:	f001 f960 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	2105      	movs	r1, #5
 8002268:	201d      	movs	r0, #29
 800226a:	f000 fda8 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800226e:	201d      	movs	r0, #29
 8002270:	f000 fdc1 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 8002274:	e083      	b.n	800237e <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM4)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a49      	ldr	r2, [pc, #292]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x284>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d131      	bne.n	80022e4 <HAL_TIM_Encoder_MspInit+0x1c8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002280:	4b42      	ldr	r3, [pc, #264]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002284:	4a41      	ldr	r2, [pc, #260]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002286:	f043 0304 	orr.w	r3, r3, #4
 800228a:	6413      	str	r3, [r2, #64]	@ 0x40
 800228c:	4b3f      	ldr	r3, [pc, #252]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	f003 0304 	and.w	r3, r3, #4
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002298:	4b3c      	ldr	r3, [pc, #240]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800229a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229c:	4a3b      	ldr	r2, [pc, #236]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800229e:	f043 0308 	orr.w	r3, r3, #8
 80022a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a4:	4b39      	ldr	r3, [pc, #228]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80022a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a8:	f003 0308 	and.w	r3, r3, #8
 80022ac:	613b      	str	r3, [r7, #16]
 80022ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_RF1_Pin|ENCODER_RF2_Pin;
 80022b0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80022b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	2302      	movs	r3, #2
 80022b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022be:	2300      	movs	r3, #0
 80022c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022c2:	2302      	movs	r3, #2
 80022c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80022ca:	4619      	mov	r1, r3
 80022cc:	4835      	ldr	r0, [pc, #212]	@ (80023a4 <HAL_TIM_Encoder_MspInit+0x288>)
 80022ce:	f001 f929 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80022d2:	2200      	movs	r2, #0
 80022d4:	2105      	movs	r1, #5
 80022d6:	201e      	movs	r0, #30
 80022d8:	f000 fd71 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80022dc:	201e      	movs	r0, #30
 80022de:	f000 fd8a 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 80022e2:	e04c      	b.n	800237e <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM8)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a2f      	ldr	r2, [pc, #188]	@ (80023a8 <HAL_TIM_Encoder_MspInit+0x28c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d147      	bne.n	800237e <HAL_TIM_Encoder_MspInit+0x262>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80022ee:	4b27      	ldr	r3, [pc, #156]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	4a26      	ldr	r2, [pc, #152]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022fa:	4b24      	ldr	r3, [pc, #144]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002306:	4b21      	ldr	r3, [pc, #132]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	4a20      	ldr	r2, [pc, #128]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 800230c:	f043 0304 	orr.w	r3, r3, #4
 8002310:	6313      	str	r3, [r2, #48]	@ 0x30
 8002312:	4b1e      	ldr	r3, [pc, #120]	@ (800238c <HAL_TIM_Encoder_MspInit+0x270>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_RB1_Pin|ENCODER_RB2_Pin;
 800231e:	23c0      	movs	r3, #192	@ 0xc0
 8002320:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002322:	2302      	movs	r3, #2
 8002324:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800232e:	2303      	movs	r3, #3
 8002330:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002332:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002336:	4619      	mov	r1, r3
 8002338:	481c      	ldr	r0, [pc, #112]	@ (80023ac <HAL_TIM_Encoder_MspInit+0x290>)
 800233a:	f001 f8f3 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2105      	movs	r1, #5
 8002342:	202b      	movs	r0, #43	@ 0x2b
 8002344:	f000 fd3b 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002348:	202b      	movs	r0, #43	@ 0x2b
 800234a:	f000 fd54 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2105      	movs	r1, #5
 8002352:	202c      	movs	r0, #44	@ 0x2c
 8002354:	f000 fd33 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002358:	202c      	movs	r0, #44	@ 0x2c
 800235a:	f000 fd4c 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	2105      	movs	r1, #5
 8002362:	202d      	movs	r0, #45	@ 0x2d
 8002364:	f000 fd2b 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002368:	202d      	movs	r0, #45	@ 0x2d
 800236a:	f000 fd44 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2105      	movs	r1, #5
 8002372:	202e      	movs	r0, #46	@ 0x2e
 8002374:	f000 fd23 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002378:	202e      	movs	r0, #46	@ 0x2e
 800237a:	f000 fd3c 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 800237e:	bf00      	nop
 8002380:	3740      	adds	r7, #64	@ 0x40
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40010000 	.word	0x40010000
 800238c:	40023800 	.word	0x40023800
 8002390:	40021000 	.word	0x40021000
 8002394:	40000400 	.word	0x40000400
 8002398:	40020000 	.word	0x40020000
 800239c:	40020400 	.word	0x40020400
 80023a0:	40000800 	.word	0x40000800
 80023a4:	40020c00 	.word	0x40020c00
 80023a8:	40010400 	.word	0x40010400
 80023ac:	40020800 	.word	0x40020800

080023b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c0:	d114      	bne.n	80023ec <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c2:	4b26      	ldr	r3, [pc, #152]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	4a25      	ldr	r2, [pc, #148]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ce:	4b23      	ldr	r3, [pc, #140]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2105      	movs	r1, #5
 80023de:	201c      	movs	r0, #28
 80023e0:	f000 fced 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023e4:	201c      	movs	r0, #28
 80023e6:	f000 fd06 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80023ea:	e032      	b.n	8002452 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM5)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002460 <HAL_TIM_PWM_MspInit+0xb0>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d114      	bne.n	8002420 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023f6:	4b19      	ldr	r3, [pc, #100]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	4a18      	ldr	r2, [pc, #96]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 80023fc:	f043 0308 	orr.w	r3, r3, #8
 8002400:	6413      	str	r3, [r2, #64]	@ 0x40
 8002402:	4b16      	ldr	r3, [pc, #88]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	2105      	movs	r1, #5
 8002412:	2032      	movs	r0, #50	@ 0x32
 8002414:	f000 fcd3 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002418:	2032      	movs	r0, #50	@ 0x32
 800241a:	f000 fcec 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 800241e:	e018      	b.n	8002452 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM12)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a0f      	ldr	r2, [pc, #60]	@ (8002464 <HAL_TIM_PWM_MspInit+0xb4>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d113      	bne.n	8002452 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800242a:	4b0c      	ldr	r3, [pc, #48]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 8002430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002434:	6413      	str	r3, [r2, #64]	@ 0x40
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <HAL_TIM_PWM_MspInit+0xac>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2105      	movs	r1, #5
 8002446:	202b      	movs	r0, #43	@ 0x2b
 8002448:	f000 fcb9 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800244c:	202b      	movs	r0, #43	@ 0x2b
 800244e:	f000 fcd2 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023800 	.word	0x40023800
 8002460:	40000c00 	.word	0x40000c00
 8002464:	40001800 	.word	0x40001800

08002468 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	@ 0x28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002470:	f107 0314 	add.w	r3, r7, #20
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM6)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a28      	ldr	r2, [pc, #160]	@ (8002528 <HAL_TIM_Base_MspInit+0xc0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d114      	bne.n	80024b4 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800248a:	4b28      	ldr	r3, [pc, #160]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	4a27      	ldr	r2, [pc, #156]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 8002490:	f043 0310 	orr.w	r3, r3, #16
 8002494:	6413      	str	r3, [r2, #64]	@ 0x40
 8002496:	4b25      	ldr	r3, [pc, #148]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	f003 0310 	and.w	r3, r3, #16
 800249e:	613b      	str	r3, [r7, #16]
 80024a0:	693b      	ldr	r3, [r7, #16]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80024a2:	2200      	movs	r2, #0
 80024a4:	2105      	movs	r1, #5
 80024a6:	2036      	movs	r0, #54	@ 0x36
 80024a8:	f000 fc89 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024ac:	2036      	movs	r0, #54	@ 0x36
 80024ae:	f000 fca2 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80024b2:	e034      	b.n	800251e <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM9)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002530 <HAL_TIM_Base_MspInit+0xc8>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d12f      	bne.n	800251e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80024be:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	4a1a      	ldr	r2, [pc, #104]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 80024c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ca:	4b18      	ldr	r3, [pc, #96]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024d6:	4b15      	ldr	r3, [pc, #84]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a14      	ldr	r2, [pc, #80]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 80024dc:	f043 0310 	orr.w	r3, r3, #16
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b12      	ldr	r3, [pc, #72]	@ (800252c <HAL_TIM_Base_MspInit+0xc4>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0310 	and.w	r3, r3, #16
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DETECTOR_ECHO_Pin;
 80024ee:	2320      	movs	r3, #32
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80024fe:	2303      	movs	r3, #3
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DETECTOR_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4619      	mov	r1, r3
 8002508:	480a      	ldr	r0, [pc, #40]	@ (8002534 <HAL_TIM_Base_MspInit+0xcc>)
 800250a:	f001 f80b 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2105      	movs	r1, #5
 8002512:	2018      	movs	r0, #24
 8002514:	f000 fc53 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002518:	2018      	movs	r0, #24
 800251a:	f000 fc6c 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 800251e:	bf00      	nop
 8002520:	3728      	adds	r7, #40	@ 0x28
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40001000 	.word	0x40001000
 800252c:	40023800 	.word	0x40023800
 8002530:	40014000 	.word	0x40014000
 8002534:	40021000 	.word	0x40021000

08002538 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08c      	sub	sp, #48	@ 0x30
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002540:	f107 031c 	add.w	r3, r7, #28
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	60da      	str	r2, [r3, #12]
 800254e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002558:	d139      	bne.n	80025ce <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255a:	4b41      	ldr	r3, [pc, #260]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255e:	4a40      	ldr	r2, [pc, #256]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	6313      	str	r3, [r2, #48]	@ 0x30
 8002566:	4b3e      	ldr	r3, [pc, #248]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	61bb      	str	r3, [r7, #24]
 8002570:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002572:	4b3b      	ldr	r3, [pc, #236]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	4a3a      	ldr	r2, [pc, #232]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 8002578:	f043 0302 	orr.w	r3, r3, #2
 800257c:	6313      	str	r3, [r2, #48]	@ 0x30
 800257e:	4b38      	ldr	r3, [pc, #224]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_RF_Pin;
 800258a:	2320      	movs	r3, #32
 800258c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258e:	2302      	movs	r3, #2
 8002590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002596:	2300      	movs	r3, #0
 8002598:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800259a:	2301      	movs	r3, #1
 800259c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_RF_GPIO_Port, &GPIO_InitStruct);
 800259e:	f107 031c 	add.w	r3, r7, #28
 80025a2:	4619      	mov	r1, r3
 80025a4:	482f      	ldr	r0, [pc, #188]	@ (8002664 <HAL_TIM_MspPostInit+0x12c>)
 80025a6:	f000 ffbd 	bl	8003524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_LF_Pin;
 80025aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80025ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b0:	2302      	movs	r3, #2
 80025b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b4:	2300      	movs	r3, #0
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b8:	2300      	movs	r3, #0
 80025ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025bc:	2301      	movs	r3, #1
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_LF_GPIO_Port, &GPIO_InitStruct);
 80025c0:	f107 031c 	add.w	r3, r7, #28
 80025c4:	4619      	mov	r1, r3
 80025c6:	4828      	ldr	r0, [pc, #160]	@ (8002668 <HAL_TIM_MspPostInit+0x130>)
 80025c8:	f000 ffac 	bl	8003524 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80025cc:	e043      	b.n	8002656 <HAL_TIM_MspPostInit+0x11e>
  else if(timHandle->Instance==TIM5)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a26      	ldr	r2, [pc, #152]	@ (800266c <HAL_TIM_MspPostInit+0x134>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d11c      	bne.n	8002612 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d8:	4b21      	ldr	r3, [pc, #132]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	4a20      	ldr	r2, [pc, #128]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	613b      	str	r3, [r7, #16]
 80025ee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOTOR_RB_Pin|MOTOR_LB_Pin;
 80025f0:	2309      	movs	r3, #9
 80025f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	2302      	movs	r3, #2
 80025f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fc:	2300      	movs	r3, #0
 80025fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002600:	2302      	movs	r3, #2
 8002602:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	f107 031c 	add.w	r3, r7, #28
 8002608:	4619      	mov	r1, r3
 800260a:	4816      	ldr	r0, [pc, #88]	@ (8002664 <HAL_TIM_MspPostInit+0x12c>)
 800260c:	f000 ff8a 	bl	8003524 <HAL_GPIO_Init>
}
 8002610:	e021      	b.n	8002656 <HAL_TIM_MspPostInit+0x11e>
  else if(timHandle->Instance==TIM12)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a16      	ldr	r2, [pc, #88]	@ (8002670 <HAL_TIM_MspPostInit+0x138>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d11c      	bne.n	8002656 <HAL_TIM_MspPostInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800261c:	4b10      	ldr	r3, [pc, #64]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 800261e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002620:	4a0f      	ldr	r2, [pc, #60]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 8002622:	f043 0302 	orr.w	r3, r3, #2
 8002626:	6313      	str	r3, [r2, #48]	@ 0x30
 8002628:	4b0d      	ldr	r3, [pc, #52]	@ (8002660 <HAL_TIM_MspPostInit+0x128>)
 800262a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	60fb      	str	r3, [r7, #12]
 8002632:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8002634:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263a:	2302      	movs	r3, #2
 800263c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2300      	movs	r3, #0
 8002644:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002646:	2309      	movs	r3, #9
 8002648:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	4619      	mov	r1, r3
 8002650:	4805      	ldr	r0, [pc, #20]	@ (8002668 <HAL_TIM_MspPostInit+0x130>)
 8002652:	f000 ff67 	bl	8003524 <HAL_GPIO_Init>
}
 8002656:	bf00      	nop
 8002658:	3730      	adds	r7, #48	@ 0x30
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40023800 	.word	0x40023800
 8002664:	40020000 	.word	0x40020000
 8002668:	40020400 	.word	0x40020400
 800266c:	40000c00 	.word	0x40000c00
 8002670:	40001800 	.word	0x40001800

08002674 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002678:	4b14      	ldr	r3, [pc, #80]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 800267a:	4a15      	ldr	r2, [pc, #84]	@ (80026d0 <MX_USART2_UART_Init+0x5c>)
 800267c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800267e:	4b13      	ldr	r3, [pc, #76]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 8002680:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002686:	4b11      	ldr	r3, [pc, #68]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800268c:	4b0f      	ldr	r3, [pc, #60]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 800268e:	2200      	movs	r2, #0
 8002690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002692:	4b0e      	ldr	r3, [pc, #56]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 8002694:	2200      	movs	r2, #0
 8002696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 800269a:	220c      	movs	r2, #12
 800269c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800269e:	4b0b      	ldr	r3, [pc, #44]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026a4:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026aa:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026b6:	4805      	ldr	r0, [pc, #20]	@ (80026cc <MX_USART2_UART_Init+0x58>)
 80026b8:	f004 faa0 	bl	8006bfc <HAL_UART_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80026c2:	f7ff f905 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000414 	.word	0x20000414
 80026d0:	40004400 	.word	0x40004400

080026d4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026d8:	4b14      	ldr	r3, [pc, #80]	@ (800272c <MX_USART3_UART_Init+0x58>)
 80026da:	4a15      	ldr	r2, [pc, #84]	@ (8002730 <MX_USART3_UART_Init+0x5c>)
 80026dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026de:	4b13      	ldr	r3, [pc, #76]	@ (800272c <MX_USART3_UART_Init+0x58>)
 80026e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026e6:	4b11      	ldr	r3, [pc, #68]	@ (800272c <MX_USART3_UART_Init+0x58>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026ec:	4b0f      	ldr	r3, [pc, #60]	@ (800272c <MX_USART3_UART_Init+0x58>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026f2:	4b0e      	ldr	r3, [pc, #56]	@ (800272c <MX_USART3_UART_Init+0x58>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026f8:	4b0c      	ldr	r3, [pc, #48]	@ (800272c <MX_USART3_UART_Init+0x58>)
 80026fa:	220c      	movs	r2, #12
 80026fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026fe:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <MX_USART3_UART_Init+0x58>)
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002704:	4b09      	ldr	r3, [pc, #36]	@ (800272c <MX_USART3_UART_Init+0x58>)
 8002706:	2200      	movs	r2, #0
 8002708:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800270a:	4b08      	ldr	r3, [pc, #32]	@ (800272c <MX_USART3_UART_Init+0x58>)
 800270c:	2200      	movs	r2, #0
 800270e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002710:	4b06      	ldr	r3, [pc, #24]	@ (800272c <MX_USART3_UART_Init+0x58>)
 8002712:	2200      	movs	r2, #0
 8002714:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002716:	4805      	ldr	r0, [pc, #20]	@ (800272c <MX_USART3_UART_Init+0x58>)
 8002718:	f004 fa70 	bl	8006bfc <HAL_UART_Init>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002722:	f7ff f8d5 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000049c 	.word	0x2000049c
 8002730:	40004800 	.word	0x40004800

08002734 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b0b0      	sub	sp, #192	@ 0xc0
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800273c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	605a      	str	r2, [r3, #4]
 8002746:	609a      	str	r2, [r3, #8]
 8002748:	60da      	str	r2, [r3, #12]
 800274a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800274c:	f107 031c 	add.w	r3, r7, #28
 8002750:	2290      	movs	r2, #144	@ 0x90
 8002752:	2100      	movs	r1, #0
 8002754:	4618      	mov	r0, r3
 8002756:	f008 ff29 	bl	800b5ac <memset>
  if(uartHandle->Instance==USART2)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a79      	ldr	r2, [pc, #484]	@ (8002944 <HAL_UART_MspInit+0x210>)
 8002760:	4293      	cmp	r3, r2
 8002762:	f040 80a0 	bne.w	80028a6 <HAL_UART_MspInit+0x172>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002766:	2380      	movs	r3, #128	@ 0x80
 8002768:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800276a:	2300      	movs	r3, #0
 800276c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800276e:	f107 031c 	add.w	r3, r7, #28
 8002772:	4618      	mov	r0, r3
 8002774:	f001 ff54 	bl	8004620 <HAL_RCCEx_PeriphCLKConfig>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800277e:	f7ff f8a7 	bl	80018d0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002782:	4b71      	ldr	r3, [pc, #452]	@ (8002948 <HAL_UART_MspInit+0x214>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	4a70      	ldr	r2, [pc, #448]	@ (8002948 <HAL_UART_MspInit+0x214>)
 8002788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800278c:	6413      	str	r3, [r2, #64]	@ 0x40
 800278e:	4b6e      	ldr	r3, [pc, #440]	@ (8002948 <HAL_UART_MspInit+0x214>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800279a:	4b6b      	ldr	r3, [pc, #428]	@ (8002948 <HAL_UART_MspInit+0x214>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	4a6a      	ldr	r2, [pc, #424]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80027a0:	f043 0308 	orr.w	r3, r3, #8
 80027a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027a6:	4b68      	ldr	r3, [pc, #416]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	617b      	str	r3, [r7, #20]
 80027b0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80027b2:	2360      	movs	r3, #96	@ 0x60
 80027b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c4:	2303      	movs	r3, #3
 80027c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027ca:	2307      	movs	r3, #7
 80027cc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027d0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80027d4:	4619      	mov	r1, r3
 80027d6:	485d      	ldr	r0, [pc, #372]	@ (800294c <HAL_UART_MspInit+0x218>)
 80027d8:	f000 fea4 	bl	8003524 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80027dc:	4b5c      	ldr	r3, [pc, #368]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 80027de:	4a5d      	ldr	r2, [pc, #372]	@ (8002954 <HAL_UART_MspInit+0x220>)
 80027e0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80027e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 80027e4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80027e8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027ea:	4b59      	ldr	r3, [pc, #356]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f0:	4b57      	ldr	r3, [pc, #348]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027f6:	4b56      	ldr	r3, [pc, #344]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 80027f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027fe:	4b54      	ldr	r3, [pc, #336]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 8002800:	2200      	movs	r2, #0
 8002802:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002804:	4b52      	ldr	r3, [pc, #328]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 8002806:	2200      	movs	r2, #0
 8002808:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800280a:	4b51      	ldr	r3, [pc, #324]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 800280c:	2200      	movs	r2, #0
 800280e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002810:	4b4f      	ldr	r3, [pc, #316]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 8002812:	2200      	movs	r2, #0
 8002814:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002816:	4b4e      	ldr	r3, [pc, #312]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 8002818:	2200      	movs	r2, #0
 800281a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800281c:	484c      	ldr	r0, [pc, #304]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 800281e:	f000 fb05 	bl	8002e2c <HAL_DMA_Init>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 8002828:	f7ff f852 	bl	80018d0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a48      	ldr	r2, [pc, #288]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 8002830:	675a      	str	r2, [r3, #116]	@ 0x74
 8002832:	4a47      	ldr	r2, [pc, #284]	@ (8002950 <HAL_UART_MspInit+0x21c>)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002838:	4b47      	ldr	r3, [pc, #284]	@ (8002958 <HAL_UART_MspInit+0x224>)
 800283a:	4a48      	ldr	r2, [pc, #288]	@ (800295c <HAL_UART_MspInit+0x228>)
 800283c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800283e:	4b46      	ldr	r3, [pc, #280]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002840:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002844:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002846:	4b44      	ldr	r3, [pc, #272]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002848:	2240      	movs	r2, #64	@ 0x40
 800284a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800284c:	4b42      	ldr	r3, [pc, #264]	@ (8002958 <HAL_UART_MspInit+0x224>)
 800284e:	2200      	movs	r2, #0
 8002850:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002852:	4b41      	ldr	r3, [pc, #260]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002854:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002858:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800285a:	4b3f      	ldr	r3, [pc, #252]	@ (8002958 <HAL_UART_MspInit+0x224>)
 800285c:	2200      	movs	r2, #0
 800285e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002860:	4b3d      	ldr	r3, [pc, #244]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002862:	2200      	movs	r2, #0
 8002864:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002866:	4b3c      	ldr	r3, [pc, #240]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002868:	2200      	movs	r2, #0
 800286a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800286c:	4b3a      	ldr	r3, [pc, #232]	@ (8002958 <HAL_UART_MspInit+0x224>)
 800286e:	2200      	movs	r2, #0
 8002870:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002872:	4b39      	ldr	r3, [pc, #228]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002874:	2200      	movs	r2, #0
 8002876:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002878:	4837      	ldr	r0, [pc, #220]	@ (8002958 <HAL_UART_MspInit+0x224>)
 800287a:	f000 fad7 	bl	8002e2c <HAL_DMA_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <HAL_UART_MspInit+0x154>
    {
      Error_Handler();
 8002884:	f7ff f824 	bl	80018d0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a33      	ldr	r2, [pc, #204]	@ (8002958 <HAL_UART_MspInit+0x224>)
 800288c:	671a      	str	r2, [r3, #112]	@ 0x70
 800288e:	4a32      	ldr	r2, [pc, #200]	@ (8002958 <HAL_UART_MspInit+0x224>)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002894:	2200      	movs	r2, #0
 8002896:	2105      	movs	r1, #5
 8002898:	2026      	movs	r0, #38	@ 0x26
 800289a:	f000 fa90 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800289e:	2026      	movs	r0, #38	@ 0x26
 80028a0:	f000 faa9 	bl	8002df6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80028a4:	e049      	b.n	800293a <HAL_UART_MspInit+0x206>
  else if(uartHandle->Instance==USART3)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a2d      	ldr	r2, [pc, #180]	@ (8002960 <HAL_UART_MspInit+0x22c>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d144      	bne.n	800293a <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80028b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028ba:	f107 031c 	add.w	r3, r7, #28
 80028be:	4618      	mov	r0, r3
 80028c0:	f001 feae 	bl	8004620 <HAL_RCCEx_PeriphCLKConfig>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_UART_MspInit+0x19a>
      Error_Handler();
 80028ca:	f7ff f801 	bl	80018d0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	4a1d      	ldr	r2, [pc, #116]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80028d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028da:	4b1b      	ldr	r3, [pc, #108]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028e6:	4b18      	ldr	r3, [pc, #96]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	4a17      	ldr	r2, [pc, #92]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80028ec:	f043 0308 	orr.w	r3, r3, #8
 80028f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028f2:	4b15      	ldr	r3, [pc, #84]	@ (8002948 <HAL_UART_MspInit+0x214>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80028fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002902:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002906:	2302      	movs	r3, #2
 8002908:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002912:	2303      	movs	r3, #3
 8002914:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002918:	2307      	movs	r3, #7
 800291a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800291e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002922:	4619      	mov	r1, r3
 8002924:	4809      	ldr	r0, [pc, #36]	@ (800294c <HAL_UART_MspInit+0x218>)
 8002926:	f000 fdfd 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800292a:	2200      	movs	r2, #0
 800292c:	2105      	movs	r1, #5
 800292e:	2027      	movs	r0, #39	@ 0x27
 8002930:	f000 fa45 	bl	8002dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002934:	2027      	movs	r0, #39	@ 0x27
 8002936:	f000 fa5e 	bl	8002df6 <HAL_NVIC_EnableIRQ>
}
 800293a:	bf00      	nop
 800293c:	37c0      	adds	r7, #192	@ 0xc0
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40004400 	.word	0x40004400
 8002948:	40023800 	.word	0x40023800
 800294c:	40020c00 	.word	0x40020c00
 8002950:	20000524 	.word	0x20000524
 8002954:	40026088 	.word	0x40026088
 8002958:	20000584 	.word	0x20000584
 800295c:	400260a0 	.word	0x400260a0
 8002960:	40004800 	.word	0x40004800

08002964 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002968:	4b14      	ldr	r3, [pc, #80]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800296a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800296e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002970:	4b12      	ldr	r3, [pc, #72]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002972:	2206      	movs	r2, #6
 8002974:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002976:	4b11      	ldr	r3, [pc, #68]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002978:	2202      	movs	r2, #2
 800297a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800297c:	4b0f      	ldr	r3, [pc, #60]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800297e:	2200      	movs	r2, #0
 8002980:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002982:	4b0e      	ldr	r3, [pc, #56]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002984:	2202      	movs	r2, #2
 8002986:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002988:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800298a:	2201      	movs	r2, #1
 800298c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800298e:	4b0b      	ldr	r3, [pc, #44]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002990:	2200      	movs	r2, #0
 8002992:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002994:	4b09      	ldr	r3, [pc, #36]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002996:	2200      	movs	r2, #0
 8002998:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800299a:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800299c:	2201      	movs	r2, #1
 800299e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80029a0:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80029a6:	4805      	ldr	r0, [pc, #20]	@ (80029bc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80029a8:	f000 ffcc 	bl	8003944 <HAL_PCD_Init>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80029b2:	f7fe ff8d 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	200005e4 	.word	0x200005e4

080029c0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b0ae      	sub	sp, #184	@ 0xb8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	60da      	str	r2, [r3, #12]
 80029d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	2290      	movs	r2, #144	@ 0x90
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f008 fde3 	bl	800b5ac <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029ee:	d159      	bne.n	8002aa4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80029f0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80029f4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029fc:	f107 0314 	add.w	r3, r7, #20
 8002a00:	4618      	mov	r0, r3
 8002a02:	f001 fe0d 	bl	8004620 <HAL_RCCEx_PeriphCLKConfig>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002a0c:	f7fe ff60 	bl	80018d0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a10:	4b26      	ldr	r3, [pc, #152]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a14:	4a25      	ldr	r2, [pc, #148]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a16:	f043 0301 	orr.w	r3, r3, #1
 8002a1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a1c:	4b23      	ldr	r3, [pc, #140]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	613b      	str	r3, [r7, #16]
 8002a26:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002a28:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002a2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a30:	2302      	movs	r3, #2
 8002a32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002a42:	230a      	movs	r3, #10
 8002a44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a48:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4818      	ldr	r0, [pc, #96]	@ (8002ab0 <HAL_PCD_MspInit+0xf0>)
 8002a50:	f000 fd68 	bl	8003524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002a54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002a68:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4810      	ldr	r0, [pc, #64]	@ (8002ab0 <HAL_PCD_MspInit+0xf0>)
 8002a70:	f000 fd58 	bl	8003524 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002a74:	4b0d      	ldr	r3, [pc, #52]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a78:	4a0c      	ldr	r2, [pc, #48]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a7e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002a80:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4b07      	ldr	r3, [pc, #28]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a90:	4a06      	ldr	r2, [pc, #24]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a96:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a98:	4b04      	ldr	r3, [pc, #16]	@ (8002aac <HAL_PCD_MspInit+0xec>)
 8002a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	37b8      	adds	r7, #184	@ 0xb8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40020000 	.word	0x40020000

08002ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ab4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002aec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ab8:	f7ff f81a 	bl	8001af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002abc:	480c      	ldr	r0, [pc, #48]	@ (8002af0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002abe:	490d      	ldr	r1, [pc, #52]	@ (8002af4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8002af8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ac4:	e002      	b.n	8002acc <LoopCopyDataInit>

08002ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aca:	3304      	adds	r3, #4

08002acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ad0:	d3f9      	bcc.n	8002ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8002afc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ad4:	4c0a      	ldr	r4, [pc, #40]	@ (8002b00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ad8:	e001      	b.n	8002ade <LoopFillZerobss>

08002ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002adc:	3204      	adds	r2, #4

08002ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ae0:	d3fb      	bcc.n	8002ada <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002ae2:	f008 fd83 	bl	800b5ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ae6:	f7fe fdff 	bl	80016e8 <main>
  bx  lr    
 8002aea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002aec:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002af4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002af8:	0800b9e8 	.word	0x0800b9e8
  ldr r2, =_sbss
 8002afc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002b00:	20005548 	.word	0x20005548

08002b04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b04:	e7fe      	b.n	8002b04 <ADC_IRQHandler>

08002b06 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b0a:	2003      	movs	r0, #3
 8002b0c:	f000 f94c 	bl	8002da8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b10:	200f      	movs	r0, #15
 8002b12:	f000 f805 	bl	8002b20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b16:	f7fe fee1 	bl	80018dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b28:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <HAL_InitTick+0x54>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <HAL_InitTick+0x58>)
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	4619      	mov	r1, r3
 8002b32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 f967 	bl	8002e12 <HAL_SYSTICK_Config>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e00e      	b.n	8002b6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b0f      	cmp	r3, #15
 8002b52:	d80a      	bhi.n	8002b6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b54:	2200      	movs	r2, #0
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5c:	f000 f92f 	bl	8002dbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b60:	4a06      	ldr	r2, [pc, #24]	@ (8002b7c <HAL_InitTick+0x5c>)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	e000      	b.n	8002b6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	20000000 	.word	0x20000000
 8002b78:	20000008 	.word	0x20000008
 8002b7c:	20000004 	.word	0x20000004

08002b80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b84:	4b06      	ldr	r3, [pc, #24]	@ (8002ba0 <HAL_IncTick+0x20>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <HAL_IncTick+0x24>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4413      	add	r3, r2
 8002b90:	4a04      	ldr	r2, [pc, #16]	@ (8002ba4 <HAL_IncTick+0x24>)
 8002b92:	6013      	str	r3, [r2, #0]
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000008 	.word	0x20000008
 8002ba4:	20000ac4 	.word	0x20000ac4

08002ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  return uwTick;
 8002bac:	4b03      	ldr	r3, [pc, #12]	@ (8002bbc <HAL_GetTick+0x14>)
 8002bae:	681b      	ldr	r3, [r3, #0]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	20000ac4 	.word	0x20000ac4

08002bc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bc8:	f7ff ffee 	bl	8002ba8 <HAL_GetTick>
 8002bcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd8:	d005      	beq.n	8002be6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bda:	4b0a      	ldr	r3, [pc, #40]	@ (8002c04 <HAL_Delay+0x44>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	461a      	mov	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4413      	add	r3, r2
 8002be4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002be6:	bf00      	nop
 8002be8:	f7ff ffde 	bl	8002ba8 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d8f7      	bhi.n	8002be8 <HAL_Delay+0x28>
  {
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	bf00      	nop
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	20000008 	.word	0x20000008

08002c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c18:	4b0b      	ldr	r3, [pc, #44]	@ (8002c48 <__NVIC_SetPriorityGrouping+0x40>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c1e:	68ba      	ldr	r2, [r7, #8]
 8002c20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c24:	4013      	ands	r3, r2
 8002c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c30:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <__NVIC_SetPriorityGrouping+0x44>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c36:	4a04      	ldr	r2, [pc, #16]	@ (8002c48 <__NVIC_SetPriorityGrouping+0x40>)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	60d3      	str	r3, [r2, #12]
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	e000ed00 	.word	0xe000ed00
 8002c4c:	05fa0000 	.word	0x05fa0000

08002c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c54:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <__NVIC_GetPriorityGrouping+0x18>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	0a1b      	lsrs	r3, r3, #8
 8002c5a:	f003 0307 	and.w	r3, r3, #7
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000ed00 	.word	0xe000ed00

08002c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	db0b      	blt.n	8002c96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	f003 021f 	and.w	r2, r3, #31
 8002c84:	4907      	ldr	r1, [pc, #28]	@ (8002ca4 <__NVIC_EnableIRQ+0x38>)
 8002c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8a:	095b      	lsrs	r3, r3, #5
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	e000e100 	.word	0xe000e100

08002ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	6039      	str	r1, [r7, #0]
 8002cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	db0a      	blt.n	8002cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	490c      	ldr	r1, [pc, #48]	@ (8002cf4 <__NVIC_SetPriority+0x4c>)
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	0112      	lsls	r2, r2, #4
 8002cc8:	b2d2      	uxtb	r2, r2
 8002cca:	440b      	add	r3, r1
 8002ccc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cd0:	e00a      	b.n	8002ce8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	4908      	ldr	r1, [pc, #32]	@ (8002cf8 <__NVIC_SetPriority+0x50>)
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	3b04      	subs	r3, #4
 8002ce0:	0112      	lsls	r2, r2, #4
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	761a      	strb	r2, [r3, #24]
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	e000e100 	.word	0xe000e100
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b089      	sub	sp, #36	@ 0x24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f1c3 0307 	rsb	r3, r3, #7
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	bf28      	it	cs
 8002d1a:	2304      	movcs	r3, #4
 8002d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	3304      	adds	r3, #4
 8002d22:	2b06      	cmp	r3, #6
 8002d24:	d902      	bls.n	8002d2c <NVIC_EncodePriority+0x30>
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	3b03      	subs	r3, #3
 8002d2a:	e000      	b.n	8002d2e <NVIC_EncodePriority+0x32>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	f04f 32ff 	mov.w	r2, #4294967295
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43da      	mvns	r2, r3
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	401a      	ands	r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d44:	f04f 31ff 	mov.w	r1, #4294967295
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4e:	43d9      	mvns	r1, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d54:	4313      	orrs	r3, r2
         );
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3724      	adds	r7, #36	@ 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
	...

08002d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d74:	d301      	bcc.n	8002d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d76:	2301      	movs	r3, #1
 8002d78:	e00f      	b.n	8002d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002da4 <SysTick_Config+0x40>)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d82:	210f      	movs	r1, #15
 8002d84:	f04f 30ff 	mov.w	r0, #4294967295
 8002d88:	f7ff ff8e 	bl	8002ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d8c:	4b05      	ldr	r3, [pc, #20]	@ (8002da4 <SysTick_Config+0x40>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d92:	4b04      	ldr	r3, [pc, #16]	@ (8002da4 <SysTick_Config+0x40>)
 8002d94:	2207      	movs	r2, #7
 8002d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	e000e010 	.word	0xe000e010

08002da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff ff29 	bl	8002c08 <__NVIC_SetPriorityGrouping>
}
 8002db6:	bf00      	nop
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b086      	sub	sp, #24
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	60b9      	str	r1, [r7, #8]
 8002dc8:	607a      	str	r2, [r7, #4]
 8002dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dd0:	f7ff ff3e 	bl	8002c50 <__NVIC_GetPriorityGrouping>
 8002dd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	68b9      	ldr	r1, [r7, #8]
 8002dda:	6978      	ldr	r0, [r7, #20]
 8002ddc:	f7ff ff8e 	bl	8002cfc <NVIC_EncodePriority>
 8002de0:	4602      	mov	r2, r0
 8002de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002de6:	4611      	mov	r1, r2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff ff5d 	bl	8002ca8 <__NVIC_SetPriority>
}
 8002dee:	bf00      	nop
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff ff31 	bl	8002c6c <__NVIC_EnableIRQ>
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b082      	sub	sp, #8
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f7ff ffa2 	bl	8002d64 <SysTick_Config>
 8002e20:	4603      	mov	r3, r0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
	...

08002e2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e38:	f7ff feb6 	bl	8002ba8 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e099      	b.n	8002f7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e68:	e00f      	b.n	8002e8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e6a:	f7ff fe9d 	bl	8002ba8 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b05      	cmp	r3, #5
 8002e76:	d908      	bls.n	8002e8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2203      	movs	r2, #3
 8002e82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e078      	b.n	8002f7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1e8      	bne.n	8002e6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	4b38      	ldr	r3, [pc, #224]	@ (8002f84 <HAL_DMA_Init+0x158>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ece:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	d107      	bne.n	8002ef4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eec:	4313      	orrs	r3, r2
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f023 0307 	bic.w	r3, r3, #7
 8002f0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d117      	bne.n	8002f4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00e      	beq.n	8002f4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 fa7b 	bl	800342c <DMA_CheckFifoParam>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d008      	beq.n	8002f4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2240      	movs	r2, #64	@ 0x40
 8002f40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e016      	b.n	8002f7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 fa32 	bl	80033c0 <DMA_CalcBaseAndBitshift>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f64:	223f      	movs	r2, #63	@ 0x3f
 8002f66:	409a      	lsls	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	e010803f 	.word	0xe010803f

08002f88 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f94:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f96:	f7ff fe07 	bl	8002ba8 <HAL_GetTick>
 8002f9a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d008      	beq.n	8002fba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2280      	movs	r2, #128	@ 0x80
 8002fac:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e052      	b.n	8003060 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 0216 	bic.w	r2, r2, #22
 8002fc8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695a      	ldr	r2, [r3, #20]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fd8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d103      	bne.n	8002fea <HAL_DMA_Abort+0x62>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d007      	beq.n	8002ffa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0208 	bic.w	r2, r2, #8
 8002ff8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0201 	bic.w	r2, r2, #1
 8003008:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800300a:	e013      	b.n	8003034 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800300c:	f7ff fdcc 	bl	8002ba8 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b05      	cmp	r3, #5
 8003018:	d90c      	bls.n	8003034 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2220      	movs	r2, #32
 800301e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2203      	movs	r2, #3
 8003024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e015      	b.n	8003060 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1e4      	bne.n	800300c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003046:	223f      	movs	r2, #63	@ 0x3f
 8003048:	409a      	lsls	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d004      	beq.n	8003086 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2280      	movs	r2, #128	@ 0x80
 8003080:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e00c      	b.n	80030a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2205      	movs	r2, #5
 800308a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0201 	bic.w	r2, r2, #1
 800309c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80030b4:	2300      	movs	r3, #0
 80030b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80030b8:	4b8e      	ldr	r3, [pc, #568]	@ (80032f4 <HAL_DMA_IRQHandler+0x248>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a8e      	ldr	r2, [pc, #568]	@ (80032f8 <HAL_DMA_IRQHandler+0x24c>)
 80030be:	fba2 2303 	umull	r2, r3, r2, r3
 80030c2:	0a9b      	lsrs	r3, r3, #10
 80030c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d6:	2208      	movs	r2, #8
 80030d8:	409a      	lsls	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4013      	ands	r3, r2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d01a      	beq.n	8003118 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d013      	beq.n	8003118 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0204 	bic.w	r2, r2, #4
 80030fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	2208      	movs	r2, #8
 8003106:	409a      	lsls	r2, r3
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003110:	f043 0201 	orr.w	r2, r3, #1
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311c:	2201      	movs	r2, #1
 800311e:	409a      	lsls	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4013      	ands	r3, r2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d012      	beq.n	800314e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00b      	beq.n	800314e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313a:	2201      	movs	r2, #1
 800313c:	409a      	lsls	r2, r3
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003146:	f043 0202 	orr.w	r2, r3, #2
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003152:	2204      	movs	r2, #4
 8003154:	409a      	lsls	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4013      	ands	r3, r2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d012      	beq.n	8003184 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00b      	beq.n	8003184 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003170:	2204      	movs	r2, #4
 8003172:	409a      	lsls	r2, r3
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317c:	f043 0204 	orr.w	r2, r3, #4
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003188:	2210      	movs	r2, #16
 800318a:	409a      	lsls	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4013      	ands	r3, r2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d043      	beq.n	800321c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d03c      	beq.n	800321c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a6:	2210      	movs	r2, #16
 80031a8:	409a      	lsls	r2, r3
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d018      	beq.n	80031ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d108      	bne.n	80031dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d024      	beq.n	800321c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	4798      	blx	r3
 80031da:	e01f      	b.n	800321c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d01b      	beq.n	800321c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	4798      	blx	r3
 80031ec:	e016      	b.n	800321c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d107      	bne.n	800320c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0208 	bic.w	r2, r2, #8
 800320a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003220:	2220      	movs	r2, #32
 8003222:	409a      	lsls	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4013      	ands	r3, r2
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 808f 	beq.w	800334c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 8087 	beq.w	800334c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003242:	2220      	movs	r2, #32
 8003244:	409a      	lsls	r2, r3
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b05      	cmp	r3, #5
 8003254:	d136      	bne.n	80032c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0216 	bic.w	r2, r2, #22
 8003264:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695a      	ldr	r2, [r3, #20]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003274:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327a:	2b00      	cmp	r3, #0
 800327c:	d103      	bne.n	8003286 <HAL_DMA_IRQHandler+0x1da>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003282:	2b00      	cmp	r3, #0
 8003284:	d007      	beq.n	8003296 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0208 	bic.w	r2, r2, #8
 8003294:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800329a:	223f      	movs	r2, #63	@ 0x3f
 800329c:	409a      	lsls	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d07e      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	4798      	blx	r3
        }
        return;
 80032c2:	e079      	b.n	80033b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d01d      	beq.n	800330e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10d      	bne.n	80032fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d031      	beq.n	800334c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	4798      	blx	r3
 80032f0:	e02c      	b.n	800334c <HAL_DMA_IRQHandler+0x2a0>
 80032f2:	bf00      	nop
 80032f4:	20000000 	.word	0x20000000
 80032f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003300:	2b00      	cmp	r3, #0
 8003302:	d023      	beq.n	800334c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	4798      	blx	r3
 800330c:	e01e      	b.n	800334c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10f      	bne.n	800333c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0210 	bic.w	r2, r2, #16
 800332a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003340:	2b00      	cmp	r3, #0
 8003342:	d003      	beq.n	800334c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003350:	2b00      	cmp	r3, #0
 8003352:	d032      	beq.n	80033ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b00      	cmp	r3, #0
 800335e:	d022      	beq.n	80033a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2205      	movs	r2, #5
 8003364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0201 	bic.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	3301      	adds	r3, #1
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	429a      	cmp	r2, r3
 8003382:	d307      	bcc.n	8003394 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f2      	bne.n	8003378 <HAL_DMA_IRQHandler+0x2cc>
 8003392:	e000      	b.n	8003396 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003394:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d005      	beq.n	80033ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	4798      	blx	r3
 80033b6:	e000      	b.n	80033ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80033b8:	bf00      	nop
    }
  }
}
 80033ba:	3718      	adds	r7, #24
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	3b10      	subs	r3, #16
 80033d0:	4a13      	ldr	r2, [pc, #76]	@ (8003420 <DMA_CalcBaseAndBitshift+0x60>)
 80033d2:	fba2 2303 	umull	r2, r3, r2, r3
 80033d6:	091b      	lsrs	r3, r3, #4
 80033d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033da:	4a12      	ldr	r2, [pc, #72]	@ (8003424 <DMA_CalcBaseAndBitshift+0x64>)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4413      	add	r3, r2
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b03      	cmp	r3, #3
 80033ec:	d908      	bls.n	8003400 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003428 <DMA_CalcBaseAndBitshift+0x68>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	1d1a      	adds	r2, r3, #4
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80033fe:	e006      	b.n	800340e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <DMA_CalcBaseAndBitshift+0x68>)
 8003408:	4013      	ands	r3, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003412:	4618      	mov	r0, r3
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	aaaaaaab 	.word	0xaaaaaaab
 8003424:	0800b8cc 	.word	0x0800b8cc
 8003428:	fffffc00 	.word	0xfffffc00

0800342c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d11f      	bne.n	8003486 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b03      	cmp	r3, #3
 800344a:	d856      	bhi.n	80034fa <DMA_CheckFifoParam+0xce>
 800344c:	a201      	add	r2, pc, #4	@ (adr r2, 8003454 <DMA_CheckFifoParam+0x28>)
 800344e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003452:	bf00      	nop
 8003454:	08003465 	.word	0x08003465
 8003458:	08003477 	.word	0x08003477
 800345c:	08003465 	.word	0x08003465
 8003460:	080034fb 	.word	0x080034fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003468:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d046      	beq.n	80034fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003474:	e043      	b.n	80034fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347e:	d140      	bne.n	8003502 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003484:	e03d      	b.n	8003502 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800348e:	d121      	bne.n	80034d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b03      	cmp	r3, #3
 8003494:	d837      	bhi.n	8003506 <DMA_CheckFifoParam+0xda>
 8003496:	a201      	add	r2, pc, #4	@ (adr r2, 800349c <DMA_CheckFifoParam+0x70>)
 8003498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349c:	080034ad 	.word	0x080034ad
 80034a0:	080034b3 	.word	0x080034b3
 80034a4:	080034ad 	.word	0x080034ad
 80034a8:	080034c5 	.word	0x080034c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
      break;
 80034b0:	e030      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d025      	beq.n	800350a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034c2:	e022      	b.n	800350a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034cc:	d11f      	bne.n	800350e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034d2:	e01c      	b.n	800350e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d903      	bls.n	80034e2 <DMA_CheckFifoParam+0xb6>
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d003      	beq.n	80034e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034e0:	e018      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	73fb      	strb	r3, [r7, #15]
      break;
 80034e6:	e015      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00e      	beq.n	8003512 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	73fb      	strb	r3, [r7, #15]
      break;
 80034f8:	e00b      	b.n	8003512 <DMA_CheckFifoParam+0xe6>
      break;
 80034fa:	bf00      	nop
 80034fc:	e00a      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      break;
 80034fe:	bf00      	nop
 8003500:	e008      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      break;
 8003502:	bf00      	nop
 8003504:	e006      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      break;
 8003506:	bf00      	nop
 8003508:	e004      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      break;
 800350a:	bf00      	nop
 800350c:	e002      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      break;   
 800350e:	bf00      	nop
 8003510:	e000      	b.n	8003514 <DMA_CheckFifoParam+0xe8>
      break;
 8003512:	bf00      	nop
    }
  } 
  
  return status; 
 8003514:	7bfb      	ldrb	r3, [r7, #15]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop

08003524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003524:	b480      	push	{r7}
 8003526:	b089      	sub	sp, #36	@ 0x24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003536:	2300      	movs	r3, #0
 8003538:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800353a:	2300      	movs	r3, #0
 800353c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800353e:	2300      	movs	r3, #0
 8003540:	61fb      	str	r3, [r7, #28]
 8003542:	e175      	b.n	8003830 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003544:	2201      	movs	r2, #1
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4013      	ands	r3, r2
 8003556:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	429a      	cmp	r2, r3
 800355e:	f040 8164 	bne.w	800382a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b01      	cmp	r3, #1
 800356c:	d005      	beq.n	800357a <HAL_GPIO_Init+0x56>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d130      	bne.n	80035dc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	2203      	movs	r2, #3
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43db      	mvns	r3, r3
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	4013      	ands	r3, r2
 8003590:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68da      	ldr	r2, [r3, #12]
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035b0:	2201      	movs	r2, #1
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	43db      	mvns	r3, r3
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	4013      	ands	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	091b      	lsrs	r3, r3, #4
 80035c6:	f003 0201 	and.w	r2, r3, #1
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	2b03      	cmp	r3, #3
 80035e6:	d017      	beq.n	8003618 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	2203      	movs	r2, #3
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4013      	ands	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	689a      	ldr	r2, [r3, #8]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d123      	bne.n	800366c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	08da      	lsrs	r2, r3, #3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3208      	adds	r2, #8
 800362c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	220f      	movs	r2, #15
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	43db      	mvns	r3, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4013      	ands	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	691a      	ldr	r2, [r3, #16]
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f003 0307 	and.w	r3, r3, #7
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4313      	orrs	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	08da      	lsrs	r2, r3, #3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3208      	adds	r2, #8
 8003666:	69b9      	ldr	r1, [r7, #24]
 8003668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	2203      	movs	r2, #3
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f003 0203 	and.w	r2, r3, #3
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4313      	orrs	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 80be 	beq.w	800382a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ae:	4b66      	ldr	r3, [pc, #408]	@ (8003848 <HAL_GPIO_Init+0x324>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	4a65      	ldr	r2, [pc, #404]	@ (8003848 <HAL_GPIO_Init+0x324>)
 80036b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80036ba:	4b63      	ldr	r3, [pc, #396]	@ (8003848 <HAL_GPIO_Init+0x324>)
 80036bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80036c6:	4a61      	ldr	r2, [pc, #388]	@ (800384c <HAL_GPIO_Init+0x328>)
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	089b      	lsrs	r3, r3, #2
 80036cc:	3302      	adds	r3, #2
 80036ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	220f      	movs	r2, #15
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4013      	ands	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a58      	ldr	r2, [pc, #352]	@ (8003850 <HAL_GPIO_Init+0x32c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d037      	beq.n	8003762 <HAL_GPIO_Init+0x23e>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a57      	ldr	r2, [pc, #348]	@ (8003854 <HAL_GPIO_Init+0x330>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d031      	beq.n	800375e <HAL_GPIO_Init+0x23a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a56      	ldr	r2, [pc, #344]	@ (8003858 <HAL_GPIO_Init+0x334>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d02b      	beq.n	800375a <HAL_GPIO_Init+0x236>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a55      	ldr	r2, [pc, #340]	@ (800385c <HAL_GPIO_Init+0x338>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d025      	beq.n	8003756 <HAL_GPIO_Init+0x232>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a54      	ldr	r2, [pc, #336]	@ (8003860 <HAL_GPIO_Init+0x33c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d01f      	beq.n	8003752 <HAL_GPIO_Init+0x22e>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a53      	ldr	r2, [pc, #332]	@ (8003864 <HAL_GPIO_Init+0x340>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d019      	beq.n	800374e <HAL_GPIO_Init+0x22a>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a52      	ldr	r2, [pc, #328]	@ (8003868 <HAL_GPIO_Init+0x344>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d013      	beq.n	800374a <HAL_GPIO_Init+0x226>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a51      	ldr	r2, [pc, #324]	@ (800386c <HAL_GPIO_Init+0x348>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00d      	beq.n	8003746 <HAL_GPIO_Init+0x222>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a50      	ldr	r2, [pc, #320]	@ (8003870 <HAL_GPIO_Init+0x34c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d007      	beq.n	8003742 <HAL_GPIO_Init+0x21e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a4f      	ldr	r2, [pc, #316]	@ (8003874 <HAL_GPIO_Init+0x350>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d101      	bne.n	800373e <HAL_GPIO_Init+0x21a>
 800373a:	2309      	movs	r3, #9
 800373c:	e012      	b.n	8003764 <HAL_GPIO_Init+0x240>
 800373e:	230a      	movs	r3, #10
 8003740:	e010      	b.n	8003764 <HAL_GPIO_Init+0x240>
 8003742:	2308      	movs	r3, #8
 8003744:	e00e      	b.n	8003764 <HAL_GPIO_Init+0x240>
 8003746:	2307      	movs	r3, #7
 8003748:	e00c      	b.n	8003764 <HAL_GPIO_Init+0x240>
 800374a:	2306      	movs	r3, #6
 800374c:	e00a      	b.n	8003764 <HAL_GPIO_Init+0x240>
 800374e:	2305      	movs	r3, #5
 8003750:	e008      	b.n	8003764 <HAL_GPIO_Init+0x240>
 8003752:	2304      	movs	r3, #4
 8003754:	e006      	b.n	8003764 <HAL_GPIO_Init+0x240>
 8003756:	2303      	movs	r3, #3
 8003758:	e004      	b.n	8003764 <HAL_GPIO_Init+0x240>
 800375a:	2302      	movs	r3, #2
 800375c:	e002      	b.n	8003764 <HAL_GPIO_Init+0x240>
 800375e:	2301      	movs	r3, #1
 8003760:	e000      	b.n	8003764 <HAL_GPIO_Init+0x240>
 8003762:	2300      	movs	r3, #0
 8003764:	69fa      	ldr	r2, [r7, #28]
 8003766:	f002 0203 	and.w	r2, r2, #3
 800376a:	0092      	lsls	r2, r2, #2
 800376c:	4093      	lsls	r3, r2
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	4313      	orrs	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003774:	4935      	ldr	r1, [pc, #212]	@ (800384c <HAL_GPIO_Init+0x328>)
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	089b      	lsrs	r3, r3, #2
 800377a:	3302      	adds	r3, #2
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003782:	4b3d      	ldr	r3, [pc, #244]	@ (8003878 <HAL_GPIO_Init+0x354>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	43db      	mvns	r3, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4013      	ands	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037a6:	4a34      	ldr	r2, [pc, #208]	@ (8003878 <HAL_GPIO_Init+0x354>)
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037ac:	4b32      	ldr	r3, [pc, #200]	@ (8003878 <HAL_GPIO_Init+0x354>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	43db      	mvns	r3, r3
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	4013      	ands	r3, r2
 80037ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037d0:	4a29      	ldr	r2, [pc, #164]	@ (8003878 <HAL_GPIO_Init+0x354>)
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037d6:	4b28      	ldr	r3, [pc, #160]	@ (8003878 <HAL_GPIO_Init+0x354>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	43db      	mvns	r3, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4013      	ands	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003878 <HAL_GPIO_Init+0x354>)
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003800:	4b1d      	ldr	r3, [pc, #116]	@ (8003878 <HAL_GPIO_Init+0x354>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4313      	orrs	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003824:	4a14      	ldr	r2, [pc, #80]	@ (8003878 <HAL_GPIO_Init+0x354>)
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	3301      	adds	r3, #1
 800382e:	61fb      	str	r3, [r7, #28]
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	2b0f      	cmp	r3, #15
 8003834:	f67f ae86 	bls.w	8003544 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003838:	bf00      	nop
 800383a:	bf00      	nop
 800383c:	3724      	adds	r7, #36	@ 0x24
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	40023800 	.word	0x40023800
 800384c:	40013800 	.word	0x40013800
 8003850:	40020000 	.word	0x40020000
 8003854:	40020400 	.word	0x40020400
 8003858:	40020800 	.word	0x40020800
 800385c:	40020c00 	.word	0x40020c00
 8003860:	40021000 	.word	0x40021000
 8003864:	40021400 	.word	0x40021400
 8003868:	40021800 	.word	0x40021800
 800386c:	40021c00 	.word	0x40021c00
 8003870:	40022000 	.word	0x40022000
 8003874:	40022400 	.word	0x40022400
 8003878:	40013c00 	.word	0x40013c00

0800387c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691a      	ldr	r2, [r3, #16]
 800388c:	887b      	ldrh	r3, [r7, #2]
 800388e:	4013      	ands	r3, r2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d002      	beq.n	800389a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003894:	2301      	movs	r3, #1
 8003896:	73fb      	strb	r3, [r7, #15]
 8003898:	e001      	b.n	800389e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800389a:	2300      	movs	r3, #0
 800389c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800389e:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3714      	adds	r7, #20
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	807b      	strh	r3, [r7, #2]
 80038b8:	4613      	mov	r3, r2
 80038ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038bc:	787b      	ldrb	r3, [r7, #1]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038c2:	887a      	ldrh	r2, [r7, #2]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80038c8:	e003      	b.n	80038d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80038ca:	887b      	ldrh	r3, [r7, #2]
 80038cc:	041a      	lsls	r2, r3, #16
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	619a      	str	r2, [r3, #24]
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038de:	b480      	push	{r7}
 80038e0:	b085      	sub	sp, #20
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
 80038e6:	460b      	mov	r3, r1
 80038e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038f0:	887a      	ldrh	r2, [r7, #2]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4013      	ands	r3, r2
 80038f6:	041a      	lsls	r2, r3, #16
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	43d9      	mvns	r1, r3
 80038fc:	887b      	ldrh	r3, [r7, #2]
 80038fe:	400b      	ands	r3, r1
 8003900:	431a      	orrs	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	619a      	str	r2, [r3, #24]
}
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
	...

08003914 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	4603      	mov	r3, r0
 800391c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800391e:	4b08      	ldr	r3, [pc, #32]	@ (8003940 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003920:	695a      	ldr	r2, [r3, #20]
 8003922:	88fb      	ldrh	r3, [r7, #6]
 8003924:	4013      	ands	r3, r2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d006      	beq.n	8003938 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800392a:	4a05      	ldr	r2, [pc, #20]	@ (8003940 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800392c:	88fb      	ldrh	r3, [r7, #6]
 800392e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003930:	88fb      	ldrh	r3, [r7, #6]
 8003932:	4618      	mov	r0, r3
 8003934:	f7fd fd8c 	bl	8001450 <HAL_GPIO_EXTI_Callback>
  }
}
 8003938:	bf00      	nop
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40013c00 	.word	0x40013c00

08003944 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af02      	add	r7, sp, #8
 800394a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e108      	b.n	8003b68 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d106      	bne.n	8003976 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7ff f825 	bl	80029c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2203      	movs	r2, #3
 800397a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003984:	d102      	bne.n	800398c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f004 fce9 	bl	8008368 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	7c1a      	ldrb	r2, [r3, #16]
 800399e:	f88d 2000 	strb.w	r2, [sp]
 80039a2:	3304      	adds	r3, #4
 80039a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039a6:	f004 fc85 	bl	80082b4 <USB_CoreInit>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d005      	beq.n	80039bc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e0d5      	b.n	8003b68 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2100      	movs	r1, #0
 80039c2:	4618      	mov	r0, r3
 80039c4:	f004 fce1 	bl	800838a <USB_SetCurrentMode>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d005      	beq.n	80039da <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2202      	movs	r2, #2
 80039d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e0c6      	b.n	8003b68 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039da:	2300      	movs	r3, #0
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e04a      	b.n	8003a76 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80039e0:	7bfa      	ldrb	r2, [r7, #15]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	4413      	add	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	3315      	adds	r3, #21
 80039f0:	2201      	movs	r2, #1
 80039f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80039f4:	7bfa      	ldrb	r2, [r7, #15]
 80039f6:	6879      	ldr	r1, [r7, #4]
 80039f8:	4613      	mov	r3, r2
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	4413      	add	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	3314      	adds	r3, #20
 8003a04:	7bfa      	ldrb	r2, [r7, #15]
 8003a06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a08:	7bfa      	ldrb	r2, [r7, #15]
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	b298      	uxth	r0, r3
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	4613      	mov	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	4413      	add	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	440b      	add	r3, r1
 8003a1a:	332e      	adds	r3, #46	@ 0x2e
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a20:	7bfa      	ldrb	r2, [r7, #15]
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	4413      	add	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	3318      	adds	r3, #24
 8003a30:	2200      	movs	r2, #0
 8003a32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a34:	7bfa      	ldrb	r2, [r7, #15]
 8003a36:	6879      	ldr	r1, [r7, #4]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	331c      	adds	r3, #28
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	4413      	add	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	3320      	adds	r3, #32
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a5c:	7bfa      	ldrb	r2, [r7, #15]
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	4613      	mov	r3, r2
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	4413      	add	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	3324      	adds	r3, #36	@ 0x24
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
 8003a72:	3301      	adds	r3, #1
 8003a74:	73fb      	strb	r3, [r7, #15]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	791b      	ldrb	r3, [r3, #4]
 8003a7a:	7bfa      	ldrb	r2, [r7, #15]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d3af      	bcc.n	80039e0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a80:	2300      	movs	r3, #0
 8003a82:	73fb      	strb	r3, [r7, #15]
 8003a84:	e044      	b.n	8003b10 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a86:	7bfa      	ldrb	r2, [r7, #15]
 8003a88:	6879      	ldr	r1, [r7, #4]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	4413      	add	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	440b      	add	r3, r1
 8003a94:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003a98:	2200      	movs	r2, #0
 8003a9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a9c:	7bfa      	ldrb	r2, [r7, #15]
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	4413      	add	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003aae:	7bfa      	ldrb	r2, [r7, #15]
 8003ab0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ab2:	7bfa      	ldrb	r2, [r7, #15]
 8003ab4:	6879      	ldr	r1, [r7, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	4413      	add	r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ac8:	7bfa      	ldrb	r2, [r7, #15]
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	4613      	mov	r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	4413      	add	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ade:	7bfa      	ldrb	r2, [r7, #15]
 8003ae0:	6879      	ldr	r1, [r7, #4]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	440b      	add	r3, r1
 8003aec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003af4:	7bfa      	ldrb	r2, [r7, #15]
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	4613      	mov	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	4413      	add	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	440b      	add	r3, r1
 8003b02:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003b06:	2200      	movs	r2, #0
 8003b08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	73fb      	strb	r3, [r7, #15]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	791b      	ldrb	r3, [r3, #4]
 8003b14:	7bfa      	ldrb	r2, [r7, #15]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d3b5      	bcc.n	8003a86 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6818      	ldr	r0, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	7c1a      	ldrb	r2, [r3, #16]
 8003b22:	f88d 2000 	strb.w	r2, [sp]
 8003b26:	3304      	adds	r3, #4
 8003b28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b2a:	f004 fc7b 	bl	8008424 <USB_DevInit>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e013      	b.n	8003b68 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	7b1b      	ldrb	r3, [r3, #12]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d102      	bne.n	8003b5c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f80a 	bl	8003b70 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f004 fe36 	bl	80087d2 <USB_DevDisconnect>

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2201      	movs	r2, #1
 8003b82:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b9e:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <HAL_PCDEx_ActivateLPM+0x44>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	10000003 	.word	0x10000003

08003bb8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bbc:	4b05      	ldr	r3, [pc, #20]	@ (8003bd4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a04      	ldr	r2, [pc, #16]	@ (8003bd4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bc6:	6013      	str	r3, [r2, #0]
}
 8003bc8:	bf00      	nop
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40007000 	.word	0x40007000

08003bd8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003be2:	4b23      	ldr	r3, [pc, #140]	@ (8003c70 <HAL_PWREx_EnableOverDrive+0x98>)
 8003be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be6:	4a22      	ldr	r2, [pc, #136]	@ (8003c70 <HAL_PWREx_EnableOverDrive+0x98>)
 8003be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bee:	4b20      	ldr	r3, [pc, #128]	@ (8003c70 <HAL_PWREx_EnableOverDrive+0x98>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bf6:	603b      	str	r3, [r7, #0]
 8003bf8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c04:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c06:	f7fe ffcf 	bl	8002ba8 <HAL_GetTick>
 8003c0a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c0c:	e009      	b.n	8003c22 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c0e:	f7fe ffcb 	bl	8002ba8 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c1c:	d901      	bls.n	8003c22 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e022      	b.n	8003c68 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c22:	4b14      	ldr	r3, [pc, #80]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c2e:	d1ee      	bne.n	8003c0e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003c30:	4b10      	ldr	r3, [pc, #64]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a0f      	ldr	r2, [pc, #60]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c3a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c3c:	f7fe ffb4 	bl	8002ba8 <HAL_GetTick>
 8003c40:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c42:	e009      	b.n	8003c58 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c44:	f7fe ffb0 	bl	8002ba8 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c52:	d901      	bls.n	8003c58 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e007      	b.n	8003c68 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c58:	4b06      	ldr	r3, [pc, #24]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c64:	d1ee      	bne.n	8003c44 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40023800 	.word	0x40023800
 8003c74:	40007000 	.word	0x40007000

08003c78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003c80:	2300      	movs	r3, #0
 8003c82:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e29b      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 8087 	beq.w	8003daa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c9c:	4b96      	ldr	r3, [pc, #600]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 030c 	and.w	r3, r3, #12
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d00c      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ca8:	4b93      	ldr	r3, [pc, #588]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 030c 	and.w	r3, r3, #12
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d112      	bne.n	8003cda <HAL_RCC_OscConfig+0x62>
 8003cb4:	4b90      	ldr	r3, [pc, #576]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cc0:	d10b      	bne.n	8003cda <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc2:	4b8d      	ldr	r3, [pc, #564]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d06c      	beq.n	8003da8 <HAL_RCC_OscConfig+0x130>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d168      	bne.n	8003da8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e275      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x7a>
 8003ce4:	4b84      	ldr	r3, [pc, #528]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a83      	ldr	r2, [pc, #524]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cee:	6013      	str	r3, [r2, #0]
 8003cf0:	e02e      	b.n	8003d50 <HAL_RCC_OscConfig+0xd8>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x9c>
 8003cfa:	4b7f      	ldr	r3, [pc, #508]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a7e      	ldr	r2, [pc, #504]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	4b7c      	ldr	r3, [pc, #496]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a7b      	ldr	r2, [pc, #492]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	e01d      	b.n	8003d50 <HAL_RCC_OscConfig+0xd8>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCC_OscConfig+0xc0>
 8003d1e:	4b76      	ldr	r3, [pc, #472]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a75      	ldr	r2, [pc, #468]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	4b73      	ldr	r3, [pc, #460]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a72      	ldr	r2, [pc, #456]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d34:	6013      	str	r3, [r2, #0]
 8003d36:	e00b      	b.n	8003d50 <HAL_RCC_OscConfig+0xd8>
 8003d38:	4b6f      	ldr	r3, [pc, #444]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a6e      	ldr	r2, [pc, #440]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	4b6c      	ldr	r3, [pc, #432]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a6b      	ldr	r2, [pc, #428]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d013      	beq.n	8003d80 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d58:	f7fe ff26 	bl	8002ba8 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d60:	f7fe ff22 	bl	8002ba8 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b64      	cmp	r3, #100	@ 0x64
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e229      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d72:	4b61      	ldr	r3, [pc, #388]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0f0      	beq.n	8003d60 <HAL_RCC_OscConfig+0xe8>
 8003d7e:	e014      	b.n	8003daa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d80:	f7fe ff12 	bl	8002ba8 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d88:	f7fe ff0e 	bl	8002ba8 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b64      	cmp	r3, #100	@ 0x64
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e215      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d9a:	4b57      	ldr	r3, [pc, #348]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1f0      	bne.n	8003d88 <HAL_RCC_OscConfig+0x110>
 8003da6:	e000      	b.n	8003daa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d069      	beq.n	8003e8a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003db6:	4b50      	ldr	r3, [pc, #320]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 030c 	and.w	r3, r3, #12
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00b      	beq.n	8003dda <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dc2:	4b4d      	ldr	r3, [pc, #308]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 030c 	and.w	r3, r3, #12
 8003dca:	2b08      	cmp	r3, #8
 8003dcc:	d11c      	bne.n	8003e08 <HAL_RCC_OscConfig+0x190>
 8003dce:	4b4a      	ldr	r3, [pc, #296]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d116      	bne.n	8003e08 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dda:	4b47      	ldr	r3, [pc, #284]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <HAL_RCC_OscConfig+0x17a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d001      	beq.n	8003df2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e1e9      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df2:	4b41      	ldr	r3, [pc, #260]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	493d      	ldr	r1, [pc, #244]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e06:	e040      	b.n	8003e8a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d023      	beq.n	8003e58 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e10:	4b39      	ldr	r3, [pc, #228]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a38      	ldr	r2, [pc, #224]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e16:	f043 0301 	orr.w	r3, r3, #1
 8003e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fe fec4 	bl	8002ba8 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e24:	f7fe fec0 	bl	8002ba8 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e1c7      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e36:	4b30      	ldr	r3, [pc, #192]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e42:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	4929      	ldr	r1, [pc, #164]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	600b      	str	r3, [r1, #0]
 8003e56:	e018      	b.n	8003e8a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e58:	4b27      	ldr	r3, [pc, #156]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a26      	ldr	r2, [pc, #152]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e5e:	f023 0301 	bic.w	r3, r3, #1
 8003e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e64:	f7fe fea0 	bl	8002ba8 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e6c:	f7fe fe9c 	bl	8002ba8 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e1a3      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f0      	bne.n	8003e6c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d038      	beq.n	8003f08 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d019      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e9e:	4b16      	ldr	r3, [pc, #88]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea2:	4a15      	ldr	r2, [pc, #84]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eaa:	f7fe fe7d 	bl	8002ba8 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb2:	f7fe fe79 	bl	8002ba8 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e180      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0f0      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x23a>
 8003ed0:	e01a      	b.n	8003f08 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed2:	4b09      	ldr	r3, [pc, #36]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ed6:	4a08      	ldr	r2, [pc, #32]	@ (8003ef8 <HAL_RCC_OscConfig+0x280>)
 8003ed8:	f023 0301 	bic.w	r3, r3, #1
 8003edc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ede:	f7fe fe63 	bl	8002ba8 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ee4:	e00a      	b.n	8003efc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee6:	f7fe fe5f 	bl	8002ba8 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d903      	bls.n	8003efc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e166      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
 8003ef8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003efc:	4b92      	ldr	r3, [pc, #584]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003efe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1ee      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 80a4 	beq.w	800405e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f16:	4b8c      	ldr	r3, [pc, #560]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10d      	bne.n	8003f3e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f22:	4b89      	ldr	r3, [pc, #548]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	4a88      	ldr	r2, [pc, #544]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f2e:	4b86      	ldr	r3, [pc, #536]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f36:	60bb      	str	r3, [r7, #8]
 8003f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f3e:	4b83      	ldr	r3, [pc, #524]	@ (800414c <HAL_RCC_OscConfig+0x4d4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d118      	bne.n	8003f7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003f4a:	4b80      	ldr	r3, [pc, #512]	@ (800414c <HAL_RCC_OscConfig+0x4d4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a7f      	ldr	r2, [pc, #508]	@ (800414c <HAL_RCC_OscConfig+0x4d4>)
 8003f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f56:	f7fe fe27 	bl	8002ba8 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f5e:	f7fe fe23 	bl	8002ba8 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b64      	cmp	r3, #100	@ 0x64
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e12a      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f70:	4b76      	ldr	r3, [pc, #472]	@ (800414c <HAL_RCC_OscConfig+0x4d4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0f0      	beq.n	8003f5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d106      	bne.n	8003f92 <HAL_RCC_OscConfig+0x31a>
 8003f84:	4b70      	ldr	r3, [pc, #448]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f88:	4a6f      	ldr	r2, [pc, #444]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f8a:	f043 0301 	orr.w	r3, r3, #1
 8003f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f90:	e02d      	b.n	8003fee <HAL_RCC_OscConfig+0x376>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10c      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x33c>
 8003f9a:	4b6b      	ldr	r3, [pc, #428]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9e:	4a6a      	ldr	r2, [pc, #424]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fa0:	f023 0301 	bic.w	r3, r3, #1
 8003fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fa6:	4b68      	ldr	r3, [pc, #416]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003faa:	4a67      	ldr	r2, [pc, #412]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fac:	f023 0304 	bic.w	r3, r3, #4
 8003fb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fb2:	e01c      	b.n	8003fee <HAL_RCC_OscConfig+0x376>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b05      	cmp	r3, #5
 8003fba:	d10c      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x35e>
 8003fbc:	4b62      	ldr	r3, [pc, #392]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc0:	4a61      	ldr	r2, [pc, #388]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fc2:	f043 0304 	orr.w	r3, r3, #4
 8003fc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fc8:	4b5f      	ldr	r3, [pc, #380]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd4:	e00b      	b.n	8003fee <HAL_RCC_OscConfig+0x376>
 8003fd6:	4b5c      	ldr	r3, [pc, #368]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fda:	4a5b      	ldr	r2, [pc, #364]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe2:	4b59      	ldr	r3, [pc, #356]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe6:	4a58      	ldr	r2, [pc, #352]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8003fe8:	f023 0304 	bic.w	r3, r3, #4
 8003fec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d015      	beq.n	8004022 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff6:	f7fe fdd7 	bl	8002ba8 <HAL_GetTick>
 8003ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ffc:	e00a      	b.n	8004014 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ffe:	f7fe fdd3 	bl	8002ba8 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400c:	4293      	cmp	r3, r2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e0d8      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004014:	4b4c      	ldr	r3, [pc, #304]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0ee      	beq.n	8003ffe <HAL_RCC_OscConfig+0x386>
 8004020:	e014      	b.n	800404c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004022:	f7fe fdc1 	bl	8002ba8 <HAL_GetTick>
 8004026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004028:	e00a      	b.n	8004040 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402a:	f7fe fdbd 	bl	8002ba8 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004038:	4293      	cmp	r3, r2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e0c2      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004040:	4b41      	ldr	r3, [pc, #260]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1ee      	bne.n	800402a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800404c:	7dfb      	ldrb	r3, [r7, #23]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d105      	bne.n	800405e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004052:	4b3d      	ldr	r3, [pc, #244]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004056:	4a3c      	ldr	r2, [pc, #240]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004058:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800405c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	2b00      	cmp	r3, #0
 8004064:	f000 80ae 	beq.w	80041c4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004068:	4b37      	ldr	r3, [pc, #220]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 030c 	and.w	r3, r3, #12
 8004070:	2b08      	cmp	r3, #8
 8004072:	d06d      	beq.n	8004150 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	2b02      	cmp	r3, #2
 800407a:	d14b      	bne.n	8004114 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407c:	4b32      	ldr	r3, [pc, #200]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a31      	ldr	r2, [pc, #196]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004082:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004088:	f7fe fd8e 	bl	8002ba8 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004090:	f7fe fd8a 	bl	8002ba8 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e091      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a2:	4b29      	ldr	r3, [pc, #164]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f0      	bne.n	8004090 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69da      	ldr	r2, [r3, #28]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040bc:	019b      	lsls	r3, r3, #6
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c4:	085b      	lsrs	r3, r3, #1
 80040c6:	3b01      	subs	r3, #1
 80040c8:	041b      	lsls	r3, r3, #16
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d0:	061b      	lsls	r3, r3, #24
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d8:	071b      	lsls	r3, r3, #28
 80040da:	491b      	ldr	r1, [pc, #108]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e0:	4b19      	ldr	r3, [pc, #100]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a18      	ldr	r2, [pc, #96]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 80040e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ec:	f7fe fd5c 	bl	8002ba8 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f4:	f7fe fd58 	bl	8002ba8 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e05f      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004106:	4b10      	ldr	r3, [pc, #64]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0f0      	beq.n	80040f4 <HAL_RCC_OscConfig+0x47c>
 8004112:	e057      	b.n	80041c4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a0b      	ldr	r2, [pc, #44]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 800411a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800411e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004120:	f7fe fd42 	bl	8002ba8 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7fe fd3e 	bl	8002ba8 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e045      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413a:	4b03      	ldr	r3, [pc, #12]	@ (8004148 <HAL_RCC_OscConfig+0x4d0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x4b0>
 8004146:	e03d      	b.n	80041c4 <HAL_RCC_OscConfig+0x54c>
 8004148:	40023800 	.word	0x40023800
 800414c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004150:	4b1f      	ldr	r3, [pc, #124]	@ (80041d0 <HAL_RCC_OscConfig+0x558>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d030      	beq.n	80041c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004168:	429a      	cmp	r2, r3
 800416a:	d129      	bne.n	80041c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	429a      	cmp	r2, r3
 8004178:	d122      	bne.n	80041c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004180:	4013      	ands	r3, r2
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004186:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004188:	4293      	cmp	r3, r2
 800418a:	d119      	bne.n	80041c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004196:	085b      	lsrs	r3, r3, #1
 8004198:	3b01      	subs	r3, #1
 800419a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d10f      	bne.n	80041c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d107      	bne.n	80041c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ba:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041bc:	429a      	cmp	r2, r3
 80041be:	d001      	beq.n	80041c4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e000      	b.n	80041c6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40023800 	.word	0x40023800

080041d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e0d0      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d910      	bls.n	800421c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041fa:	4b67      	ldr	r3, [pc, #412]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f023 020f 	bic.w	r2, r3, #15
 8004202:	4965      	ldr	r1, [pc, #404]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	4313      	orrs	r3, r2
 8004208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800420a:	4b63      	ldr	r3, [pc, #396]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 030f 	and.w	r3, r3, #15
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	429a      	cmp	r2, r3
 8004216:	d001      	beq.n	800421c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0b8      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d020      	beq.n	800426a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004234:	4b59      	ldr	r3, [pc, #356]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4a58      	ldr	r2, [pc, #352]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 800423a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800423e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0308 	and.w	r3, r3, #8
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800424c:	4b53      	ldr	r3, [pc, #332]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	4a52      	ldr	r2, [pc, #328]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004252:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004256:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004258:	4b50      	ldr	r3, [pc, #320]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	494d      	ldr	r1, [pc, #308]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004266:	4313      	orrs	r3, r2
 8004268:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d040      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d107      	bne.n	800428e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427e:	4b47      	ldr	r3, [pc, #284]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d115      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e07f      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d107      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004296:	4b41      	ldr	r3, [pc, #260]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d109      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e073      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a6:	4b3d      	ldr	r3, [pc, #244]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e06b      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042b6:	4b39      	ldr	r3, [pc, #228]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f023 0203 	bic.w	r2, r3, #3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	4936      	ldr	r1, [pc, #216]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042c8:	f7fe fc6e 	bl	8002ba8 <HAL_GetTick>
 80042cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d0:	f7fe fc6a 	bl	8002ba8 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e053      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e6:	4b2d      	ldr	r3, [pc, #180]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 020c 	and.w	r2, r3, #12
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d1eb      	bne.n	80042d0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042f8:	4b27      	ldr	r3, [pc, #156]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 030f 	and.w	r3, r3, #15
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d210      	bcs.n	8004328 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004306:	4b24      	ldr	r3, [pc, #144]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f023 020f 	bic.w	r2, r3, #15
 800430e:	4922      	ldr	r1, [pc, #136]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	4313      	orrs	r3, r2
 8004314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004316:	4b20      	ldr	r3, [pc, #128]	@ (8004398 <HAL_RCC_ClockConfig+0x1c4>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	429a      	cmp	r2, r3
 8004322:	d001      	beq.n	8004328 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e032      	b.n	800438e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d008      	beq.n	8004346 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004334:	4b19      	ldr	r3, [pc, #100]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	4916      	ldr	r1, [pc, #88]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004342:	4313      	orrs	r3, r2
 8004344:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d009      	beq.n	8004366 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004352:	4b12      	ldr	r3, [pc, #72]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	490e      	ldr	r1, [pc, #56]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 8004362:	4313      	orrs	r3, r2
 8004364:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004366:	f000 f821 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 800436a:	4602      	mov	r2, r0
 800436c:	4b0b      	ldr	r3, [pc, #44]	@ (800439c <HAL_RCC_ClockConfig+0x1c8>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	f003 030f 	and.w	r3, r3, #15
 8004376:	490a      	ldr	r1, [pc, #40]	@ (80043a0 <HAL_RCC_ClockConfig+0x1cc>)
 8004378:	5ccb      	ldrb	r3, [r1, r3]
 800437a:	fa22 f303 	lsr.w	r3, r2, r3
 800437e:	4a09      	ldr	r2, [pc, #36]	@ (80043a4 <HAL_RCC_ClockConfig+0x1d0>)
 8004380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004382:	4b09      	ldr	r3, [pc, #36]	@ (80043a8 <HAL_RCC_ClockConfig+0x1d4>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f7fe fbca 	bl	8002b20 <HAL_InitTick>

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	40023c00 	.word	0x40023c00
 800439c:	40023800 	.word	0x40023800
 80043a0:	0800b8b4 	.word	0x0800b8b4
 80043a4:	20000000 	.word	0x20000000
 80043a8:	20000004 	.word	0x20000004

080043ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043b0:	b094      	sub	sp, #80	@ 0x50
 80043b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80043b4:	2300      	movs	r3, #0
 80043b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80043b8:	2300      	movs	r3, #0
 80043ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043bc:	2300      	movs	r3, #0
 80043be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043c4:	4b79      	ldr	r3, [pc, #484]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 030c 	and.w	r3, r3, #12
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d00d      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x40>
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	f200 80e1 	bhi.w	8004598 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <HAL_RCC_GetSysClockFreq+0x34>
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d003      	beq.n	80043e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80043de:	e0db      	b.n	8004598 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043e0:	4b73      	ldr	r3, [pc, #460]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80043e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043e4:	e0db      	b.n	800459e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043e6:	4b73      	ldr	r3, [pc, #460]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80043e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043ea:	e0d8      	b.n	800459e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043ec:	4b6f      	ldr	r3, [pc, #444]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80043f6:	4b6d      	ldr	r3, [pc, #436]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d063      	beq.n	80044ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004402:	4b6a      	ldr	r3, [pc, #424]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	099b      	lsrs	r3, r3, #6
 8004408:	2200      	movs	r2, #0
 800440a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800440c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800440e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004414:	633b      	str	r3, [r7, #48]	@ 0x30
 8004416:	2300      	movs	r3, #0
 8004418:	637b      	str	r3, [r7, #52]	@ 0x34
 800441a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800441e:	4622      	mov	r2, r4
 8004420:	462b      	mov	r3, r5
 8004422:	f04f 0000 	mov.w	r0, #0
 8004426:	f04f 0100 	mov.w	r1, #0
 800442a:	0159      	lsls	r1, r3, #5
 800442c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004430:	0150      	lsls	r0, r2, #5
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4621      	mov	r1, r4
 8004438:	1a51      	subs	r1, r2, r1
 800443a:	6139      	str	r1, [r7, #16]
 800443c:	4629      	mov	r1, r5
 800443e:	eb63 0301 	sbc.w	r3, r3, r1
 8004442:	617b      	str	r3, [r7, #20]
 8004444:	f04f 0200 	mov.w	r2, #0
 8004448:	f04f 0300 	mov.w	r3, #0
 800444c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004450:	4659      	mov	r1, fp
 8004452:	018b      	lsls	r3, r1, #6
 8004454:	4651      	mov	r1, sl
 8004456:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800445a:	4651      	mov	r1, sl
 800445c:	018a      	lsls	r2, r1, #6
 800445e:	4651      	mov	r1, sl
 8004460:	ebb2 0801 	subs.w	r8, r2, r1
 8004464:	4659      	mov	r1, fp
 8004466:	eb63 0901 	sbc.w	r9, r3, r1
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f04f 0300 	mov.w	r3, #0
 8004472:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004476:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800447a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800447e:	4690      	mov	r8, r2
 8004480:	4699      	mov	r9, r3
 8004482:	4623      	mov	r3, r4
 8004484:	eb18 0303 	adds.w	r3, r8, r3
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	462b      	mov	r3, r5
 800448c:	eb49 0303 	adc.w	r3, r9, r3
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800449e:	4629      	mov	r1, r5
 80044a0:	024b      	lsls	r3, r1, #9
 80044a2:	4621      	mov	r1, r4
 80044a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044a8:	4621      	mov	r1, r4
 80044aa:	024a      	lsls	r2, r1, #9
 80044ac:	4610      	mov	r0, r2
 80044ae:	4619      	mov	r1, r3
 80044b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044b2:	2200      	movs	r2, #0
 80044b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044bc:	f7fb fed2 	bl	8000264 <__aeabi_uldivmod>
 80044c0:	4602      	mov	r2, r0
 80044c2:	460b      	mov	r3, r1
 80044c4:	4613      	mov	r3, r2
 80044c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c8:	e058      	b.n	800457c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044ca:	4b38      	ldr	r3, [pc, #224]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	099b      	lsrs	r3, r3, #6
 80044d0:	2200      	movs	r2, #0
 80044d2:	4618      	mov	r0, r3
 80044d4:	4611      	mov	r1, r2
 80044d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044da:	623b      	str	r3, [r7, #32]
 80044dc:	2300      	movs	r3, #0
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
 80044e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044e4:	4642      	mov	r2, r8
 80044e6:	464b      	mov	r3, r9
 80044e8:	f04f 0000 	mov.w	r0, #0
 80044ec:	f04f 0100 	mov.w	r1, #0
 80044f0:	0159      	lsls	r1, r3, #5
 80044f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044f6:	0150      	lsls	r0, r2, #5
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4641      	mov	r1, r8
 80044fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004502:	4649      	mov	r1, r9
 8004504:	eb63 0b01 	sbc.w	fp, r3, r1
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f04f 0300 	mov.w	r3, #0
 8004510:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004514:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004518:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800451c:	ebb2 040a 	subs.w	r4, r2, sl
 8004520:	eb63 050b 	sbc.w	r5, r3, fp
 8004524:	f04f 0200 	mov.w	r2, #0
 8004528:	f04f 0300 	mov.w	r3, #0
 800452c:	00eb      	lsls	r3, r5, #3
 800452e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004532:	00e2      	lsls	r2, r4, #3
 8004534:	4614      	mov	r4, r2
 8004536:	461d      	mov	r5, r3
 8004538:	4643      	mov	r3, r8
 800453a:	18e3      	adds	r3, r4, r3
 800453c:	603b      	str	r3, [r7, #0]
 800453e:	464b      	mov	r3, r9
 8004540:	eb45 0303 	adc.w	r3, r5, r3
 8004544:	607b      	str	r3, [r7, #4]
 8004546:	f04f 0200 	mov.w	r2, #0
 800454a:	f04f 0300 	mov.w	r3, #0
 800454e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004552:	4629      	mov	r1, r5
 8004554:	028b      	lsls	r3, r1, #10
 8004556:	4621      	mov	r1, r4
 8004558:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800455c:	4621      	mov	r1, r4
 800455e:	028a      	lsls	r2, r1, #10
 8004560:	4610      	mov	r0, r2
 8004562:	4619      	mov	r1, r3
 8004564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004566:	2200      	movs	r2, #0
 8004568:	61bb      	str	r3, [r7, #24]
 800456a:	61fa      	str	r2, [r7, #28]
 800456c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004570:	f7fb fe78 	bl	8000264 <__aeabi_uldivmod>
 8004574:	4602      	mov	r2, r0
 8004576:	460b      	mov	r3, r1
 8004578:	4613      	mov	r3, r2
 800457a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800457c:	4b0b      	ldr	r3, [pc, #44]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	0c1b      	lsrs	r3, r3, #16
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	3301      	adds	r3, #1
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800458c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800458e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004590:	fbb2 f3f3 	udiv	r3, r2, r3
 8004594:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004596:	e002      	b.n	800459e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004598:	4b05      	ldr	r3, [pc, #20]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800459a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800459c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800459e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3750      	adds	r7, #80	@ 0x50
 80045a4:	46bd      	mov	sp, r7
 80045a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045aa:	bf00      	nop
 80045ac:	40023800 	.word	0x40023800
 80045b0:	00f42400 	.word	0x00f42400
 80045b4:	007a1200 	.word	0x007a1200

080045b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045bc:	4b03      	ldr	r3, [pc, #12]	@ (80045cc <HAL_RCC_GetHCLKFreq+0x14>)
 80045be:	681b      	ldr	r3, [r3, #0]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	20000000 	.word	0x20000000

080045d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045d4:	f7ff fff0 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 80045d8:	4602      	mov	r2, r0
 80045da:	4b05      	ldr	r3, [pc, #20]	@ (80045f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	0a9b      	lsrs	r3, r3, #10
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	4903      	ldr	r1, [pc, #12]	@ (80045f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e6:	5ccb      	ldrb	r3, [r1, r3]
 80045e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40023800 	.word	0x40023800
 80045f4:	0800b8c4 	.word	0x0800b8c4

080045f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045fc:	f7ff ffdc 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 8004600:	4602      	mov	r2, r0
 8004602:	4b05      	ldr	r3, [pc, #20]	@ (8004618 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	0b5b      	lsrs	r3, r3, #13
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	4903      	ldr	r1, [pc, #12]	@ (800461c <HAL_RCC_GetPCLK2Freq+0x24>)
 800460e:	5ccb      	ldrb	r3, [r1, r3]
 8004610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004614:	4618      	mov	r0, r3
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40023800 	.word	0x40023800
 800461c:	0800b8c4 	.word	0x0800b8c4

08004620 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b088      	sub	sp, #32
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004634:	2300      	movs	r3, #0
 8004636:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004638:	2300      	movs	r3, #0
 800463a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d012      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004648:	4b69      	ldr	r3, [pc, #420]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	4a68      	ldr	r2, [pc, #416]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800464e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004652:	6093      	str	r3, [r2, #8]
 8004654:	4b66      	ldr	r3, [pc, #408]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800465c:	4964      	ldr	r1, [pc, #400]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800465e:	4313      	orrs	r3, r2
 8004660:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800466a:	2301      	movs	r3, #1
 800466c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d017      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800467a:	4b5d      	ldr	r3, [pc, #372]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800467c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004680:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004688:	4959      	ldr	r1, [pc, #356]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800468a:	4313      	orrs	r3, r2
 800468c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004694:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004698:	d101      	bne.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800469a:	2301      	movs	r3, #1
 800469c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80046a6:	2301      	movs	r3, #1
 80046a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d017      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046b6:	4b4e      	ldr	r3, [pc, #312]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c4:	494a      	ldr	r1, [pc, #296]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046d4:	d101      	bne.n	80046da <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80046d6:	2301      	movs	r3, #1
 80046d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80046e2:	2301      	movs	r3, #1
 80046e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80046f2:	2301      	movs	r3, #1
 80046f4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0320 	and.w	r3, r3, #32
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 808b 	beq.w	800481a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004704:	4b3a      	ldr	r3, [pc, #232]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	4a39      	ldr	r2, [pc, #228]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800470a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800470e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004710:	4b37      	ldr	r3, [pc, #220]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004718:	60bb      	str	r3, [r7, #8]
 800471a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800471c:	4b35      	ldr	r3, [pc, #212]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a34      	ldr	r2, [pc, #208]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004722:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004726:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004728:	f7fe fa3e 	bl	8002ba8 <HAL_GetTick>
 800472c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800472e:	e008      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004730:	f7fe fa3a 	bl	8002ba8 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b64      	cmp	r3, #100	@ 0x64
 800473c:	d901      	bls.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e38f      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004742:	4b2c      	ldr	r3, [pc, #176]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0f0      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800474e:	4b28      	ldr	r3, [pc, #160]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004756:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d035      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	429a      	cmp	r2, r3
 800476a:	d02e      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800476c:	4b20      	ldr	r3, [pc, #128]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800476e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004770:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004774:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004776:	4b1e      	ldr	r3, [pc, #120]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477a:	4a1d      	ldr	r2, [pc, #116]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800477c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004780:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004782:	4b1b      	ldr	r3, [pc, #108]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004786:	4a1a      	ldr	r2, [pc, #104]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004788:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800478c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800478e:	4a18      	ldr	r2, [pc, #96]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004794:	4b16      	ldr	r3, [pc, #88]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004798:	f003 0301 	and.w	r3, r3, #1
 800479c:	2b01      	cmp	r3, #1
 800479e:	d114      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7fe fa02 	bl	8002ba8 <HAL_GetTick>
 80047a4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a6:	e00a      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047a8:	f7fe f9fe 	bl	8002ba8 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d901      	bls.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e351      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047be:	4b0c      	ldr	r3, [pc, #48]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0ee      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047d6:	d111      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80047d8:	4b05      	ldr	r3, [pc, #20]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80047e4:	4b04      	ldr	r3, [pc, #16]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80047e6:	400b      	ands	r3, r1
 80047e8:	4901      	ldr	r1, [pc, #4]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	608b      	str	r3, [r1, #8]
 80047ee:	e00b      	b.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80047f0:	40023800 	.word	0x40023800
 80047f4:	40007000 	.word	0x40007000
 80047f8:	0ffffcff 	.word	0x0ffffcff
 80047fc:	4bac      	ldr	r3, [pc, #688]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	4aab      	ldr	r2, [pc, #684]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004802:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004806:	6093      	str	r3, [r2, #8]
 8004808:	4ba9      	ldr	r3, [pc, #676]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800480a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004814:	49a6      	ldr	r1, [pc, #664]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004816:	4313      	orrs	r3, r2
 8004818:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0310 	and.w	r3, r3, #16
 8004822:	2b00      	cmp	r3, #0
 8004824:	d010      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004826:	4ba2      	ldr	r3, [pc, #648]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004828:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800482c:	4aa0      	ldr	r2, [pc, #640]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800482e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004832:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004836:	4b9e      	ldr	r3, [pc, #632]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004838:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004840:	499b      	ldr	r1, [pc, #620]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004842:	4313      	orrs	r3, r2
 8004844:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00a      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004854:	4b96      	ldr	r3, [pc, #600]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004862:	4993      	ldr	r1, [pc, #588]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004864:	4313      	orrs	r3, r2
 8004866:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00a      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004876:	4b8e      	ldr	r3, [pc, #568]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800487c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004884:	498a      	ldr	r1, [pc, #552]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004886:	4313      	orrs	r3, r2
 8004888:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00a      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004898:	4b85      	ldr	r3, [pc, #532]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800489a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800489e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048a6:	4982      	ldr	r1, [pc, #520]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048a8:	4313      	orrs	r3, r2
 80048aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00a      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048ba:	4b7d      	ldr	r3, [pc, #500]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c8:	4979      	ldr	r1, [pc, #484]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00a      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048dc:	4b74      	ldr	r3, [pc, #464]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e2:	f023 0203 	bic.w	r2, r3, #3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	4971      	ldr	r1, [pc, #452]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00a      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048fe:	4b6c      	ldr	r3, [pc, #432]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004904:	f023 020c 	bic.w	r2, r3, #12
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800490c:	4968      	ldr	r1, [pc, #416]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00a      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004920:	4b63      	ldr	r3, [pc, #396]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004926:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492e:	4960      	ldr	r1, [pc, #384]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004930:	4313      	orrs	r3, r2
 8004932:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00a      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004942:	4b5b      	ldr	r3, [pc, #364]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004948:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004950:	4957      	ldr	r1, [pc, #348]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004952:	4313      	orrs	r3, r2
 8004954:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00a      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004964:	4b52      	ldr	r3, [pc, #328]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800496a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004972:	494f      	ldr	r1, [pc, #316]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004974:	4313      	orrs	r3, r2
 8004976:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00a      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004986:	4b4a      	ldr	r3, [pc, #296]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004994:	4946      	ldr	r1, [pc, #280]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004996:	4313      	orrs	r3, r2
 8004998:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00a      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80049a8:	4b41      	ldr	r3, [pc, #260]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b6:	493e      	ldr	r1, [pc, #248]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00a      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80049ca:	4b39      	ldr	r3, [pc, #228]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d8:	4935      	ldr	r1, [pc, #212]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049ec:	4b30      	ldr	r3, [pc, #192]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049fa:	492d      	ldr	r1, [pc, #180]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d011      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004a0e:	4b28      	ldr	r3, [pc, #160]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a14:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a1c:	4924      	ldr	r1, [pc, #144]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00a      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a4e:	4b18      	ldr	r3, [pc, #96]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a54:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a5c:	4914      	ldr	r1, [pc, #80]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00b      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a70:	4b0f      	ldr	r3, [pc, #60]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a76:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a80:	490b      	ldr	r1, [pc, #44]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00f      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004a94:	4b06      	ldr	r3, [pc, #24]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a9a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aa4:	4902      	ldr	r1, [pc, #8]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004aac:	e002      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004aae:	bf00      	nop
 8004ab0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00b      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ac0:	4b8a      	ldr	r3, [pc, #552]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ac6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad0:	4986      	ldr	r1, [pc, #536]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00b      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004ae4:	4b81      	ldr	r3, [pc, #516]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aea:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004af4:	497d      	ldr	r1, [pc, #500]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d006      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 80d6 	beq.w	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b10:	4b76      	ldr	r3, [pc, #472]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a75      	ldr	r2, [pc, #468]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b1c:	f7fe f844 	bl	8002ba8 <HAL_GetTick>
 8004b20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b22:	e008      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b24:	f7fe f840 	bl	8002ba8 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b64      	cmp	r3, #100	@ 0x64
 8004b30:	d901      	bls.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e195      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b36:	4b6d      	ldr	r3, [pc, #436]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1f0      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d021      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d11d      	bne.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004b56:	4b65      	ldr	r3, [pc, #404]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5c:	0c1b      	lsrs	r3, r3, #16
 8004b5e:	f003 0303 	and.w	r3, r3, #3
 8004b62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004b64:	4b61      	ldr	r3, [pc, #388]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b6a:	0e1b      	lsrs	r3, r3, #24
 8004b6c:	f003 030f 	and.w	r3, r3, #15
 8004b70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	019a      	lsls	r2, r3, #6
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	041b      	lsls	r3, r3, #16
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	061b      	lsls	r3, r3, #24
 8004b82:	431a      	orrs	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	071b      	lsls	r3, r3, #28
 8004b8a:	4958      	ldr	r1, [pc, #352]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d004      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ba6:	d00a      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d02e      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bbc:	d129      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bc4:	0c1b      	lsrs	r3, r3, #16
 8004bc6:	f003 0303 	and.w	r3, r3, #3
 8004bca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004bcc:	4b47      	ldr	r3, [pc, #284]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bd2:	0f1b      	lsrs	r3, r3, #28
 8004bd4:	f003 0307 	and.w	r3, r3, #7
 8004bd8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	019a      	lsls	r2, r3, #6
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	041b      	lsls	r3, r3, #16
 8004be4:	431a      	orrs	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	061b      	lsls	r3, r3, #24
 8004bec:	431a      	orrs	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	071b      	lsls	r3, r3, #28
 8004bf2:	493e      	ldr	r1, [pc, #248]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c00:	f023 021f 	bic.w	r2, r3, #31
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	4938      	ldr	r1, [pc, #224]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d01d      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c1e:	4b33      	ldr	r3, [pc, #204]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c24:	0e1b      	lsrs	r3, r3, #24
 8004c26:	f003 030f 	and.w	r3, r3, #15
 8004c2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c2c:	4b2f      	ldr	r3, [pc, #188]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c32:	0f1b      	lsrs	r3, r3, #28
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	019a      	lsls	r2, r3, #6
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	041b      	lsls	r3, r3, #16
 8004c46:	431a      	orrs	r2, r3
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	061b      	lsls	r3, r3, #24
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	071b      	lsls	r3, r3, #28
 8004c52:	4926      	ldr	r1, [pc, #152]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d011      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	019a      	lsls	r2, r3, #6
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	041b      	lsls	r3, r3, #16
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	061b      	lsls	r3, r3, #24
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	071b      	lsls	r3, r3, #28
 8004c82:	491a      	ldr	r1, [pc, #104]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c8a:	4b18      	ldr	r3, [pc, #96]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a17      	ldr	r2, [pc, #92]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c90:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c96:	f7fd ff87 	bl	8002ba8 <HAL_GetTick>
 8004c9a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c9e:	f7fd ff83 	bl	8002ba8 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b64      	cmp	r3, #100	@ 0x64
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e0d8      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	f040 80ce 	bne.w	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004cc4:	4b09      	ldr	r3, [pc, #36]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a08      	ldr	r2, [pc, #32]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cd0:	f7fd ff6a 	bl	8002ba8 <HAL_GetTick>
 8004cd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cd6:	e00b      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004cd8:	f7fd ff66 	bl	8002ba8 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b64      	cmp	r3, #100	@ 0x64
 8004ce4:	d904      	bls.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e0bb      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004cea:	bf00      	nop
 8004cec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cf0:	4b5e      	ldr	r3, [pc, #376]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cfc:	d0ec      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d009      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d02e      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d12a      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d26:	4b51      	ldr	r3, [pc, #324]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d34:	4b4d      	ldr	r3, [pc, #308]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d3a:	0f1b      	lsrs	r3, r3, #28
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	019a      	lsls	r2, r3, #6
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	041b      	lsls	r3, r3, #16
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	061b      	lsls	r3, r3, #24
 8004d54:	431a      	orrs	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	071b      	lsls	r3, r3, #28
 8004d5a:	4944      	ldr	r1, [pc, #272]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004d62:	4b42      	ldr	r3, [pc, #264]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d68:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d70:	3b01      	subs	r3, #1
 8004d72:	021b      	lsls	r3, r3, #8
 8004d74:	493d      	ldr	r1, [pc, #244]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d022      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d90:	d11d      	bne.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d92:	4b36      	ldr	r3, [pc, #216]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d98:	0e1b      	lsrs	r3, r3, #24
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004da0:	4b32      	ldr	r3, [pc, #200]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da6:	0f1b      	lsrs	r3, r3, #28
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	019a      	lsls	r2, r3, #6
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	041b      	lsls	r3, r3, #16
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	061b      	lsls	r3, r3, #24
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	071b      	lsls	r3, r3, #28
 8004dc6:	4929      	ldr	r1, [pc, #164]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0308 	and.w	r3, r3, #8
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d028      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004dda:	4b24      	ldr	r3, [pc, #144]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004de0:	0e1b      	lsrs	r3, r3, #24
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004de8:	4b20      	ldr	r3, [pc, #128]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dee:	0c1b      	lsrs	r3, r3, #16
 8004df0:	f003 0303 	and.w	r3, r3, #3
 8004df4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	019a      	lsls	r2, r3, #6
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	041b      	lsls	r3, r3, #16
 8004e00:	431a      	orrs	r2, r3
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	061b      	lsls	r3, r3, #24
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	69db      	ldr	r3, [r3, #28]
 8004e0c:	071b      	lsls	r3, r3, #28
 8004e0e:	4917      	ldr	r1, [pc, #92]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004e16:	4b15      	ldr	r3, [pc, #84]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e1c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e24:	4911      	ldr	r1, [pc, #68]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a0e      	ldr	r2, [pc, #56]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e38:	f7fd feb6 	bl	8002ba8 <HAL_GetTick>
 8004e3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e40:	f7fd feb2 	bl	8002ba8 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	@ 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e007      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e52:	4b06      	ldr	r3, [pc, #24]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e5e:	d1ef      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3720      	adds	r7, #32
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023800 	.word	0x40023800

08004e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d101      	bne.n	8004e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e049      	b.n	8004f16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7fd fae6 	bl	8002468 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	4619      	mov	r1, r3
 8004eae:	4610      	mov	r0, r2
 8004eb0:	f001 f904 	bl	80060bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
	...

08004f20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d001      	beq.n	8004f38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e04c      	b.n	8004fd2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a26      	ldr	r2, [pc, #152]	@ (8004fe0 <HAL_TIM_Base_Start+0xc0>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d022      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f52:	d01d      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a22      	ldr	r2, [pc, #136]	@ (8004fe4 <HAL_TIM_Base_Start+0xc4>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d018      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a21      	ldr	r2, [pc, #132]	@ (8004fe8 <HAL_TIM_Base_Start+0xc8>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d013      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8004fec <HAL_TIM_Base_Start+0xcc>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d00e      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a1e      	ldr	r2, [pc, #120]	@ (8004ff0 <HAL_TIM_Base_Start+0xd0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d009      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff4 <HAL_TIM_Base_Start+0xd4>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d004      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <HAL_TIM_Base_Start+0xd8>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d115      	bne.n	8004fbc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	4b19      	ldr	r3, [pc, #100]	@ (8004ffc <HAL_TIM_Base_Start+0xdc>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b06      	cmp	r3, #6
 8004fa0:	d015      	beq.n	8004fce <HAL_TIM_Base_Start+0xae>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fa8:	d011      	beq.n	8004fce <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f042 0201 	orr.w	r2, r2, #1
 8004fb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fba:	e008      	b.n	8004fce <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0201 	orr.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	e000      	b.n	8004fd0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40010400 	.word	0x40010400
 8004ff4:	40014000 	.word	0x40014000
 8004ff8:	40001800 	.word	0x40001800
 8004ffc:	00010007 	.word	0x00010007

08005000 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b01      	cmp	r3, #1
 8005012:	d001      	beq.n	8005018 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e054      	b.n	80050c2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68da      	ldr	r2, [r3, #12]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f042 0201 	orr.w	r2, r2, #1
 800502e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a26      	ldr	r2, [pc, #152]	@ (80050d0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d022      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005042:	d01d      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a22      	ldr	r2, [pc, #136]	@ (80050d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d018      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a21      	ldr	r2, [pc, #132]	@ (80050d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d013      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a1f      	ldr	r2, [pc, #124]	@ (80050dc <HAL_TIM_Base_Start_IT+0xdc>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d00e      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a1e      	ldr	r2, [pc, #120]	@ (80050e0 <HAL_TIM_Base_Start_IT+0xe0>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d009      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a1c      	ldr	r2, [pc, #112]	@ (80050e4 <HAL_TIM_Base_Start_IT+0xe4>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d004      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x80>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a1b      	ldr	r2, [pc, #108]	@ (80050e8 <HAL_TIM_Base_Start_IT+0xe8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d115      	bne.n	80050ac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	4b19      	ldr	r3, [pc, #100]	@ (80050ec <HAL_TIM_Base_Start_IT+0xec>)
 8005088:	4013      	ands	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b06      	cmp	r3, #6
 8005090:	d015      	beq.n	80050be <HAL_TIM_Base_Start_IT+0xbe>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005098:	d011      	beq.n	80050be <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f042 0201 	orr.w	r2, r2, #1
 80050a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050aa:	e008      	b.n	80050be <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 0201 	orr.w	r2, r2, #1
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	e000      	b.n	80050c0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	40010000 	.word	0x40010000
 80050d4:	40000400 	.word	0x40000400
 80050d8:	40000800 	.word	0x40000800
 80050dc:	40000c00 	.word	0x40000c00
 80050e0:	40010400 	.word	0x40010400
 80050e4:	40014000 	.word	0x40014000
 80050e8:	40001800 	.word	0x40001800
 80050ec:	00010007 	.word	0x00010007

080050f0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0201 	bic.w	r2, r2, #1
 8005106:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6a1a      	ldr	r2, [r3, #32]
 800510e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005112:	4013      	ands	r3, r2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10f      	bne.n	8005138 <HAL_TIM_Base_Stop_IT+0x48>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6a1a      	ldr	r2, [r3, #32]
 800511e:	f240 4344 	movw	r3, #1092	@ 0x444
 8005122:	4013      	ands	r3, r2
 8005124:	2b00      	cmp	r3, #0
 8005126:	d107      	bne.n	8005138 <HAL_TIM_Base_Stop_IT+0x48>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0201 	bic.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b082      	sub	sp, #8
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e049      	b.n	80051f4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d106      	bne.n	800517a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f7fd f91b 	bl	80023b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2202      	movs	r2, #2
 800517e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3304      	adds	r3, #4
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f000 ff95 	bl	80060bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051f2:	2300      	movs	r3, #0
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3708      	adds	r7, #8
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d109      	bne.n	8005220 <HAL_TIM_PWM_Start+0x24>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b01      	cmp	r3, #1
 8005216:	bf14      	ite	ne
 8005218:	2301      	movne	r3, #1
 800521a:	2300      	moveq	r3, #0
 800521c:	b2db      	uxtb	r3, r3
 800521e:	e03c      	b.n	800529a <HAL_TIM_PWM_Start+0x9e>
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	2b04      	cmp	r3, #4
 8005224:	d109      	bne.n	800523a <HAL_TIM_PWM_Start+0x3e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b01      	cmp	r3, #1
 8005230:	bf14      	ite	ne
 8005232:	2301      	movne	r3, #1
 8005234:	2300      	moveq	r3, #0
 8005236:	b2db      	uxtb	r3, r3
 8005238:	e02f      	b.n	800529a <HAL_TIM_PWM_Start+0x9e>
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	2b08      	cmp	r3, #8
 800523e:	d109      	bne.n	8005254 <HAL_TIM_PWM_Start+0x58>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	bf14      	ite	ne
 800524c:	2301      	movne	r3, #1
 800524e:	2300      	moveq	r3, #0
 8005250:	b2db      	uxtb	r3, r3
 8005252:	e022      	b.n	800529a <HAL_TIM_PWM_Start+0x9e>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	2b0c      	cmp	r3, #12
 8005258:	d109      	bne.n	800526e <HAL_TIM_PWM_Start+0x72>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b01      	cmp	r3, #1
 8005264:	bf14      	ite	ne
 8005266:	2301      	movne	r3, #1
 8005268:	2300      	moveq	r3, #0
 800526a:	b2db      	uxtb	r3, r3
 800526c:	e015      	b.n	800529a <HAL_TIM_PWM_Start+0x9e>
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	2b10      	cmp	r3, #16
 8005272:	d109      	bne.n	8005288 <HAL_TIM_PWM_Start+0x8c>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b01      	cmp	r3, #1
 800527e:	bf14      	ite	ne
 8005280:	2301      	movne	r3, #1
 8005282:	2300      	moveq	r3, #0
 8005284:	b2db      	uxtb	r3, r3
 8005286:	e008      	b.n	800529a <HAL_TIM_PWM_Start+0x9e>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b01      	cmp	r3, #1
 8005292:	bf14      	ite	ne
 8005294:	2301      	movne	r3, #1
 8005296:	2300      	moveq	r3, #0
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e092      	b.n	80053c8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d104      	bne.n	80052b2 <HAL_TIM_PWM_Start+0xb6>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052b0:	e023      	b.n	80052fa <HAL_TIM_PWM_Start+0xfe>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	2b04      	cmp	r3, #4
 80052b6:	d104      	bne.n	80052c2 <HAL_TIM_PWM_Start+0xc6>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052c0:	e01b      	b.n	80052fa <HAL_TIM_PWM_Start+0xfe>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	2b08      	cmp	r3, #8
 80052c6:	d104      	bne.n	80052d2 <HAL_TIM_PWM_Start+0xd6>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052d0:	e013      	b.n	80052fa <HAL_TIM_PWM_Start+0xfe>
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b0c      	cmp	r3, #12
 80052d6:	d104      	bne.n	80052e2 <HAL_TIM_PWM_Start+0xe6>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052e0:	e00b      	b.n	80052fa <HAL_TIM_PWM_Start+0xfe>
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	2b10      	cmp	r3, #16
 80052e6:	d104      	bne.n	80052f2 <HAL_TIM_PWM_Start+0xf6>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052f0:	e003      	b.n	80052fa <HAL_TIM_PWM_Start+0xfe>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2202      	movs	r2, #2
 80052f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2201      	movs	r2, #1
 8005300:	6839      	ldr	r1, [r7, #0]
 8005302:	4618      	mov	r0, r3
 8005304:	f001 fba8 	bl	8006a58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a30      	ldr	r2, [pc, #192]	@ (80053d0 <HAL_TIM_PWM_Start+0x1d4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d004      	beq.n	800531c <HAL_TIM_PWM_Start+0x120>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a2f      	ldr	r2, [pc, #188]	@ (80053d4 <HAL_TIM_PWM_Start+0x1d8>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d101      	bne.n	8005320 <HAL_TIM_PWM_Start+0x124>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <HAL_TIM_PWM_Start+0x126>
 8005320:	2300      	movs	r3, #0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d007      	beq.n	8005336 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a25      	ldr	r2, [pc, #148]	@ (80053d0 <HAL_TIM_PWM_Start+0x1d4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d022      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005348:	d01d      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a22      	ldr	r2, [pc, #136]	@ (80053d8 <HAL_TIM_PWM_Start+0x1dc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d018      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a20      	ldr	r2, [pc, #128]	@ (80053dc <HAL_TIM_PWM_Start+0x1e0>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d013      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a1f      	ldr	r2, [pc, #124]	@ (80053e0 <HAL_TIM_PWM_Start+0x1e4>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00e      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a19      	ldr	r2, [pc, #100]	@ (80053d4 <HAL_TIM_PWM_Start+0x1d8>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d009      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a1b      	ldr	r2, [pc, #108]	@ (80053e4 <HAL_TIM_PWM_Start+0x1e8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d004      	beq.n	8005386 <HAL_TIM_PWM_Start+0x18a>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a19      	ldr	r2, [pc, #100]	@ (80053e8 <HAL_TIM_PWM_Start+0x1ec>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d115      	bne.n	80053b2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689a      	ldr	r2, [r3, #8]
 800538c:	4b17      	ldr	r3, [pc, #92]	@ (80053ec <HAL_TIM_PWM_Start+0x1f0>)
 800538e:	4013      	ands	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2b06      	cmp	r3, #6
 8005396:	d015      	beq.n	80053c4 <HAL_TIM_PWM_Start+0x1c8>
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800539e:	d011      	beq.n	80053c4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b0:	e008      	b.n	80053c4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0201 	orr.w	r2, r2, #1
 80053c0:	601a      	str	r2, [r3, #0]
 80053c2:	e000      	b.n	80053c6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	40010000 	.word	0x40010000
 80053d4:	40010400 	.word	0x40010400
 80053d8:	40000400 	.word	0x40000400
 80053dc:	40000800 	.word	0x40000800
 80053e0:	40000c00 	.word	0x40000c00
 80053e4:	40014000 	.word	0x40014000
 80053e8:	40001800 	.word	0x40001800
 80053ec:	00010007 	.word	0x00010007

080053f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2200      	movs	r2, #0
 8005400:	6839      	ldr	r1, [r7, #0]
 8005402:	4618      	mov	r0, r3
 8005404:	f001 fb28 	bl	8006a58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a36      	ldr	r2, [pc, #216]	@ (80054e8 <HAL_TIM_PWM_Stop+0xf8>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d004      	beq.n	800541c <HAL_TIM_PWM_Stop+0x2c>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a35      	ldr	r2, [pc, #212]	@ (80054ec <HAL_TIM_PWM_Stop+0xfc>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d101      	bne.n	8005420 <HAL_TIM_PWM_Stop+0x30>
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <HAL_TIM_PWM_Stop+0x32>
 8005420:	2300      	movs	r3, #0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d017      	beq.n	8005456 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6a1a      	ldr	r2, [r3, #32]
 800542c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005430:	4013      	ands	r3, r2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10f      	bne.n	8005456 <HAL_TIM_PWM_Stop+0x66>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6a1a      	ldr	r2, [r3, #32]
 800543c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005440:	4013      	ands	r3, r2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d107      	bne.n	8005456 <HAL_TIM_PWM_Stop+0x66>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005454:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6a1a      	ldr	r2, [r3, #32]
 800545c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005460:	4013      	ands	r3, r2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10f      	bne.n	8005486 <HAL_TIM_PWM_Stop+0x96>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6a1a      	ldr	r2, [r3, #32]
 800546c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005470:	4013      	ands	r3, r2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d107      	bne.n	8005486 <HAL_TIM_PWM_Stop+0x96>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0201 	bic.w	r2, r2, #1
 8005484:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d104      	bne.n	8005496 <HAL_TIM_PWM_Stop+0xa6>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005494:	e023      	b.n	80054de <HAL_TIM_PWM_Stop+0xee>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b04      	cmp	r3, #4
 800549a:	d104      	bne.n	80054a6 <HAL_TIM_PWM_Stop+0xb6>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054a4:	e01b      	b.n	80054de <HAL_TIM_PWM_Stop+0xee>
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d104      	bne.n	80054b6 <HAL_TIM_PWM_Stop+0xc6>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054b4:	e013      	b.n	80054de <HAL_TIM_PWM_Stop+0xee>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b0c      	cmp	r3, #12
 80054ba:	d104      	bne.n	80054c6 <HAL_TIM_PWM_Stop+0xd6>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054c4:	e00b      	b.n	80054de <HAL_TIM_PWM_Stop+0xee>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b10      	cmp	r3, #16
 80054ca:	d104      	bne.n	80054d6 <HAL_TIM_PWM_Stop+0xe6>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054d4:	e003      	b.n	80054de <HAL_TIM_PWM_Stop+0xee>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3708      	adds	r7, #8
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40010400 	.word	0x40010400

080054f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e049      	b.n	8005596 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f841 	bl	800559e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3304      	adds	r3, #4
 800552c:	4619      	mov	r1, r3
 800552e:	4610      	mov	r0, r2
 8005530:	f000 fdc4 	bl	80060bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
	...

080055b4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e08f      	b.n	80056e8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d106      	bne.n	80055e2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f7fc fd9d 	bl	800211c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2202      	movs	r2, #2
 80055e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	6899      	ldr	r1, [r3, #8]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	4b3e      	ldr	r3, [pc, #248]	@ (80056f0 <HAL_TIM_Encoder_Init+0x13c>)
 80055f6:	400b      	ands	r3, r1
 80055f8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	3304      	adds	r3, #4
 8005602:	4619      	mov	r1, r3
 8005604:	4610      	mov	r0, r2
 8005606:	f000 fd59 	bl	80060bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	4313      	orrs	r3, r2
 800562a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4b31      	ldr	r3, [pc, #196]	@ (80056f4 <HAL_TIM_Encoder_Init+0x140>)
 8005630:	4013      	ands	r3, r2
 8005632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	021b      	lsls	r3, r3, #8
 800563e:	4313      	orrs	r3, r2
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	4313      	orrs	r3, r2
 8005644:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	4b2b      	ldr	r3, [pc, #172]	@ (80056f8 <HAL_TIM_Encoder_Init+0x144>)
 800564a:	4013      	ands	r3, r2
 800564c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	4b2a      	ldr	r3, [pc, #168]	@ (80056fc <HAL_TIM_Encoder_Init+0x148>)
 8005652:	4013      	ands	r3, r2
 8005654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	69db      	ldr	r3, [r3, #28]
 800565e:	021b      	lsls	r3, r3, #8
 8005660:	4313      	orrs	r3, r2
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	011a      	lsls	r2, r3, #4
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	031b      	lsls	r3, r3, #12
 8005674:	4313      	orrs	r3, r2
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005682:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800568a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	011b      	lsls	r3, r3, #4
 8005696:	4313      	orrs	r3, r2
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	fffebff8 	.word	0xfffebff8
 80056f4:	fffffcfc 	.word	0xfffffcfc
 80056f8:	fffff3f3 	.word	0xfffff3f3
 80056fc:	ffff0f0f 	.word	0xffff0f0f

08005700 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005710:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005718:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005720:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005728:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d110      	bne.n	8005752 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005730:	7bfb      	ldrb	r3, [r7, #15]
 8005732:	2b01      	cmp	r3, #1
 8005734:	d102      	bne.n	800573c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005736:	7b7b      	ldrb	r3, [r7, #13]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d001      	beq.n	8005740 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e069      	b.n	8005814 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005750:	e031      	b.n	80057b6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	2b04      	cmp	r3, #4
 8005756:	d110      	bne.n	800577a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005758:	7bbb      	ldrb	r3, [r7, #14]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d102      	bne.n	8005764 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800575e:	7b3b      	ldrb	r3, [r7, #12]
 8005760:	2b01      	cmp	r3, #1
 8005762:	d001      	beq.n	8005768 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e055      	b.n	8005814 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2202      	movs	r2, #2
 800576c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2202      	movs	r2, #2
 8005774:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005778:	e01d      	b.n	80057b6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800577a:	7bfb      	ldrb	r3, [r7, #15]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d108      	bne.n	8005792 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005780:	7bbb      	ldrb	r3, [r7, #14]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d105      	bne.n	8005792 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005786:	7b7b      	ldrb	r3, [r7, #13]
 8005788:	2b01      	cmp	r3, #1
 800578a:	d102      	bne.n	8005792 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800578c:	7b3b      	ldrb	r3, [r7, #12]
 800578e:	2b01      	cmp	r3, #1
 8005790:	d001      	beq.n	8005796 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e03e      	b.n	8005814 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2202      	movs	r2, #2
 800579a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2202      	movs	r2, #2
 80057a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2202      	movs	r2, #2
 80057aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2202      	movs	r2, #2
 80057b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <HAL_TIM_Encoder_Start+0xc4>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	2b04      	cmp	r3, #4
 80057c0:	d008      	beq.n	80057d4 <HAL_TIM_Encoder_Start+0xd4>
 80057c2:	e00f      	b.n	80057e4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2201      	movs	r2, #1
 80057ca:	2100      	movs	r1, #0
 80057cc:	4618      	mov	r0, r3
 80057ce:	f001 f943 	bl	8006a58 <TIM_CCxChannelCmd>
      break;
 80057d2:	e016      	b.n	8005802 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2201      	movs	r2, #1
 80057da:	2104      	movs	r1, #4
 80057dc:	4618      	mov	r0, r3
 80057de:	f001 f93b 	bl	8006a58 <TIM_CCxChannelCmd>
      break;
 80057e2:	e00e      	b.n	8005802 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2201      	movs	r2, #1
 80057ea:	2100      	movs	r1, #0
 80057ec:	4618      	mov	r0, r3
 80057ee:	f001 f933 	bl	8006a58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2201      	movs	r2, #1
 80057f8:	2104      	movs	r1, #4
 80057fa:	4618      	mov	r0, r3
 80057fc:	f001 f92c 	bl	8006a58 <TIM_CCxChannelCmd>
      break;
 8005800:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f042 0201 	orr.w	r2, r2, #1
 8005810:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d003      	beq.n	8005834 <HAL_TIM_Encoder_Stop+0x18>
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b04      	cmp	r3, #4
 8005830:	d008      	beq.n	8005844 <HAL_TIM_Encoder_Stop+0x28>
 8005832:	e00f      	b.n	8005854 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2200      	movs	r2, #0
 800583a:	2100      	movs	r1, #0
 800583c:	4618      	mov	r0, r3
 800583e:	f001 f90b 	bl	8006a58 <TIM_CCxChannelCmd>
      break;
 8005842:	e016      	b.n	8005872 <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2200      	movs	r2, #0
 800584a:	2104      	movs	r1, #4
 800584c:	4618      	mov	r0, r3
 800584e:	f001 f903 	bl	8006a58 <TIM_CCxChannelCmd>
      break;
 8005852:	e00e      	b.n	8005872 <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2200      	movs	r2, #0
 800585a:	2100      	movs	r1, #0
 800585c:	4618      	mov	r0, r3
 800585e:	f001 f8fb 	bl	8006a58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2200      	movs	r2, #0
 8005868:	2104      	movs	r1, #4
 800586a:	4618      	mov	r0, r3
 800586c:	f001 f8f4 	bl	8006a58 <TIM_CCxChannelCmd>
      break;
 8005870:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6a1a      	ldr	r2, [r3, #32]
 8005878:	f241 1311 	movw	r3, #4369	@ 0x1111
 800587c:	4013      	ands	r3, r2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10f      	bne.n	80058a2 <HAL_TIM_Encoder_Stop+0x86>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6a1a      	ldr	r2, [r3, #32]
 8005888:	f240 4344 	movw	r3, #1092	@ 0x444
 800588c:	4013      	ands	r3, r2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d107      	bne.n	80058a2 <HAL_TIM_Encoder_Stop+0x86>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 0201 	bic.w	r2, r2, #1
 80058a0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <HAL_TIM_Encoder_Stop+0x92>
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	d148      	bne.n	8005940 <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d104      	bne.n	80058be <HAL_TIM_Encoder_Stop+0xa2>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058bc:	e023      	b.n	8005906 <HAL_TIM_Encoder_Stop+0xea>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b04      	cmp	r3, #4
 80058c2:	d104      	bne.n	80058ce <HAL_TIM_Encoder_Stop+0xb2>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058cc:	e01b      	b.n	8005906 <HAL_TIM_Encoder_Stop+0xea>
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	d104      	bne.n	80058de <HAL_TIM_Encoder_Stop+0xc2>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058dc:	e013      	b.n	8005906 <HAL_TIM_Encoder_Stop+0xea>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b0c      	cmp	r3, #12
 80058e2:	d104      	bne.n	80058ee <HAL_TIM_Encoder_Stop+0xd2>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80058ec:	e00b      	b.n	8005906 <HAL_TIM_Encoder_Stop+0xea>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b10      	cmp	r3, #16
 80058f2:	d104      	bne.n	80058fe <HAL_TIM_Encoder_Stop+0xe2>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058fc:	e003      	b.n	8005906 <HAL_TIM_Encoder_Stop+0xea>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d104      	bne.n	8005916 <HAL_TIM_Encoder_Stop+0xfa>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005914:	e024      	b.n	8005960 <HAL_TIM_Encoder_Stop+0x144>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b04      	cmp	r3, #4
 800591a:	d104      	bne.n	8005926 <HAL_TIM_Encoder_Stop+0x10a>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005924:	e01c      	b.n	8005960 <HAL_TIM_Encoder_Stop+0x144>
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	2b08      	cmp	r3, #8
 800592a:	d104      	bne.n	8005936 <HAL_TIM_Encoder_Stop+0x11a>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005934:	e014      	b.n	8005960 <HAL_TIM_Encoder_Stop+0x144>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 800593e:	e00f      	b.n	8005960 <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d020      	beq.n	80059ce <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d01b      	beq.n	80059ce <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f06f 0202 	mvn.w	r2, #2
 800599e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	f003 0303 	and.w	r3, r3, #3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d003      	beq.n	80059bc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 fb63 	bl	8006080 <HAL_TIM_IC_CaptureCallback>
 80059ba:	e005      	b.n	80059c8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 fb55 	bl	800606c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fb66 	bl	8006094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f003 0304 	and.w	r3, r3, #4
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d020      	beq.n	8005a1a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f003 0304 	and.w	r3, r3, #4
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d01b      	beq.n	8005a1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f06f 0204 	mvn.w	r2, #4
 80059ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 fb3d 	bl	8006080 <HAL_TIM_IC_CaptureCallback>
 8005a06:	e005      	b.n	8005a14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fb2f 	bl	800606c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 fb40 	bl	8006094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	f003 0308 	and.w	r3, r3, #8
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d020      	beq.n	8005a66 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f003 0308 	and.w	r3, r3, #8
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d01b      	beq.n	8005a66 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f06f 0208 	mvn.w	r2, #8
 8005a36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2204      	movs	r2, #4
 8005a3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69db      	ldr	r3, [r3, #28]
 8005a44:	f003 0303 	and.w	r3, r3, #3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 fb17 	bl	8006080 <HAL_TIM_IC_CaptureCallback>
 8005a52:	e005      	b.n	8005a60 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 fb09 	bl	800606c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 fb1a 	bl	8006094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f003 0310 	and.w	r3, r3, #16
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d020      	beq.n	8005ab2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f003 0310 	and.w	r3, r3, #16
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d01b      	beq.n	8005ab2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f06f 0210 	mvn.w	r2, #16
 8005a82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2208      	movs	r2, #8
 8005a88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 faf1 	bl	8006080 <HAL_TIM_IC_CaptureCallback>
 8005a9e:	e005      	b.n	8005aac <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 fae3 	bl	800606c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 faf4 	bl	8006094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00c      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d007      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f06f 0201 	mvn.w	r2, #1
 8005ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7fb fa65 	bl	8000fa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d104      	bne.n	8005aea <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00c      	beq.n	8005b04 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d007      	beq.n	8005b04 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f001 f868 	bl	8006bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00c      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d007      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f001 f860 	bl	8006be8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00c      	beq.n	8005b4c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d007      	beq.n	8005b4c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 faae 	bl	80060a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00c      	beq.n	8005b70 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 0320 	and.w	r3, r3, #32
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d007      	beq.n	8005b70 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f06f 0220 	mvn.w	r2, #32
 8005b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f001 f828 	bl	8006bc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b84:	2300      	movs	r3, #0
 8005b86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d101      	bne.n	8005b96 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005b92:	2302      	movs	r3, #2
 8005b94:	e088      	b.n	8005ca8 <HAL_TIM_IC_ConfigChannel+0x130>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d11b      	bne.n	8005bdc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005bb4:	f000 fd8c 	bl	80066d0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699a      	ldr	r2, [r3, #24]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f022 020c 	bic.w	r2, r2, #12
 8005bc6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6999      	ldr	r1, [r3, #24]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	689a      	ldr	r2, [r3, #8]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	619a      	str	r2, [r3, #24]
 8005bda:	e060      	b.n	8005c9e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b04      	cmp	r3, #4
 8005be0:	d11c      	bne.n	8005c1c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005bf2:	f000 fe10 	bl	8006816 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	699a      	ldr	r2, [r3, #24]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005c04:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	6999      	ldr	r1, [r3, #24]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	021a      	lsls	r2, r3, #8
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	619a      	str	r2, [r3, #24]
 8005c1a:	e040      	b.n	8005c9e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b08      	cmp	r3, #8
 8005c20:	d11b      	bne.n	8005c5a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005c32:	f000 fe5d 	bl	80068f0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	69da      	ldr	r2, [r3, #28]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 020c 	bic.w	r2, r2, #12
 8005c44:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	69d9      	ldr	r1, [r3, #28]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	430a      	orrs	r2, r1
 8005c56:	61da      	str	r2, [r3, #28]
 8005c58:	e021      	b.n	8005c9e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b0c      	cmp	r3, #12
 8005c5e:	d11c      	bne.n	8005c9a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005c70:	f000 fe7a 	bl	8006968 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	69da      	ldr	r2, [r3, #28]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005c82:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	69d9      	ldr	r1, [r3, #28]
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	021a      	lsls	r2, r3, #8
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	61da      	str	r2, [r3, #28]
 8005c98:	e001      	b.n	8005c9e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3718      	adds	r7, #24
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d101      	bne.n	8005cce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cca:	2302      	movs	r3, #2
 8005ccc:	e0ff      	b.n	8005ece <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b14      	cmp	r3, #20
 8005cda:	f200 80f0 	bhi.w	8005ebe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005cde:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce4:	08005d39 	.word	0x08005d39
 8005ce8:	08005ebf 	.word	0x08005ebf
 8005cec:	08005ebf 	.word	0x08005ebf
 8005cf0:	08005ebf 	.word	0x08005ebf
 8005cf4:	08005d79 	.word	0x08005d79
 8005cf8:	08005ebf 	.word	0x08005ebf
 8005cfc:	08005ebf 	.word	0x08005ebf
 8005d00:	08005ebf 	.word	0x08005ebf
 8005d04:	08005dbb 	.word	0x08005dbb
 8005d08:	08005ebf 	.word	0x08005ebf
 8005d0c:	08005ebf 	.word	0x08005ebf
 8005d10:	08005ebf 	.word	0x08005ebf
 8005d14:	08005dfb 	.word	0x08005dfb
 8005d18:	08005ebf 	.word	0x08005ebf
 8005d1c:	08005ebf 	.word	0x08005ebf
 8005d20:	08005ebf 	.word	0x08005ebf
 8005d24:	08005e3d 	.word	0x08005e3d
 8005d28:	08005ebf 	.word	0x08005ebf
 8005d2c:	08005ebf 	.word	0x08005ebf
 8005d30:	08005ebf 	.word	0x08005ebf
 8005d34:	08005e7d 	.word	0x08005e7d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68b9      	ldr	r1, [r7, #8]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f000 fa68 	bl	8006214 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	699a      	ldr	r2, [r3, #24]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f042 0208 	orr.w	r2, r2, #8
 8005d52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 0204 	bic.w	r2, r2, #4
 8005d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6999      	ldr	r1, [r3, #24]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	691a      	ldr	r2, [r3, #16]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	619a      	str	r2, [r3, #24]
      break;
 8005d76:	e0a5      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68b9      	ldr	r1, [r7, #8]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 faba 	bl	80062f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699a      	ldr	r2, [r3, #24]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699a      	ldr	r2, [r3, #24]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6999      	ldr	r1, [r3, #24]
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	021a      	lsls	r2, r3, #8
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	430a      	orrs	r2, r1
 8005db6:	619a      	str	r2, [r3, #24]
      break;
 8005db8:	e084      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68b9      	ldr	r1, [r7, #8]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fb11 	bl	80063e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	69da      	ldr	r2, [r3, #28]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f042 0208 	orr.w	r2, r2, #8
 8005dd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	69da      	ldr	r2, [r3, #28]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0204 	bic.w	r2, r2, #4
 8005de4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	69d9      	ldr	r1, [r3, #28]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	691a      	ldr	r2, [r3, #16]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	61da      	str	r2, [r3, #28]
      break;
 8005df8:	e064      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68b9      	ldr	r1, [r7, #8]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 fb67 	bl	80064d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	69da      	ldr	r2, [r3, #28]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	69da      	ldr	r2, [r3, #28]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	69d9      	ldr	r1, [r3, #28]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	021a      	lsls	r2, r3, #8
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	430a      	orrs	r2, r1
 8005e38:	61da      	str	r2, [r3, #28]
      break;
 8005e3a:	e043      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68b9      	ldr	r1, [r7, #8]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f000 fb9e 	bl	8006584 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0208 	orr.w	r2, r2, #8
 8005e56:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0204 	bic.w	r2, r2, #4
 8005e66:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	691a      	ldr	r2, [r3, #16]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	430a      	orrs	r2, r1
 8005e78:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005e7a:	e023      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 fbd0 	bl	8006628 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	021a      	lsls	r2, r3, #8
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ebc:	e002      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	75fb      	strb	r3, [r7, #23]
      break;
 8005ec2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ecc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3718      	adds	r7, #24
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop

08005ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e0b4      	b.n	800605e <HAL_TIM_ConfigClockSource+0x186>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	4b56      	ldr	r3, [pc, #344]	@ (8006068 <HAL_TIM_ConfigClockSource+0x190>)
 8005f10:	4013      	ands	r3, r2
 8005f12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f2c:	d03e      	beq.n	8005fac <HAL_TIM_ConfigClockSource+0xd4>
 8005f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f32:	f200 8087 	bhi.w	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3a:	f000 8086 	beq.w	800604a <HAL_TIM_ConfigClockSource+0x172>
 8005f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f42:	d87f      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f44:	2b70      	cmp	r3, #112	@ 0x70
 8005f46:	d01a      	beq.n	8005f7e <HAL_TIM_ConfigClockSource+0xa6>
 8005f48:	2b70      	cmp	r3, #112	@ 0x70
 8005f4a:	d87b      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f4c:	2b60      	cmp	r3, #96	@ 0x60
 8005f4e:	d050      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x11a>
 8005f50:	2b60      	cmp	r3, #96	@ 0x60
 8005f52:	d877      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f54:	2b50      	cmp	r3, #80	@ 0x50
 8005f56:	d03c      	beq.n	8005fd2 <HAL_TIM_ConfigClockSource+0xfa>
 8005f58:	2b50      	cmp	r3, #80	@ 0x50
 8005f5a:	d873      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f5c:	2b40      	cmp	r3, #64	@ 0x40
 8005f5e:	d058      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x13a>
 8005f60:	2b40      	cmp	r3, #64	@ 0x40
 8005f62:	d86f      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f64:	2b30      	cmp	r3, #48	@ 0x30
 8005f66:	d064      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15a>
 8005f68:	2b30      	cmp	r3, #48	@ 0x30
 8005f6a:	d86b      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f6c:	2b20      	cmp	r3, #32
 8005f6e:	d060      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15a>
 8005f70:	2b20      	cmp	r3, #32
 8005f72:	d867      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d05c      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15a>
 8005f78:	2b10      	cmp	r3, #16
 8005f7a:	d05a      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15a>
 8005f7c:	e062      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f8e:	f000 fd43 	bl	8006a18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005fa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	609a      	str	r2, [r3, #8]
      break;
 8005faa:	e04f      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fbc:	f000 fd2c 	bl	8006a18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fce:	609a      	str	r2, [r3, #8]
      break;
 8005fd0:	e03c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f000 fbea 	bl	80067b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2150      	movs	r1, #80	@ 0x50
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 fcf9 	bl	80069e2 <TIM_ITRx_SetConfig>
      break;
 8005ff0:	e02c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ffe:	461a      	mov	r2, r3
 8006000:	f000 fc46 	bl	8006890 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2160      	movs	r1, #96	@ 0x60
 800600a:	4618      	mov	r0, r3
 800600c:	f000 fce9 	bl	80069e2 <TIM_ITRx_SetConfig>
      break;
 8006010:	e01c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800601e:	461a      	mov	r2, r3
 8006020:	f000 fbca 	bl	80067b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2140      	movs	r1, #64	@ 0x40
 800602a:	4618      	mov	r0, r3
 800602c:	f000 fcd9 	bl	80069e2 <TIM_ITRx_SetConfig>
      break;
 8006030:	e00c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4619      	mov	r1, r3
 800603c:	4610      	mov	r0, r2
 800603e:	f000 fcd0 	bl	80069e2 <TIM_ITRx_SetConfig>
      break;
 8006042:	e003      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	73fb      	strb	r3, [r7, #15]
      break;
 8006048:	e000      	b.n	800604c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800604a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800605c:	7bfb      	ldrb	r3, [r7, #15]
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	fffeff88 	.word	0xfffeff88

0800606c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a46      	ldr	r2, [pc, #280]	@ (80061e8 <TIM_Base_SetConfig+0x12c>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d013      	beq.n	80060fc <TIM_Base_SetConfig+0x40>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060da:	d00f      	beq.n	80060fc <TIM_Base_SetConfig+0x40>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a43      	ldr	r2, [pc, #268]	@ (80061ec <TIM_Base_SetConfig+0x130>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d00b      	beq.n	80060fc <TIM_Base_SetConfig+0x40>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a42      	ldr	r2, [pc, #264]	@ (80061f0 <TIM_Base_SetConfig+0x134>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d007      	beq.n	80060fc <TIM_Base_SetConfig+0x40>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a41      	ldr	r2, [pc, #260]	@ (80061f4 <TIM_Base_SetConfig+0x138>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d003      	beq.n	80060fc <TIM_Base_SetConfig+0x40>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a40      	ldr	r2, [pc, #256]	@ (80061f8 <TIM_Base_SetConfig+0x13c>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d108      	bne.n	800610e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006102:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a35      	ldr	r2, [pc, #212]	@ (80061e8 <TIM_Base_SetConfig+0x12c>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d02b      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800611c:	d027      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a32      	ldr	r2, [pc, #200]	@ (80061ec <TIM_Base_SetConfig+0x130>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d023      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a31      	ldr	r2, [pc, #196]	@ (80061f0 <TIM_Base_SetConfig+0x134>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d01f      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a30      	ldr	r2, [pc, #192]	@ (80061f4 <TIM_Base_SetConfig+0x138>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d01b      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a2f      	ldr	r2, [pc, #188]	@ (80061f8 <TIM_Base_SetConfig+0x13c>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d017      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a2e      	ldr	r2, [pc, #184]	@ (80061fc <TIM_Base_SetConfig+0x140>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d013      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a2d      	ldr	r2, [pc, #180]	@ (8006200 <TIM_Base_SetConfig+0x144>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d00f      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a2c      	ldr	r2, [pc, #176]	@ (8006204 <TIM_Base_SetConfig+0x148>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d00b      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a2b      	ldr	r2, [pc, #172]	@ (8006208 <TIM_Base_SetConfig+0x14c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d007      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a2a      	ldr	r2, [pc, #168]	@ (800620c <TIM_Base_SetConfig+0x150>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d003      	beq.n	800616e <TIM_Base_SetConfig+0xb2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a29      	ldr	r2, [pc, #164]	@ (8006210 <TIM_Base_SetConfig+0x154>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d108      	bne.n	8006180 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	4313      	orrs	r3, r2
 800617e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	689a      	ldr	r2, [r3, #8]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a10      	ldr	r2, [pc, #64]	@ (80061e8 <TIM_Base_SetConfig+0x12c>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d003      	beq.n	80061b4 <TIM_Base_SetConfig+0xf8>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a12      	ldr	r2, [pc, #72]	@ (80061f8 <TIM_Base_SetConfig+0x13c>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d103      	bne.n	80061bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	691a      	ldr	r2, [r3, #16]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d105      	bne.n	80061da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f023 0201 	bic.w	r2, r3, #1
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	611a      	str	r2, [r3, #16]
  }
}
 80061da:	bf00      	nop
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	40010000 	.word	0x40010000
 80061ec:	40000400 	.word	0x40000400
 80061f0:	40000800 	.word	0x40000800
 80061f4:	40000c00 	.word	0x40000c00
 80061f8:	40010400 	.word	0x40010400
 80061fc:	40014000 	.word	0x40014000
 8006200:	40014400 	.word	0x40014400
 8006204:	40014800 	.word	0x40014800
 8006208:	40001800 	.word	0x40001800
 800620c:	40001c00 	.word	0x40001c00
 8006210:	40002000 	.word	0x40002000

08006214 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006214:	b480      	push	{r7}
 8006216:	b087      	sub	sp, #28
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f023 0201 	bic.w	r2, r3, #1
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	4b2b      	ldr	r3, [pc, #172]	@ (80062ec <TIM_OC1_SetConfig+0xd8>)
 8006240:	4013      	ands	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0303 	bic.w	r3, r3, #3
 800624a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	f023 0302 	bic.w	r3, r3, #2
 800625c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	4313      	orrs	r3, r2
 8006266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a21      	ldr	r2, [pc, #132]	@ (80062f0 <TIM_OC1_SetConfig+0xdc>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d003      	beq.n	8006278 <TIM_OC1_SetConfig+0x64>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a20      	ldr	r2, [pc, #128]	@ (80062f4 <TIM_OC1_SetConfig+0xe0>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d10c      	bne.n	8006292 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f023 0308 	bic.w	r3, r3, #8
 800627e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	4313      	orrs	r3, r2
 8006288:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f023 0304 	bic.w	r3, r3, #4
 8006290:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a16      	ldr	r2, [pc, #88]	@ (80062f0 <TIM_OC1_SetConfig+0xdc>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d003      	beq.n	80062a2 <TIM_OC1_SetConfig+0x8e>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a15      	ldr	r2, [pc, #84]	@ (80062f4 <TIM_OC1_SetConfig+0xe0>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d111      	bne.n	80062c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	699b      	ldr	r3, [r3, #24]
 80062c0:	693a      	ldr	r2, [r7, #16]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	685a      	ldr	r2, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	621a      	str	r2, [r3, #32]
}
 80062e0:	bf00      	nop
 80062e2:	371c      	adds	r7, #28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr
 80062ec:	fffeff8f 	.word	0xfffeff8f
 80062f0:	40010000 	.word	0x40010000
 80062f4:	40010400 	.word	0x40010400

080062f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a1b      	ldr	r3, [r3, #32]
 800630c:	f023 0210 	bic.w	r2, r3, #16
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	4b2e      	ldr	r3, [pc, #184]	@ (80063dc <TIM_OC2_SetConfig+0xe4>)
 8006324:	4013      	ands	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800632e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	021b      	lsls	r3, r3, #8
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f023 0320 	bic.w	r3, r3, #32
 8006342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4313      	orrs	r3, r2
 800634e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a23      	ldr	r2, [pc, #140]	@ (80063e0 <TIM_OC2_SetConfig+0xe8>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d003      	beq.n	8006360 <TIM_OC2_SetConfig+0x68>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a22      	ldr	r2, [pc, #136]	@ (80063e4 <TIM_OC2_SetConfig+0xec>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d10d      	bne.n	800637c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	011b      	lsls	r3, r3, #4
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	4313      	orrs	r3, r2
 8006372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800637a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a18      	ldr	r2, [pc, #96]	@ (80063e0 <TIM_OC2_SetConfig+0xe8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d003      	beq.n	800638c <TIM_OC2_SetConfig+0x94>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a17      	ldr	r2, [pc, #92]	@ (80063e4 <TIM_OC2_SetConfig+0xec>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d113      	bne.n	80063b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006392:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800639a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	693a      	ldr	r2, [r7, #16]
 80063b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	621a      	str	r2, [r3, #32]
}
 80063ce:	bf00      	nop
 80063d0:	371c      	adds	r7, #28
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	feff8fff 	.word	0xfeff8fff
 80063e0:	40010000 	.word	0x40010000
 80063e4:	40010400 	.word	0x40010400

080063e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b087      	sub	sp, #28
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	4b2d      	ldr	r3, [pc, #180]	@ (80064c8 <TIM_OC3_SetConfig+0xe0>)
 8006414:	4013      	ands	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f023 0303 	bic.w	r3, r3, #3
 800641e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	4313      	orrs	r3, r2
 8006428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	021b      	lsls	r3, r3, #8
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	4313      	orrs	r3, r2
 800643c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a22      	ldr	r2, [pc, #136]	@ (80064cc <TIM_OC3_SetConfig+0xe4>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d003      	beq.n	800644e <TIM_OC3_SetConfig+0x66>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a21      	ldr	r2, [pc, #132]	@ (80064d0 <TIM_OC3_SetConfig+0xe8>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d10d      	bne.n	800646a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006454:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	021b      	lsls	r3, r3, #8
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	4313      	orrs	r3, r2
 8006460:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006468:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a17      	ldr	r2, [pc, #92]	@ (80064cc <TIM_OC3_SetConfig+0xe4>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d003      	beq.n	800647a <TIM_OC3_SetConfig+0x92>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a16      	ldr	r2, [pc, #88]	@ (80064d0 <TIM_OC3_SetConfig+0xe8>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d113      	bne.n	80064a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	011b      	lsls	r3, r3, #4
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	4313      	orrs	r3, r2
 8006494:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	011b      	lsls	r3, r3, #4
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	4313      	orrs	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	68fa      	ldr	r2, [r7, #12]
 80064ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	685a      	ldr	r2, [r3, #4]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	621a      	str	r2, [r3, #32]
}
 80064bc:	bf00      	nop
 80064be:	371c      	adds	r7, #28
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	fffeff8f 	.word	0xfffeff8f
 80064cc:	40010000 	.word	0x40010000
 80064d0:	40010400 	.word	0x40010400

080064d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b087      	sub	sp, #28
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006578 <TIM_OC4_SetConfig+0xa4>)
 8006500:	4013      	ands	r3, r2
 8006502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800650a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	021b      	lsls	r3, r3, #8
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	4313      	orrs	r3, r2
 8006516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800651e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	031b      	lsls	r3, r3, #12
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	4313      	orrs	r3, r2
 800652a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a13      	ldr	r2, [pc, #76]	@ (800657c <TIM_OC4_SetConfig+0xa8>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d003      	beq.n	800653c <TIM_OC4_SetConfig+0x68>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a12      	ldr	r2, [pc, #72]	@ (8006580 <TIM_OC4_SetConfig+0xac>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d109      	bne.n	8006550 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006542:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	695b      	ldr	r3, [r3, #20]
 8006548:	019b      	lsls	r3, r3, #6
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	4313      	orrs	r3, r2
 800654e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	693a      	ldr	r2, [r7, #16]
 8006568:	621a      	str	r2, [r3, #32]
}
 800656a:	bf00      	nop
 800656c:	371c      	adds	r7, #28
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	feff8fff 	.word	0xfeff8fff
 800657c:	40010000 	.word	0x40010000
 8006580:	40010400 	.word	0x40010400

08006584 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006584:	b480      	push	{r7}
 8006586:	b087      	sub	sp, #28
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a1b      	ldr	r3, [r3, #32]
 8006598:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4b1b      	ldr	r3, [pc, #108]	@ (800661c <TIM_OC5_SetConfig+0x98>)
 80065b0:	4013      	ands	r3, r2
 80065b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80065c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	041b      	lsls	r3, r3, #16
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a12      	ldr	r2, [pc, #72]	@ (8006620 <TIM_OC5_SetConfig+0x9c>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d003      	beq.n	80065e2 <TIM_OC5_SetConfig+0x5e>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a11      	ldr	r2, [pc, #68]	@ (8006624 <TIM_OC5_SetConfig+0xa0>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d109      	bne.n	80065f6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	021b      	lsls	r3, r3, #8
 80065f0:	697a      	ldr	r2, [r7, #20]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	697a      	ldr	r2, [r7, #20]
 80065fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	621a      	str	r2, [r3, #32]
}
 8006610:	bf00      	nop
 8006612:	371c      	adds	r7, #28
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	fffeff8f 	.word	0xfffeff8f
 8006620:	40010000 	.word	0x40010000
 8006624:	40010400 	.word	0x40010400

08006628 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006628:	b480      	push	{r7}
 800662a:	b087      	sub	sp, #28
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a1b      	ldr	r3, [r3, #32]
 800663c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4b1c      	ldr	r3, [pc, #112]	@ (80066c4 <TIM_OC6_SetConfig+0x9c>)
 8006654:	4013      	ands	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	021b      	lsls	r3, r3, #8
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	4313      	orrs	r3, r2
 8006662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800666a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	051b      	lsls	r3, r3, #20
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	4313      	orrs	r3, r2
 8006676:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a13      	ldr	r2, [pc, #76]	@ (80066c8 <TIM_OC6_SetConfig+0xa0>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d003      	beq.n	8006688 <TIM_OC6_SetConfig+0x60>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a12      	ldr	r2, [pc, #72]	@ (80066cc <TIM_OC6_SetConfig+0xa4>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d109      	bne.n	800669c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800668e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	029b      	lsls	r3, r3, #10
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	4313      	orrs	r3, r2
 800669a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	68fa      	ldr	r2, [r7, #12]
 80066a6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	621a      	str	r2, [r3, #32]
}
 80066b6:	bf00      	nop
 80066b8:	371c      	adds	r7, #28
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	feff8fff 	.word	0xfeff8fff
 80066c8:	40010000 	.word	0x40010000
 80066cc:	40010400 	.word	0x40010400

080066d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
 80066dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6a1b      	ldr	r3, [r3, #32]
 80066e8:	f023 0201 	bic.w	r2, r3, #1
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	4a28      	ldr	r2, [pc, #160]	@ (800679c <TIM_TI1_SetConfig+0xcc>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d01b      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006704:	d017      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	4a25      	ldr	r2, [pc, #148]	@ (80067a0 <TIM_TI1_SetConfig+0xd0>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d013      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	4a24      	ldr	r2, [pc, #144]	@ (80067a4 <TIM_TI1_SetConfig+0xd4>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00f      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	4a23      	ldr	r2, [pc, #140]	@ (80067a8 <TIM_TI1_SetConfig+0xd8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d00b      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	4a22      	ldr	r2, [pc, #136]	@ (80067ac <TIM_TI1_SetConfig+0xdc>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d007      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	4a21      	ldr	r2, [pc, #132]	@ (80067b0 <TIM_TI1_SetConfig+0xe0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d003      	beq.n	8006736 <TIM_TI1_SetConfig+0x66>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	4a20      	ldr	r2, [pc, #128]	@ (80067b4 <TIM_TI1_SetConfig+0xe4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d101      	bne.n	800673a <TIM_TI1_SetConfig+0x6a>
 8006736:	2301      	movs	r3, #1
 8006738:	e000      	b.n	800673c <TIM_TI1_SetConfig+0x6c>
 800673a:	2300      	movs	r3, #0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d008      	beq.n	8006752 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f023 0303 	bic.w	r3, r3, #3
 8006746:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4313      	orrs	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
 8006750:	e003      	b.n	800675a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f043 0301 	orr.w	r3, r3, #1
 8006758:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	b2db      	uxtb	r3, r3
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	4313      	orrs	r3, r2
 800676c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f023 030a 	bic.w	r3, r3, #10
 8006774:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	f003 030a 	and.w	r3, r3, #10
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	621a      	str	r2, [r3, #32]
}
 800678e:	bf00      	nop
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40010000 	.word	0x40010000
 80067a0:	40000400 	.word	0x40000400
 80067a4:	40000800 	.word	0x40000800
 80067a8:	40000c00 	.word	0x40000c00
 80067ac:	40010400 	.word	0x40010400
 80067b0:	40014000 	.word	0x40014000
 80067b4:	40001800 	.word	0x40001800

080067b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	f023 0201 	bic.w	r2, r3, #1
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	011b      	lsls	r3, r3, #4
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f023 030a 	bic.w	r3, r3, #10
 80067f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	621a      	str	r2, [r3, #32]
}
 800680a:	bf00      	nop
 800680c:	371c      	adds	r7, #28
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006816:	b480      	push	{r7}
 8006818:	b087      	sub	sp, #28
 800681a:	af00      	add	r7, sp, #0
 800681c:	60f8      	str	r0, [r7, #12]
 800681e:	60b9      	str	r1, [r7, #8]
 8006820:	607a      	str	r2, [r7, #4]
 8006822:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	f023 0210 	bic.w	r2, r3, #16
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	021b      	lsls	r3, r3, #8
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006854:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	031b      	lsls	r3, r3, #12
 800685a:	b29b      	uxth	r3, r3
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	4313      	orrs	r3, r2
 8006860:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006868:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	4313      	orrs	r3, r2
 8006876:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	697a      	ldr	r2, [r7, #20]
 8006882:	621a      	str	r2, [r3, #32]
}
 8006884:	bf00      	nop
 8006886:	371c      	adds	r7, #28
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	f023 0210 	bic.w	r2, r3, #16
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	031b      	lsls	r3, r3, #12
 80068c0:	693a      	ldr	r2, [r7, #16]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	621a      	str	r2, [r3, #32]
}
 80068e4:	bf00      	nop
 80068e6:	371c      	adds	r7, #28
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
 80068fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f023 0303 	bic.w	r3, r3, #3
 800691c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4313      	orrs	r3, r2
 8006924:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800692c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	011b      	lsls	r3, r3, #4
 8006932:	b2db      	uxtb	r3, r3
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	4313      	orrs	r3, r2
 8006938:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006940:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	021b      	lsls	r3, r3, #8
 8006946:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	621a      	str	r2, [r3, #32]
}
 800695c:	bf00      	nop
 800695e:	371c      	adds	r7, #28
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006968:	b480      	push	{r7}
 800696a:	b087      	sub	sp, #28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	69db      	ldr	r3, [r3, #28]
 800698c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006994:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	021b      	lsls	r3, r3, #8
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	4313      	orrs	r3, r2
 800699e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069a6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	031b      	lsls	r3, r3, #12
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80069ba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	031b      	lsls	r3, r3, #12
 80069c0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	621a      	str	r2, [r3, #32]
}
 80069d6:	bf00      	nop
 80069d8:	371c      	adds	r7, #28
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b085      	sub	sp, #20
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
 80069ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069fa:	683a      	ldr	r2, [r7, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	f043 0307 	orr.w	r3, r3, #7
 8006a04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	609a      	str	r2, [r3, #8]
}
 8006a0c:	bf00      	nop
 8006a0e:	3714      	adds	r7, #20
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b087      	sub	sp, #28
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	021a      	lsls	r2, r3, #8
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	609a      	str	r2, [r3, #8]
}
 8006a4c:	bf00      	nop
 8006a4e:	371c      	adds	r7, #28
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b087      	sub	sp, #28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	f003 031f 	and.w	r3, r3, #31
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6a1a      	ldr	r2, [r3, #32]
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	43db      	mvns	r3, r3
 8006a7a:	401a      	ands	r2, r3
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6a1a      	ldr	r2, [r3, #32]
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	f003 031f 	and.w	r3, r3, #31
 8006a8a:	6879      	ldr	r1, [r7, #4]
 8006a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a90:	431a      	orrs	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	621a      	str	r2, [r3, #32]
}
 8006a96:	bf00      	nop
 8006a98:	371c      	adds	r7, #28
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
	...

08006aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d101      	bne.n	8006abc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e06d      	b.n	8006b98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a30      	ldr	r2, [pc, #192]	@ (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d004      	beq.n	8006af0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a2f      	ldr	r2, [pc, #188]	@ (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d108      	bne.n	8006b02 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006af6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a20      	ldr	r2, [pc, #128]	@ (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d022      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b2e:	d01d      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a1d      	ldr	r2, [pc, #116]	@ (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d018      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d013      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a1a      	ldr	r2, [pc, #104]	@ (8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d00e      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a15      	ldr	r2, [pc, #84]	@ (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d009      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a16      	ldr	r2, [pc, #88]	@ (8006bb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d004      	beq.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a15      	ldr	r2, [pc, #84]	@ (8006bbc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d10c      	bne.n	8006b86 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68ba      	ldr	r2, [r7, #8]
 8006b84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr
 8006ba4:	40010000 	.word	0x40010000
 8006ba8:	40010400 	.word	0x40010400
 8006bac:	40000400 	.word	0x40000400
 8006bb0:	40000800 	.word	0x40000800
 8006bb4:	40000c00 	.word	0x40000c00
 8006bb8:	40014000 	.word	0x40014000
 8006bbc:	40001800 	.word	0x40001800

08006bc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e040      	b.n	8006c90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d106      	bne.n	8006c24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f7fb fd88 	bl	8002734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2224      	movs	r2, #36	@ 0x24
 8006c28:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 0201 	bic.w	r2, r2, #1
 8006c38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d002      	beq.n	8006c48 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fe6c 	bl	8007920 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 fc05 	bl	8007458 <UART_SetConfig>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d101      	bne.n	8006c58 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e01b      	b.n	8006c90 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685a      	ldr	r2, [r3, #4]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689a      	ldr	r2, [r3, #8]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f042 0201 	orr.w	r2, r2, #1
 8006c86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 feeb 	bl	8007a64 <UART_CheckIdleState>
 8006c8e:	4603      	mov	r3, r0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3708      	adds	r7, #8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b08a      	sub	sp, #40	@ 0x28
 8006c9c:	af02      	add	r7, sp, #8
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	603b      	str	r3, [r7, #0]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cac:	2b20      	cmp	r3, #32
 8006cae:	d177      	bne.n	8006da0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d002      	beq.n	8006cbc <HAL_UART_Transmit+0x24>
 8006cb6:	88fb      	ldrh	r3, [r7, #6]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e070      	b.n	8006da2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2221      	movs	r2, #33	@ 0x21
 8006ccc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cce:	f7fb ff6b 	bl	8002ba8 <HAL_GetTick>
 8006cd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	88fa      	ldrh	r2, [r7, #6]
 8006cd8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	88fa      	ldrh	r2, [r7, #6]
 8006ce0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cec:	d108      	bne.n	8006d00 <HAL_UART_Transmit+0x68>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d104      	bne.n	8006d00 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	61bb      	str	r3, [r7, #24]
 8006cfe:	e003      	b.n	8006d08 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d04:	2300      	movs	r3, #0
 8006d06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d08:	e02f      	b.n	8006d6a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2200      	movs	r2, #0
 8006d12:	2180      	movs	r1, #128	@ 0x80
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 ff4d 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d004      	beq.n	8006d2a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2220      	movs	r2, #32
 8006d24:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e03b      	b.n	8006da2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10b      	bne.n	8006d48 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	881b      	ldrh	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d3e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	3302      	adds	r3, #2
 8006d44:	61bb      	str	r3, [r7, #24]
 8006d46:	e007      	b.n	8006d58 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	781a      	ldrb	r2, [r3, #0]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	3301      	adds	r3, #1
 8006d56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	3b01      	subs	r3, #1
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1c9      	bne.n	8006d0a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	2140      	movs	r1, #64	@ 0x40
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f000 ff17 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d004      	beq.n	8006d96 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2220      	movs	r2, #32
 8006d90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	e005      	b.n	8006da2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2220      	movs	r2, #32
 8006d9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	e000      	b.n	8006da2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006da0:	2302      	movs	r3, #2
  }
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3720      	adds	r7, #32
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}

08006daa <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006daa:	b580      	push	{r7, lr}
 8006dac:	b08a      	sub	sp, #40	@ 0x28
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	60f8      	str	r0, [r7, #12]
 8006db2:	60b9      	str	r1, [r7, #8]
 8006db4:	4613      	mov	r3, r2
 8006db6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dbe:	2b20      	cmp	r3, #32
 8006dc0:	d132      	bne.n	8006e28 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_UART_Receive_IT+0x24>
 8006dc8:	88fb      	ldrh	r3, [r7, #6]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e02b      	b.n	8006e2a <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d018      	beq.n	8006e18 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	e853 3f00 	ldrex	r3, [r3]
 8006df2:	613b      	str	r3, [r7, #16]
   return(result);
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	461a      	mov	r2, r3
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	623b      	str	r3, [r7, #32]
 8006e06:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e08:	69f9      	ldr	r1, [r7, #28]
 8006e0a:	6a3a      	ldr	r2, [r7, #32]
 8006e0c:	e841 2300 	strex	r3, r2, [r1]
 8006e10:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e6      	bne.n	8006de6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e18:	88fb      	ldrh	r3, [r7, #6]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	68b9      	ldr	r1, [r7, #8]
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f000 ff36 	bl	8007c90 <UART_Start_Receive_IT>
 8006e24:	4603      	mov	r3, r0
 8006e26:	e000      	b.n	8006e2a <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006e28:	2302      	movs	r3, #2
  }
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3728      	adds	r7, #40	@ 0x28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b0ba      	sub	sp, #232	@ 0xe8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e5a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006e5e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006e62:	4013      	ands	r3, r2
 8006e64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006e68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d115      	bne.n	8006e9c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d00f      	beq.n	8006e9c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e80:	f003 0320 	and.w	r3, r3, #32
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d009      	beq.n	8006e9c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 82ac 	beq.w	80073ea <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	4798      	blx	r3
      }
      return;
 8006e9a:	e2a6      	b.n	80073ea <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 8117 	beq.w	80070d4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d106      	bne.n	8006ec0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006eb2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006eb6:	4b85      	ldr	r3, [pc, #532]	@ (80070cc <HAL_UART_IRQHandler+0x298>)
 8006eb8:	4013      	ands	r3, r2
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 810a 	beq.w	80070d4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec4:	f003 0301 	and.w	r3, r3, #1
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d011      	beq.n	8006ef0 <HAL_UART_IRQHandler+0xbc>
 8006ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00b      	beq.n	8006ef0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2201      	movs	r2, #1
 8006ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ee6:	f043 0201 	orr.w	r2, r3, #1
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d011      	beq.n	8006f20 <HAL_UART_IRQHandler+0xec>
 8006efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00b      	beq.n	8006f20 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2202      	movs	r2, #2
 8006f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f16:	f043 0204 	orr.w	r2, r3, #4
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f24:	f003 0304 	and.w	r3, r3, #4
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d011      	beq.n	8006f50 <HAL_UART_IRQHandler+0x11c>
 8006f2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f30:	f003 0301 	and.w	r3, r3, #1
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00b      	beq.n	8006f50 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f46:	f043 0202 	orr.w	r2, r3, #2
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f54:	f003 0308 	and.w	r3, r3, #8
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d017      	beq.n	8006f8c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f60:	f003 0320 	and.w	r3, r3, #32
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d105      	bne.n	8006f74 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006f68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f6c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00b      	beq.n	8006f8c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	2208      	movs	r2, #8
 8006f7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f82:	f043 0208 	orr.w	r2, r3, #8
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d012      	beq.n	8006fbe <HAL_UART_IRQHandler+0x18a>
 8006f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d00c      	beq.n	8006fbe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fb4:	f043 0220 	orr.w	r2, r3, #32
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f000 8212 	beq.w	80073ee <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fce:	f003 0320 	and.w	r3, r3, #32
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00d      	beq.n	8006ff2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d007      	beq.n	8006ff2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ff8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007006:	2b40      	cmp	r3, #64	@ 0x40
 8007008:	d005      	beq.n	8007016 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800700a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800700e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007012:	2b00      	cmp	r3, #0
 8007014:	d04f      	beq.n	80070b6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 ff00 	bl	8007e1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007026:	2b40      	cmp	r3, #64	@ 0x40
 8007028:	d141      	bne.n	80070ae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3308      	adds	r3, #8
 8007030:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007034:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007038:	e853 3f00 	ldrex	r3, [r3]
 800703c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007040:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007048:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3308      	adds	r3, #8
 8007052:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007056:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800705a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007062:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007066:	e841 2300 	strex	r3, r2, [r1]
 800706a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800706e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1d9      	bne.n	800702a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800707a:	2b00      	cmp	r3, #0
 800707c:	d013      	beq.n	80070a6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007082:	4a13      	ldr	r2, [pc, #76]	@ (80070d0 <HAL_UART_IRQHandler+0x29c>)
 8007084:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800708a:	4618      	mov	r0, r3
 800708c:	f7fb ffec 	bl	8003068 <HAL_DMA_Abort_IT>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d017      	beq.n	80070c6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800709a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80070a0:	4610      	mov	r0, r2
 80070a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a4:	e00f      	b.n	80070c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f9b6 	bl	8007418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ac:	e00b      	b.n	80070c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 f9b2 	bl	8007418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b4:	e007      	b.n	80070c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f9ae 	bl	8007418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80070c4:	e193      	b.n	80073ee <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070c6:	bf00      	nop
    return;
 80070c8:	e191      	b.n	80073ee <HAL_UART_IRQHandler+0x5ba>
 80070ca:	bf00      	nop
 80070cc:	04000120 	.word	0x04000120
 80070d0:	08007ee5 	.word	0x08007ee5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070d8:	2b01      	cmp	r3, #1
 80070da:	f040 814c 	bne.w	8007376 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80070de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e2:	f003 0310 	and.w	r3, r3, #16
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8145 	beq.w	8007376 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f0:	f003 0310 	and.w	r3, r3, #16
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 813e 	beq.w	8007376 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2210      	movs	r2, #16
 8007100:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800710c:	2b40      	cmp	r3, #64	@ 0x40
 800710e:	f040 80b6 	bne.w	800727e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800711e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007122:	2b00      	cmp	r3, #0
 8007124:	f000 8165 	beq.w	80073f2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800712e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007132:	429a      	cmp	r2, r3
 8007134:	f080 815d 	bcs.w	80073f2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800713e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007146:	69db      	ldr	r3, [r3, #28]
 8007148:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800714c:	f000 8086 	beq.w	800725c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007158:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007164:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800716c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800717a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800717e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007182:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007186:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007192:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1da      	bne.n	8007150 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3308      	adds	r3, #8
 80071a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071a4:	e853 3f00 	ldrex	r3, [r3]
 80071a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071ac:	f023 0301 	bic.w	r3, r3, #1
 80071b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	3308      	adds	r3, #8
 80071ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071ca:	e841 2300 	strex	r3, r2, [r1]
 80071ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1e1      	bne.n	800719a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	3308      	adds	r3, #8
 80071dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071e0:	e853 3f00 	ldrex	r3, [r3]
 80071e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3308      	adds	r3, #8
 80071f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80071fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007200:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007202:	e841 2300 	strex	r3, r2, [r1]
 8007206:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1e3      	bne.n	80071d6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2220      	movs	r2, #32
 8007212:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007224:	e853 3f00 	ldrex	r3, [r3]
 8007228:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800722a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800722c:	f023 0310 	bic.w	r3, r3, #16
 8007230:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800723e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007240:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007242:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007244:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007246:	e841 2300 	strex	r3, r2, [r1]
 800724a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800724c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1e4      	bne.n	800721c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007256:	4618      	mov	r0, r3
 8007258:	f7fb fe96 	bl	8002f88 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2202      	movs	r2, #2
 8007260:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800726e:	b29b      	uxth	r3, r3
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	b29b      	uxth	r3, r3
 8007274:	4619      	mov	r1, r3
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f8d8 	bl	800742c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800727c:	e0b9      	b.n	80073f2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800728a:	b29b      	uxth	r3, r3
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007298:	b29b      	uxth	r3, r3
 800729a:	2b00      	cmp	r3, #0
 800729c:	f000 80ab 	beq.w	80073f6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80072a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 80a6 	beq.w	80073f6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	461a      	mov	r2, r3
 80072c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80072cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80072ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072d4:	e841 2300 	strex	r3, r2, [r1]
 80072d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e4      	bne.n	80072aa <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	3308      	adds	r3, #8
 80072e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ea:	e853 3f00 	ldrex	r3, [r3]
 80072ee:	623b      	str	r3, [r7, #32]
   return(result);
 80072f0:	6a3b      	ldr	r3, [r7, #32]
 80072f2:	f023 0301 	bic.w	r3, r3, #1
 80072f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	3308      	adds	r3, #8
 8007300:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007304:	633a      	str	r2, [r7, #48]	@ 0x30
 8007306:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800730a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800730c:	e841 2300 	strex	r3, r2, [r1]
 8007310:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e3      	bne.n	80072e0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2220      	movs	r2, #32
 800731c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	60fb      	str	r3, [r7, #12]
   return(result);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f023 0310 	bic.w	r3, r3, #16
 8007340:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	461a      	mov	r2, r3
 800734a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800734e:	61fb      	str	r3, [r7, #28]
 8007350:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	69b9      	ldr	r1, [r7, #24]
 8007354:	69fa      	ldr	r2, [r7, #28]
 8007356:	e841 2300 	strex	r3, r2, [r1]
 800735a:	617b      	str	r3, [r7, #20]
   return(result);
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1e4      	bne.n	800732c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2202      	movs	r2, #2
 8007366:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007368:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800736c:	4619      	mov	r1, r3
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f85c 	bl	800742c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007374:	e03f      	b.n	80073f6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00e      	beq.n	80073a0 <HAL_UART_IRQHandler+0x56c>
 8007382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d008      	beq.n	80073a0 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007396:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f853 	bl	8007444 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800739e:	e02d      	b.n	80073fc <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80073a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00e      	beq.n	80073ca <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80073ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d008      	beq.n	80073ca <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01c      	beq.n	80073fa <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	4798      	blx	r3
    }
    return;
 80073c8:	e017      	b.n	80073fa <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80073ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d012      	beq.n	80073fc <HAL_UART_IRQHandler+0x5c8>
 80073d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00c      	beq.n	80073fc <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fd94 	bl	8007f10 <UART_EndTransmit_IT>
    return;
 80073e8:	e008      	b.n	80073fc <HAL_UART_IRQHandler+0x5c8>
      return;
 80073ea:	bf00      	nop
 80073ec:	e006      	b.n	80073fc <HAL_UART_IRQHandler+0x5c8>
    return;
 80073ee:	bf00      	nop
 80073f0:	e004      	b.n	80073fc <HAL_UART_IRQHandler+0x5c8>
      return;
 80073f2:	bf00      	nop
 80073f4:	e002      	b.n	80073fc <HAL_UART_IRQHandler+0x5c8>
      return;
 80073f6:	bf00      	nop
 80073f8:	e000      	b.n	80073fc <HAL_UART_IRQHandler+0x5c8>
    return;
 80073fa:	bf00      	nop
  }

}
 80073fc:	37e8      	adds	r7, #232	@ 0xe8
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop

08007404 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007420:	bf00      	nop
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	460b      	mov	r3, r1
 8007436:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b088      	sub	sp, #32
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	431a      	orrs	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	431a      	orrs	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	4313      	orrs	r3, r2
 800747a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	4ba6      	ldr	r3, [pc, #664]	@ (800771c <UART_SetConfig+0x2c4>)
 8007484:	4013      	ands	r3, r2
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	6812      	ldr	r2, [r2, #0]
 800748a:	6979      	ldr	r1, [r7, #20]
 800748c:	430b      	orrs	r3, r1
 800748e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	699b      	ldr	r3, [r3, #24]
 80074aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a1b      	ldr	r3, [r3, #32]
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a94      	ldr	r2, [pc, #592]	@ (8007720 <UART_SetConfig+0x2c8>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d120      	bne.n	8007516 <UART_SetConfig+0xbe>
 80074d4:	4b93      	ldr	r3, [pc, #588]	@ (8007724 <UART_SetConfig+0x2cc>)
 80074d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074da:	f003 0303 	and.w	r3, r3, #3
 80074de:	2b03      	cmp	r3, #3
 80074e0:	d816      	bhi.n	8007510 <UART_SetConfig+0xb8>
 80074e2:	a201      	add	r2, pc, #4	@ (adr r2, 80074e8 <UART_SetConfig+0x90>)
 80074e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e8:	080074f9 	.word	0x080074f9
 80074ec:	08007505 	.word	0x08007505
 80074f0:	080074ff 	.word	0x080074ff
 80074f4:	0800750b 	.word	0x0800750b
 80074f8:	2301      	movs	r3, #1
 80074fa:	77fb      	strb	r3, [r7, #31]
 80074fc:	e150      	b.n	80077a0 <UART_SetConfig+0x348>
 80074fe:	2302      	movs	r3, #2
 8007500:	77fb      	strb	r3, [r7, #31]
 8007502:	e14d      	b.n	80077a0 <UART_SetConfig+0x348>
 8007504:	2304      	movs	r3, #4
 8007506:	77fb      	strb	r3, [r7, #31]
 8007508:	e14a      	b.n	80077a0 <UART_SetConfig+0x348>
 800750a:	2308      	movs	r3, #8
 800750c:	77fb      	strb	r3, [r7, #31]
 800750e:	e147      	b.n	80077a0 <UART_SetConfig+0x348>
 8007510:	2310      	movs	r3, #16
 8007512:	77fb      	strb	r3, [r7, #31]
 8007514:	e144      	b.n	80077a0 <UART_SetConfig+0x348>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a83      	ldr	r2, [pc, #524]	@ (8007728 <UART_SetConfig+0x2d0>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d132      	bne.n	8007586 <UART_SetConfig+0x12e>
 8007520:	4b80      	ldr	r3, [pc, #512]	@ (8007724 <UART_SetConfig+0x2cc>)
 8007522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007526:	f003 030c 	and.w	r3, r3, #12
 800752a:	2b0c      	cmp	r3, #12
 800752c:	d828      	bhi.n	8007580 <UART_SetConfig+0x128>
 800752e:	a201      	add	r2, pc, #4	@ (adr r2, 8007534 <UART_SetConfig+0xdc>)
 8007530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007534:	08007569 	.word	0x08007569
 8007538:	08007581 	.word	0x08007581
 800753c:	08007581 	.word	0x08007581
 8007540:	08007581 	.word	0x08007581
 8007544:	08007575 	.word	0x08007575
 8007548:	08007581 	.word	0x08007581
 800754c:	08007581 	.word	0x08007581
 8007550:	08007581 	.word	0x08007581
 8007554:	0800756f 	.word	0x0800756f
 8007558:	08007581 	.word	0x08007581
 800755c:	08007581 	.word	0x08007581
 8007560:	08007581 	.word	0x08007581
 8007564:	0800757b 	.word	0x0800757b
 8007568:	2300      	movs	r3, #0
 800756a:	77fb      	strb	r3, [r7, #31]
 800756c:	e118      	b.n	80077a0 <UART_SetConfig+0x348>
 800756e:	2302      	movs	r3, #2
 8007570:	77fb      	strb	r3, [r7, #31]
 8007572:	e115      	b.n	80077a0 <UART_SetConfig+0x348>
 8007574:	2304      	movs	r3, #4
 8007576:	77fb      	strb	r3, [r7, #31]
 8007578:	e112      	b.n	80077a0 <UART_SetConfig+0x348>
 800757a:	2308      	movs	r3, #8
 800757c:	77fb      	strb	r3, [r7, #31]
 800757e:	e10f      	b.n	80077a0 <UART_SetConfig+0x348>
 8007580:	2310      	movs	r3, #16
 8007582:	77fb      	strb	r3, [r7, #31]
 8007584:	e10c      	b.n	80077a0 <UART_SetConfig+0x348>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a68      	ldr	r2, [pc, #416]	@ (800772c <UART_SetConfig+0x2d4>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d120      	bne.n	80075d2 <UART_SetConfig+0x17a>
 8007590:	4b64      	ldr	r3, [pc, #400]	@ (8007724 <UART_SetConfig+0x2cc>)
 8007592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007596:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800759a:	2b30      	cmp	r3, #48	@ 0x30
 800759c:	d013      	beq.n	80075c6 <UART_SetConfig+0x16e>
 800759e:	2b30      	cmp	r3, #48	@ 0x30
 80075a0:	d814      	bhi.n	80075cc <UART_SetConfig+0x174>
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	d009      	beq.n	80075ba <UART_SetConfig+0x162>
 80075a6:	2b20      	cmp	r3, #32
 80075a8:	d810      	bhi.n	80075cc <UART_SetConfig+0x174>
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d002      	beq.n	80075b4 <UART_SetConfig+0x15c>
 80075ae:	2b10      	cmp	r3, #16
 80075b0:	d006      	beq.n	80075c0 <UART_SetConfig+0x168>
 80075b2:	e00b      	b.n	80075cc <UART_SetConfig+0x174>
 80075b4:	2300      	movs	r3, #0
 80075b6:	77fb      	strb	r3, [r7, #31]
 80075b8:	e0f2      	b.n	80077a0 <UART_SetConfig+0x348>
 80075ba:	2302      	movs	r3, #2
 80075bc:	77fb      	strb	r3, [r7, #31]
 80075be:	e0ef      	b.n	80077a0 <UART_SetConfig+0x348>
 80075c0:	2304      	movs	r3, #4
 80075c2:	77fb      	strb	r3, [r7, #31]
 80075c4:	e0ec      	b.n	80077a0 <UART_SetConfig+0x348>
 80075c6:	2308      	movs	r3, #8
 80075c8:	77fb      	strb	r3, [r7, #31]
 80075ca:	e0e9      	b.n	80077a0 <UART_SetConfig+0x348>
 80075cc:	2310      	movs	r3, #16
 80075ce:	77fb      	strb	r3, [r7, #31]
 80075d0:	e0e6      	b.n	80077a0 <UART_SetConfig+0x348>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a56      	ldr	r2, [pc, #344]	@ (8007730 <UART_SetConfig+0x2d8>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d120      	bne.n	800761e <UART_SetConfig+0x1c6>
 80075dc:	4b51      	ldr	r3, [pc, #324]	@ (8007724 <UART_SetConfig+0x2cc>)
 80075de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80075e8:	d013      	beq.n	8007612 <UART_SetConfig+0x1ba>
 80075ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80075ec:	d814      	bhi.n	8007618 <UART_SetConfig+0x1c0>
 80075ee:	2b80      	cmp	r3, #128	@ 0x80
 80075f0:	d009      	beq.n	8007606 <UART_SetConfig+0x1ae>
 80075f2:	2b80      	cmp	r3, #128	@ 0x80
 80075f4:	d810      	bhi.n	8007618 <UART_SetConfig+0x1c0>
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d002      	beq.n	8007600 <UART_SetConfig+0x1a8>
 80075fa:	2b40      	cmp	r3, #64	@ 0x40
 80075fc:	d006      	beq.n	800760c <UART_SetConfig+0x1b4>
 80075fe:	e00b      	b.n	8007618 <UART_SetConfig+0x1c0>
 8007600:	2300      	movs	r3, #0
 8007602:	77fb      	strb	r3, [r7, #31]
 8007604:	e0cc      	b.n	80077a0 <UART_SetConfig+0x348>
 8007606:	2302      	movs	r3, #2
 8007608:	77fb      	strb	r3, [r7, #31]
 800760a:	e0c9      	b.n	80077a0 <UART_SetConfig+0x348>
 800760c:	2304      	movs	r3, #4
 800760e:	77fb      	strb	r3, [r7, #31]
 8007610:	e0c6      	b.n	80077a0 <UART_SetConfig+0x348>
 8007612:	2308      	movs	r3, #8
 8007614:	77fb      	strb	r3, [r7, #31]
 8007616:	e0c3      	b.n	80077a0 <UART_SetConfig+0x348>
 8007618:	2310      	movs	r3, #16
 800761a:	77fb      	strb	r3, [r7, #31]
 800761c:	e0c0      	b.n	80077a0 <UART_SetConfig+0x348>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a44      	ldr	r2, [pc, #272]	@ (8007734 <UART_SetConfig+0x2dc>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d125      	bne.n	8007674 <UART_SetConfig+0x21c>
 8007628:	4b3e      	ldr	r3, [pc, #248]	@ (8007724 <UART_SetConfig+0x2cc>)
 800762a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007632:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007636:	d017      	beq.n	8007668 <UART_SetConfig+0x210>
 8007638:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800763c:	d817      	bhi.n	800766e <UART_SetConfig+0x216>
 800763e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007642:	d00b      	beq.n	800765c <UART_SetConfig+0x204>
 8007644:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007648:	d811      	bhi.n	800766e <UART_SetConfig+0x216>
 800764a:	2b00      	cmp	r3, #0
 800764c:	d003      	beq.n	8007656 <UART_SetConfig+0x1fe>
 800764e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007652:	d006      	beq.n	8007662 <UART_SetConfig+0x20a>
 8007654:	e00b      	b.n	800766e <UART_SetConfig+0x216>
 8007656:	2300      	movs	r3, #0
 8007658:	77fb      	strb	r3, [r7, #31]
 800765a:	e0a1      	b.n	80077a0 <UART_SetConfig+0x348>
 800765c:	2302      	movs	r3, #2
 800765e:	77fb      	strb	r3, [r7, #31]
 8007660:	e09e      	b.n	80077a0 <UART_SetConfig+0x348>
 8007662:	2304      	movs	r3, #4
 8007664:	77fb      	strb	r3, [r7, #31]
 8007666:	e09b      	b.n	80077a0 <UART_SetConfig+0x348>
 8007668:	2308      	movs	r3, #8
 800766a:	77fb      	strb	r3, [r7, #31]
 800766c:	e098      	b.n	80077a0 <UART_SetConfig+0x348>
 800766e:	2310      	movs	r3, #16
 8007670:	77fb      	strb	r3, [r7, #31]
 8007672:	e095      	b.n	80077a0 <UART_SetConfig+0x348>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a2f      	ldr	r2, [pc, #188]	@ (8007738 <UART_SetConfig+0x2e0>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d125      	bne.n	80076ca <UART_SetConfig+0x272>
 800767e:	4b29      	ldr	r3, [pc, #164]	@ (8007724 <UART_SetConfig+0x2cc>)
 8007680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007684:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007688:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800768c:	d017      	beq.n	80076be <UART_SetConfig+0x266>
 800768e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007692:	d817      	bhi.n	80076c4 <UART_SetConfig+0x26c>
 8007694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007698:	d00b      	beq.n	80076b2 <UART_SetConfig+0x25a>
 800769a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800769e:	d811      	bhi.n	80076c4 <UART_SetConfig+0x26c>
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <UART_SetConfig+0x254>
 80076a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a8:	d006      	beq.n	80076b8 <UART_SetConfig+0x260>
 80076aa:	e00b      	b.n	80076c4 <UART_SetConfig+0x26c>
 80076ac:	2301      	movs	r3, #1
 80076ae:	77fb      	strb	r3, [r7, #31]
 80076b0:	e076      	b.n	80077a0 <UART_SetConfig+0x348>
 80076b2:	2302      	movs	r3, #2
 80076b4:	77fb      	strb	r3, [r7, #31]
 80076b6:	e073      	b.n	80077a0 <UART_SetConfig+0x348>
 80076b8:	2304      	movs	r3, #4
 80076ba:	77fb      	strb	r3, [r7, #31]
 80076bc:	e070      	b.n	80077a0 <UART_SetConfig+0x348>
 80076be:	2308      	movs	r3, #8
 80076c0:	77fb      	strb	r3, [r7, #31]
 80076c2:	e06d      	b.n	80077a0 <UART_SetConfig+0x348>
 80076c4:	2310      	movs	r3, #16
 80076c6:	77fb      	strb	r3, [r7, #31]
 80076c8:	e06a      	b.n	80077a0 <UART_SetConfig+0x348>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a1b      	ldr	r2, [pc, #108]	@ (800773c <UART_SetConfig+0x2e4>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d138      	bne.n	8007746 <UART_SetConfig+0x2ee>
 80076d4:	4b13      	ldr	r3, [pc, #76]	@ (8007724 <UART_SetConfig+0x2cc>)
 80076d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076da:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80076de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076e2:	d017      	beq.n	8007714 <UART_SetConfig+0x2bc>
 80076e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076e8:	d82a      	bhi.n	8007740 <UART_SetConfig+0x2e8>
 80076ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076ee:	d00b      	beq.n	8007708 <UART_SetConfig+0x2b0>
 80076f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076f4:	d824      	bhi.n	8007740 <UART_SetConfig+0x2e8>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d003      	beq.n	8007702 <UART_SetConfig+0x2aa>
 80076fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076fe:	d006      	beq.n	800770e <UART_SetConfig+0x2b6>
 8007700:	e01e      	b.n	8007740 <UART_SetConfig+0x2e8>
 8007702:	2300      	movs	r3, #0
 8007704:	77fb      	strb	r3, [r7, #31]
 8007706:	e04b      	b.n	80077a0 <UART_SetConfig+0x348>
 8007708:	2302      	movs	r3, #2
 800770a:	77fb      	strb	r3, [r7, #31]
 800770c:	e048      	b.n	80077a0 <UART_SetConfig+0x348>
 800770e:	2304      	movs	r3, #4
 8007710:	77fb      	strb	r3, [r7, #31]
 8007712:	e045      	b.n	80077a0 <UART_SetConfig+0x348>
 8007714:	2308      	movs	r3, #8
 8007716:	77fb      	strb	r3, [r7, #31]
 8007718:	e042      	b.n	80077a0 <UART_SetConfig+0x348>
 800771a:	bf00      	nop
 800771c:	efff69f3 	.word	0xefff69f3
 8007720:	40011000 	.word	0x40011000
 8007724:	40023800 	.word	0x40023800
 8007728:	40004400 	.word	0x40004400
 800772c:	40004800 	.word	0x40004800
 8007730:	40004c00 	.word	0x40004c00
 8007734:	40005000 	.word	0x40005000
 8007738:	40011400 	.word	0x40011400
 800773c:	40007800 	.word	0x40007800
 8007740:	2310      	movs	r3, #16
 8007742:	77fb      	strb	r3, [r7, #31]
 8007744:	e02c      	b.n	80077a0 <UART_SetConfig+0x348>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a72      	ldr	r2, [pc, #456]	@ (8007914 <UART_SetConfig+0x4bc>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d125      	bne.n	800779c <UART_SetConfig+0x344>
 8007750:	4b71      	ldr	r3, [pc, #452]	@ (8007918 <UART_SetConfig+0x4c0>)
 8007752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007756:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800775a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800775e:	d017      	beq.n	8007790 <UART_SetConfig+0x338>
 8007760:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007764:	d817      	bhi.n	8007796 <UART_SetConfig+0x33e>
 8007766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800776a:	d00b      	beq.n	8007784 <UART_SetConfig+0x32c>
 800776c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007770:	d811      	bhi.n	8007796 <UART_SetConfig+0x33e>
 8007772:	2b00      	cmp	r3, #0
 8007774:	d003      	beq.n	800777e <UART_SetConfig+0x326>
 8007776:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800777a:	d006      	beq.n	800778a <UART_SetConfig+0x332>
 800777c:	e00b      	b.n	8007796 <UART_SetConfig+0x33e>
 800777e:	2300      	movs	r3, #0
 8007780:	77fb      	strb	r3, [r7, #31]
 8007782:	e00d      	b.n	80077a0 <UART_SetConfig+0x348>
 8007784:	2302      	movs	r3, #2
 8007786:	77fb      	strb	r3, [r7, #31]
 8007788:	e00a      	b.n	80077a0 <UART_SetConfig+0x348>
 800778a:	2304      	movs	r3, #4
 800778c:	77fb      	strb	r3, [r7, #31]
 800778e:	e007      	b.n	80077a0 <UART_SetConfig+0x348>
 8007790:	2308      	movs	r3, #8
 8007792:	77fb      	strb	r3, [r7, #31]
 8007794:	e004      	b.n	80077a0 <UART_SetConfig+0x348>
 8007796:	2310      	movs	r3, #16
 8007798:	77fb      	strb	r3, [r7, #31]
 800779a:	e001      	b.n	80077a0 <UART_SetConfig+0x348>
 800779c:	2310      	movs	r3, #16
 800779e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	69db      	ldr	r3, [r3, #28]
 80077a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077a8:	d15b      	bne.n	8007862 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80077aa:	7ffb      	ldrb	r3, [r7, #31]
 80077ac:	2b08      	cmp	r3, #8
 80077ae:	d828      	bhi.n	8007802 <UART_SetConfig+0x3aa>
 80077b0:	a201      	add	r2, pc, #4	@ (adr r2, 80077b8 <UART_SetConfig+0x360>)
 80077b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b6:	bf00      	nop
 80077b8:	080077dd 	.word	0x080077dd
 80077bc:	080077e5 	.word	0x080077e5
 80077c0:	080077ed 	.word	0x080077ed
 80077c4:	08007803 	.word	0x08007803
 80077c8:	080077f3 	.word	0x080077f3
 80077cc:	08007803 	.word	0x08007803
 80077d0:	08007803 	.word	0x08007803
 80077d4:	08007803 	.word	0x08007803
 80077d8:	080077fb 	.word	0x080077fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077dc:	f7fc fef8 	bl	80045d0 <HAL_RCC_GetPCLK1Freq>
 80077e0:	61b8      	str	r0, [r7, #24]
        break;
 80077e2:	e013      	b.n	800780c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077e4:	f7fc ff08 	bl	80045f8 <HAL_RCC_GetPCLK2Freq>
 80077e8:	61b8      	str	r0, [r7, #24]
        break;
 80077ea:	e00f      	b.n	800780c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077ec:	4b4b      	ldr	r3, [pc, #300]	@ (800791c <UART_SetConfig+0x4c4>)
 80077ee:	61bb      	str	r3, [r7, #24]
        break;
 80077f0:	e00c      	b.n	800780c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077f2:	f7fc fddb 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80077f6:	61b8      	str	r0, [r7, #24]
        break;
 80077f8:	e008      	b.n	800780c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077fe:	61bb      	str	r3, [r7, #24]
        break;
 8007800:	e004      	b.n	800780c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007802:	2300      	movs	r3, #0
 8007804:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	77bb      	strb	r3, [r7, #30]
        break;
 800780a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d074      	beq.n	80078fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	005a      	lsls	r2, r3, #1
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	085b      	lsrs	r3, r3, #1
 800781c:	441a      	add	r2, r3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	fbb2 f3f3 	udiv	r3, r2, r3
 8007826:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	2b0f      	cmp	r3, #15
 800782c:	d916      	bls.n	800785c <UART_SetConfig+0x404>
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007834:	d212      	bcs.n	800785c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	b29b      	uxth	r3, r3
 800783a:	f023 030f 	bic.w	r3, r3, #15
 800783e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	085b      	lsrs	r3, r3, #1
 8007844:	b29b      	uxth	r3, r3
 8007846:	f003 0307 	and.w	r3, r3, #7
 800784a:	b29a      	uxth	r2, r3
 800784c:	89fb      	ldrh	r3, [r7, #14]
 800784e:	4313      	orrs	r3, r2
 8007850:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	89fa      	ldrh	r2, [r7, #14]
 8007858:	60da      	str	r2, [r3, #12]
 800785a:	e04f      	b.n	80078fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	77bb      	strb	r3, [r7, #30]
 8007860:	e04c      	b.n	80078fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007862:	7ffb      	ldrb	r3, [r7, #31]
 8007864:	2b08      	cmp	r3, #8
 8007866:	d828      	bhi.n	80078ba <UART_SetConfig+0x462>
 8007868:	a201      	add	r2, pc, #4	@ (adr r2, 8007870 <UART_SetConfig+0x418>)
 800786a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800786e:	bf00      	nop
 8007870:	08007895 	.word	0x08007895
 8007874:	0800789d 	.word	0x0800789d
 8007878:	080078a5 	.word	0x080078a5
 800787c:	080078bb 	.word	0x080078bb
 8007880:	080078ab 	.word	0x080078ab
 8007884:	080078bb 	.word	0x080078bb
 8007888:	080078bb 	.word	0x080078bb
 800788c:	080078bb 	.word	0x080078bb
 8007890:	080078b3 	.word	0x080078b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007894:	f7fc fe9c 	bl	80045d0 <HAL_RCC_GetPCLK1Freq>
 8007898:	61b8      	str	r0, [r7, #24]
        break;
 800789a:	e013      	b.n	80078c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800789c:	f7fc feac 	bl	80045f8 <HAL_RCC_GetPCLK2Freq>
 80078a0:	61b8      	str	r0, [r7, #24]
        break;
 80078a2:	e00f      	b.n	80078c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078a4:	4b1d      	ldr	r3, [pc, #116]	@ (800791c <UART_SetConfig+0x4c4>)
 80078a6:	61bb      	str	r3, [r7, #24]
        break;
 80078a8:	e00c      	b.n	80078c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078aa:	f7fc fd7f 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80078ae:	61b8      	str	r0, [r7, #24]
        break;
 80078b0:	e008      	b.n	80078c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078b6:	61bb      	str	r3, [r7, #24]
        break;
 80078b8:	e004      	b.n	80078c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80078ba:	2300      	movs	r3, #0
 80078bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	77bb      	strb	r3, [r7, #30]
        break;
 80078c2:	bf00      	nop
    }

    if (pclk != 0U)
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d018      	beq.n	80078fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	085a      	lsrs	r2, r3, #1
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	441a      	add	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	2b0f      	cmp	r3, #15
 80078e2:	d909      	bls.n	80078f8 <UART_SetConfig+0x4a0>
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078ea:	d205      	bcs.n	80078f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	60da      	str	r2, [r3, #12]
 80078f6:	e001      	b.n	80078fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007908:	7fbb      	ldrb	r3, [r7, #30]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3720      	adds	r7, #32
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	40007c00 	.word	0x40007c00
 8007918:	40023800 	.word	0x40023800
 800791c:	00f42400 	.word	0x00f42400

08007920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792c:	f003 0308 	and.w	r3, r3, #8
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007970:	f003 0302 	and.w	r3, r3, #2
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007992:	f003 0304 	and.w	r3, r3, #4
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b4:	f003 0310 	and.w	r3, r3, #16
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00a      	beq.n	80079d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d6:	f003 0320 	and.w	r3, r3, #32
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d01a      	beq.n	8007a36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a1e:	d10a      	bne.n	8007a36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	430a      	orrs	r2, r1
 8007a34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00a      	beq.n	8007a58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	430a      	orrs	r2, r1
 8007a56:	605a      	str	r2, [r3, #4]
  }
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b098      	sub	sp, #96	@ 0x60
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a74:	f7fb f898 	bl	8002ba8 <HAL_GetTick>
 8007a78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0308 	and.w	r3, r3, #8
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d12e      	bne.n	8007ae6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a90:	2200      	movs	r2, #0
 8007a92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f88c 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d021      	beq.n	8007ae6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aaa:	e853 3f00 	ldrex	r3, [r3]
 8007aae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ab6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	461a      	mov	r2, r3
 8007abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ac0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ac2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ac6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ac8:	e841 2300 	strex	r3, r2, [r1]
 8007acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1e6      	bne.n	8007aa2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ae2:	2303      	movs	r3, #3
 8007ae4:	e062      	b.n	8007bac <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 0304 	and.w	r3, r3, #4
 8007af0:	2b04      	cmp	r3, #4
 8007af2:	d149      	bne.n	8007b88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007af4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007afc:	2200      	movs	r2, #0
 8007afe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 f856 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d03c      	beq.n	8007b88 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b16:	e853 3f00 	ldrex	r3, [r3]
 8007b1a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b1c:	6a3b      	ldr	r3, [r7, #32]
 8007b1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	461a      	mov	r2, r3
 8007b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b34:	e841 2300 	strex	r3, r2, [r1]
 8007b38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d1e6      	bne.n	8007b0e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	3308      	adds	r3, #8
 8007b46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	e853 3f00 	ldrex	r3, [r3]
 8007b4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f023 0301 	bic.w	r3, r3, #1
 8007b56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3308      	adds	r3, #8
 8007b5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b60:	61fa      	str	r2, [r7, #28]
 8007b62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b64:	69b9      	ldr	r1, [r7, #24]
 8007b66:	69fa      	ldr	r2, [r7, #28]
 8007b68:	e841 2300 	strex	r3, r2, [r1]
 8007b6c:	617b      	str	r3, [r7, #20]
   return(result);
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1e5      	bne.n	8007b40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e011      	b.n	8007bac <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2220      	movs	r2, #32
 8007b92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3758      	adds	r7, #88	@ 0x58
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	603b      	str	r3, [r7, #0]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc4:	e04f      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bcc:	d04b      	beq.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bce:	f7fa ffeb 	bl	8002ba8 <HAL_GetTick>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	1ad3      	subs	r3, r2, r3
 8007bd8:	69ba      	ldr	r2, [r7, #24]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d302      	bcc.n	8007be4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007bde:	69bb      	ldr	r3, [r7, #24]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d101      	bne.n	8007be8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007be4:	2303      	movs	r3, #3
 8007be6:	e04e      	b.n	8007c86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 0304 	and.w	r3, r3, #4
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d037      	beq.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	2b80      	cmp	r3, #128	@ 0x80
 8007bfa:	d034      	beq.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	2b40      	cmp	r3, #64	@ 0x40
 8007c00:	d031      	beq.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	69db      	ldr	r3, [r3, #28]
 8007c08:	f003 0308 	and.w	r3, r3, #8
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	d110      	bne.n	8007c32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2208      	movs	r2, #8
 8007c16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f000 f8ff 	bl	8007e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2208      	movs	r2, #8
 8007c22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e029      	b.n	8007c86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	69db      	ldr	r3, [r3, #28]
 8007c38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c40:	d111      	bne.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	f000 f8e5 	bl	8007e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2220      	movs	r2, #32
 8007c56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e00f      	b.n	8007c86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	69da      	ldr	r2, [r3, #28]
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	4013      	ands	r3, r2
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	bf0c      	ite	eq
 8007c76:	2301      	moveq	r3, #1
 8007c78:	2300      	movne	r3, #0
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d0a0      	beq.n	8007bc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
	...

08007c90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b097      	sub	sp, #92	@ 0x5c
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	88fa      	ldrh	r2, [r7, #6]
 8007ca8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	88fa      	ldrh	r2, [r7, #6]
 8007cb0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cc2:	d10e      	bne.n	8007ce2 <UART_Start_Receive_IT+0x52>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d105      	bne.n	8007cd8 <UART_Start_Receive_IT+0x48>
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007cd2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007cd6:	e02d      	b.n	8007d34 <UART_Start_Receive_IT+0xa4>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	22ff      	movs	r2, #255	@ 0xff
 8007cdc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ce0:	e028      	b.n	8007d34 <UART_Start_Receive_IT+0xa4>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10d      	bne.n	8007d06 <UART_Start_Receive_IT+0x76>
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d104      	bne.n	8007cfc <UART_Start_Receive_IT+0x6c>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	22ff      	movs	r2, #255	@ 0xff
 8007cf6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007cfa:	e01b      	b.n	8007d34 <UART_Start_Receive_IT+0xa4>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	227f      	movs	r2, #127	@ 0x7f
 8007d00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d04:	e016      	b.n	8007d34 <UART_Start_Receive_IT+0xa4>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d0e:	d10d      	bne.n	8007d2c <UART_Start_Receive_IT+0x9c>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d104      	bne.n	8007d22 <UART_Start_Receive_IT+0x92>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	227f      	movs	r2, #127	@ 0x7f
 8007d1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d20:	e008      	b.n	8007d34 <UART_Start_Receive_IT+0xa4>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	223f      	movs	r2, #63	@ 0x3f
 8007d26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d2a:	e003      	b.n	8007d34 <UART_Start_Receive_IT+0xa4>
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2222      	movs	r2, #34	@ 0x22
 8007d40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3308      	adds	r3, #8
 8007d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d4e:	e853 3f00 	ldrex	r3, [r3]
 8007d52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d56:	f043 0301 	orr.w	r3, r3, #1
 8007d5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	3308      	adds	r3, #8
 8007d62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007d64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007d66:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007d6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d6c:	e841 2300 	strex	r3, r2, [r1]
 8007d70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1e5      	bne.n	8007d44 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d80:	d107      	bne.n	8007d92 <UART_Start_Receive_IT+0x102>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	691b      	ldr	r3, [r3, #16]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d103      	bne.n	8007d92 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	4a21      	ldr	r2, [pc, #132]	@ (8007e14 <UART_Start_Receive_IT+0x184>)
 8007d8e:	669a      	str	r2, [r3, #104]	@ 0x68
 8007d90:	e002      	b.n	8007d98 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	4a20      	ldr	r2, [pc, #128]	@ (8007e18 <UART_Start_Receive_IT+0x188>)
 8007d96:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d019      	beq.n	8007dd4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da8:	e853 3f00 	ldrex	r3, [r3]
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007dc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007dc6:	e841 2300 	strex	r3, r2, [r1]
 8007dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1e6      	bne.n	8007da0 <UART_Start_Receive_IT+0x110>
 8007dd2:	e018      	b.n	8007e06 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	e853 3f00 	ldrex	r3, [r3]
 8007de0:	613b      	str	r3, [r7, #16]
   return(result);
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	f043 0320 	orr.w	r3, r3, #32
 8007de8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	461a      	mov	r2, r3
 8007df0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007df2:	623b      	str	r3, [r7, #32]
 8007df4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df6:	69f9      	ldr	r1, [r7, #28]
 8007df8:	6a3a      	ldr	r2, [r7, #32]
 8007dfa:	e841 2300 	strex	r3, r2, [r1]
 8007dfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1e6      	bne.n	8007dd4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	375c      	adds	r7, #92	@ 0x5c
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr
 8007e14:	0800810d 	.word	0x0800810d
 8007e18:	08007f65 	.word	0x08007f65

08007e1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b095      	sub	sp, #84	@ 0x54
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2c:	e853 3f00 	ldrex	r3, [r3]
 8007e30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e42:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e4a:	e841 2300 	strex	r3, r2, [r1]
 8007e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1e6      	bne.n	8007e24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	3308      	adds	r3, #8
 8007e5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	e853 3f00 	ldrex	r3, [r3]
 8007e64:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	f023 0301 	bic.w	r3, r3, #1
 8007e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3308      	adds	r3, #8
 8007e74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e7e:	e841 2300 	strex	r3, r2, [r1]
 8007e82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1e5      	bne.n	8007e56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d118      	bne.n	8007ec4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	e853 3f00 	ldrex	r3, [r3]
 8007e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	f023 0310 	bic.w	r3, r3, #16
 8007ea6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	461a      	mov	r2, r3
 8007eae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007eb0:	61bb      	str	r3, [r7, #24]
 8007eb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb4:	6979      	ldr	r1, [r7, #20]
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	e841 2300 	strex	r3, r2, [r1]
 8007ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1e6      	bne.n	8007e92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007ed8:	bf00      	nop
 8007eda:	3754      	adds	r7, #84	@ 0x54
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f7ff fa88 	bl	8007418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f08:	bf00      	nop
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	e853 3f00 	ldrex	r3, [r3]
 8007f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f2c:	61fb      	str	r3, [r7, #28]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	461a      	mov	r2, r3
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	61bb      	str	r3, [r7, #24]
 8007f38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3a:	6979      	ldr	r1, [r7, #20]
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	e841 2300 	strex	r3, r2, [r1]
 8007f42:	613b      	str	r3, [r7, #16]
   return(result);
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1e6      	bne.n	8007f18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2220      	movs	r2, #32
 8007f4e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f7ff fa54 	bl	8007404 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f5c:	bf00      	nop
 8007f5e:	3720      	adds	r7, #32
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b09c      	sub	sp, #112	@ 0x70
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f7c:	2b22      	cmp	r3, #34	@ 0x22
 8007f7e:	f040 80b9 	bne.w	80080f4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007f8c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007f90:	b2d9      	uxtb	r1, r3
 8007f92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007f96:	b2da      	uxtb	r2, r3
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f9c:	400a      	ands	r2, r1
 8007f9e:	b2d2      	uxtb	r2, r2
 8007fa0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fa6:	1c5a      	adds	r2, r3, #1
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f040 809c 	bne.w	8008104 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fd4:	e853 3f00 	ldrex	r3, [r3]
 8007fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007fec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ff0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ff2:	e841 2300 	strex	r3, r2, [r1]
 8007ff6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1e6      	bne.n	8007fcc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3308      	adds	r3, #8
 8008004:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008008:	e853 3f00 	ldrex	r3, [r3]
 800800c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800800e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008010:	f023 0301 	bic.w	r3, r3, #1
 8008014:	667b      	str	r3, [r7, #100]	@ 0x64
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3308      	adds	r3, #8
 800801c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800801e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008020:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008022:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008024:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008026:	e841 2300 	strex	r3, r2, [r1]
 800802a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800802c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1e5      	bne.n	8007ffe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2220      	movs	r2, #32
 8008036:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d018      	beq.n	8008086 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805c:	e853 3f00 	ldrex	r3, [r3]
 8008060:	623b      	str	r3, [r7, #32]
   return(result);
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008068:	663b      	str	r3, [r7, #96]	@ 0x60
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	461a      	mov	r2, r3
 8008070:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008072:	633b      	str	r3, [r7, #48]	@ 0x30
 8008074:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e6      	bne.n	8008054 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800808a:	2b01      	cmp	r3, #1
 800808c:	d12e      	bne.n	80080ec <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f023 0310 	bic.w	r3, r3, #16
 80080a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	461a      	mov	r2, r3
 80080b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080b2:	61fb      	str	r3, [r7, #28]
 80080b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	69b9      	ldr	r1, [r7, #24]
 80080b8:	69fa      	ldr	r2, [r7, #28]
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	617b      	str	r3, [r7, #20]
   return(result);
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e6      	bne.n	8008094 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	69db      	ldr	r3, [r3, #28]
 80080cc:	f003 0310 	and.w	r3, r3, #16
 80080d0:	2b10      	cmp	r3, #16
 80080d2:	d103      	bne.n	80080dc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2210      	movs	r2, #16
 80080da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80080e2:	4619      	mov	r1, r3
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f7ff f9a1 	bl	800742c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80080ea:	e00b      	b.n	8008104 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7f9 fbb5 	bl	800185c <HAL_UART_RxCpltCallback>
}
 80080f2:	e007      	b.n	8008104 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	699a      	ldr	r2, [r3, #24]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f042 0208 	orr.w	r2, r2, #8
 8008102:	619a      	str	r2, [r3, #24]
}
 8008104:	bf00      	nop
 8008106:	3770      	adds	r7, #112	@ 0x70
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b09c      	sub	sp, #112	@ 0x70
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800811a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008124:	2b22      	cmp	r3, #34	@ 0x22
 8008126:	f040 80b9 	bne.w	800829c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008130:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008138:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800813a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800813e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008142:	4013      	ands	r3, r2
 8008144:	b29a      	uxth	r2, r3
 8008146:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008148:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800814e:	1c9a      	adds	r2, r3, #2
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800815a:	b29b      	uxth	r3, r3
 800815c:	3b01      	subs	r3, #1
 800815e:	b29a      	uxth	r2, r3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800816c:	b29b      	uxth	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	f040 809c 	bne.w	80082ac <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008182:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008188:	667b      	str	r3, [r7, #100]	@ 0x64
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008192:	657b      	str	r3, [r7, #84]	@ 0x54
 8008194:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008196:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008198:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800819a:	e841 2300 	strex	r3, r2, [r1]
 800819e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80081a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1e6      	bne.n	8008174 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	3308      	adds	r3, #8
 80081ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b0:	e853 3f00 	ldrex	r3, [r3]
 80081b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	f023 0301 	bic.w	r3, r3, #1
 80081bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	3308      	adds	r3, #8
 80081c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80081c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80081c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081ce:	e841 2300 	strex	r3, r2, [r1]
 80081d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1e5      	bne.n	80081a6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2220      	movs	r2, #32
 80081de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d018      	beq.n	800822e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	6a3b      	ldr	r3, [r7, #32]
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	61fb      	str	r3, [r7, #28]
   return(result);
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008210:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	461a      	mov	r2, r3
 8008218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800821a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800821c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1e6      	bne.n	80081fc <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008232:	2b01      	cmp	r3, #1
 8008234:	d12e      	bne.n	8008294 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	e853 3f00 	ldrex	r3, [r3]
 8008248:	60bb      	str	r3, [r7, #8]
   return(result);
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	f023 0310 	bic.w	r3, r3, #16
 8008250:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	461a      	mov	r2, r3
 8008258:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800825a:	61bb      	str	r3, [r7, #24]
 800825c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825e:	6979      	ldr	r1, [r7, #20]
 8008260:	69ba      	ldr	r2, [r7, #24]
 8008262:	e841 2300 	strex	r3, r2, [r1]
 8008266:	613b      	str	r3, [r7, #16]
   return(result);
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1e6      	bne.n	800823c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	69db      	ldr	r3, [r3, #28]
 8008274:	f003 0310 	and.w	r3, r3, #16
 8008278:	2b10      	cmp	r3, #16
 800827a:	d103      	bne.n	8008284 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2210      	movs	r2, #16
 8008282:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800828a:	4619      	mov	r1, r3
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f7ff f8cd 	bl	800742c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008292:	e00b      	b.n	80082ac <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7f9 fae1 	bl	800185c <HAL_UART_RxCpltCallback>
}
 800829a:	e007      	b.n	80082ac <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	699a      	ldr	r2, [r3, #24]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0208 	orr.w	r2, r2, #8
 80082aa:	619a      	str	r2, [r3, #24]
}
 80082ac:	bf00      	nop
 80082ae:	3770      	adds	r7, #112	@ 0x70
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082b4:	b084      	sub	sp, #16
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b084      	sub	sp, #16
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
 80082be:	f107 001c 	add.w	r0, r7, #28
 80082c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80082c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d121      	bne.n	8008312 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	68da      	ldr	r2, [r3, #12]
 80082de:	4b21      	ldr	r3, [pc, #132]	@ (8008364 <USB_CoreInit+0xb0>)
 80082e0:	4013      	ands	r3, r2
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80082f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d105      	bne.n	8008306 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fa92 	bl	8008830 <USB_CoreReset>
 800830c:	4603      	mov	r3, r0
 800830e:	73fb      	strb	r3, [r7, #15]
 8008310:	e010      	b.n	8008334 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 fa86 	bl	8008830 <USB_CoreReset>
 8008324:	4603      	mov	r3, r0
 8008326:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8008334:	7fbb      	ldrb	r3, [r7, #30]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d10b      	bne.n	8008352 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f043 0206 	orr.w	r2, r3, #6
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f043 0220 	orr.w	r2, r3, #32
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008352:	7bfb      	ldrb	r3, [r7, #15]
}
 8008354:	4618      	mov	r0, r3
 8008356:	3710      	adds	r7, #16
 8008358:	46bd      	mov	sp, r7
 800835a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800835e:	b004      	add	sp, #16
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop
 8008364:	ffbdffbf 	.word	0xffbdffbf

08008368 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f023 0201 	bic.w	r2, r3, #1
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	370c      	adds	r7, #12
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b084      	sub	sp, #16
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	460b      	mov	r3, r1
 8008394:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008396:	2300      	movs	r3, #0
 8008398:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80083a6:	78fb      	ldrb	r3, [r7, #3]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d115      	bne.n	80083d8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80083b8:	200a      	movs	r0, #10
 80083ba:	f7fa fc01 	bl	8002bc0 <HAL_Delay>
      ms += 10U;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	330a      	adds	r3, #10
 80083c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f000 fa25 	bl	8008814 <USB_GetMode>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d01e      	beq.n	800840e <USB_SetCurrentMode+0x84>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2bc7      	cmp	r3, #199	@ 0xc7
 80083d4:	d9f0      	bls.n	80083b8 <USB_SetCurrentMode+0x2e>
 80083d6:	e01a      	b.n	800840e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80083d8:	78fb      	ldrb	r3, [r7, #3]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d115      	bne.n	800840a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80083ea:	200a      	movs	r0, #10
 80083ec:	f7fa fbe8 	bl	8002bc0 <HAL_Delay>
      ms += 10U;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	330a      	adds	r3, #10
 80083f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 fa0c 	bl	8008814 <USB_GetMode>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d005      	beq.n	800840e <USB_SetCurrentMode+0x84>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2bc7      	cmp	r3, #199	@ 0xc7
 8008406:	d9f0      	bls.n	80083ea <USB_SetCurrentMode+0x60>
 8008408:	e001      	b.n	800840e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e005      	b.n	800841a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2bc8      	cmp	r3, #200	@ 0xc8
 8008412:	d101      	bne.n	8008418 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	e000      	b.n	800841a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	3710      	adds	r7, #16
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
	...

08008424 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008424:	b084      	sub	sp, #16
 8008426:	b580      	push	{r7, lr}
 8008428:	b086      	sub	sp, #24
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
 800842e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008432:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800843e:	2300      	movs	r3, #0
 8008440:	613b      	str	r3, [r7, #16]
 8008442:	e009      	b.n	8008458 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	3340      	adds	r3, #64	@ 0x40
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	2200      	movs	r2, #0
 8008450:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	3301      	adds	r3, #1
 8008456:	613b      	str	r3, [r7, #16]
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	2b0e      	cmp	r3, #14
 800845c:	d9f2      	bls.n	8008444 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800845e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008462:	2b00      	cmp	r3, #0
 8008464:	d11c      	bne.n	80084a0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008474:	f043 0302 	orr.w	r3, r3, #2
 8008478:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	601a      	str	r2, [r3, #0]
 800849e:	e005      	b.n	80084ac <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084a4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80084b2:	461a      	mov	r2, r3
 80084b4:	2300      	movs	r3, #0
 80084b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d10d      	bne.n	80084dc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80084c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d104      	bne.n	80084d2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80084c8:	2100      	movs	r1, #0
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f968 	bl	80087a0 <USB_SetDevSpeed>
 80084d0:	e008      	b.n	80084e4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80084d2:	2101      	movs	r1, #1
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 f963 	bl	80087a0 <USB_SetDevSpeed>
 80084da:	e003      	b.n	80084e4 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80084dc:	2103      	movs	r1, #3
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f95e 	bl	80087a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80084e4:	2110      	movs	r1, #16
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f8fa 	bl	80086e0 <USB_FlushTxFifo>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 f924 	bl	8008744 <USB_FlushRxFifo>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d001      	beq.n	8008506 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800850c:	461a      	mov	r2, r3
 800850e:	2300      	movs	r3, #0
 8008510:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008518:	461a      	mov	r2, r3
 800851a:	2300      	movs	r3, #0
 800851c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008524:	461a      	mov	r2, r3
 8008526:	2300      	movs	r3, #0
 8008528:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800852a:	2300      	movs	r3, #0
 800852c:	613b      	str	r3, [r7, #16]
 800852e:	e043      	b.n	80085b8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	015a      	lsls	r2, r3, #5
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	4413      	add	r3, r2
 8008538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008542:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008546:	d118      	bne.n	800857a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10a      	bne.n	8008564 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	015a      	lsls	r2, r3, #5
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	4413      	add	r3, r2
 8008556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800855a:	461a      	mov	r2, r3
 800855c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008560:	6013      	str	r3, [r2, #0]
 8008562:	e013      	b.n	800858c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	4413      	add	r3, r2
 800856c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008570:	461a      	mov	r2, r3
 8008572:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008576:	6013      	str	r3, [r2, #0]
 8008578:	e008      	b.n	800858c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	015a      	lsls	r2, r3, #5
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	4413      	add	r3, r2
 8008582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008586:	461a      	mov	r2, r3
 8008588:	2300      	movs	r3, #0
 800858a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008598:	461a      	mov	r2, r3
 800859a:	2300      	movs	r3, #0
 800859c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	015a      	lsls	r2, r3, #5
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085aa:	461a      	mov	r2, r3
 80085ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	3301      	adds	r3, #1
 80085b6:	613b      	str	r3, [r7, #16]
 80085b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085bc:	461a      	mov	r2, r3
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d3b5      	bcc.n	8008530 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085c4:	2300      	movs	r3, #0
 80085c6:	613b      	str	r3, [r7, #16]
 80085c8:	e043      	b.n	8008652 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085e0:	d118      	bne.n	8008614 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10a      	bne.n	80085fe <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	015a      	lsls	r2, r3, #5
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4413      	add	r3, r2
 80085f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085f4:	461a      	mov	r2, r3
 80085f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80085fa:	6013      	str	r3, [r2, #0]
 80085fc:	e013      	b.n	8008626 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	015a      	lsls	r2, r3, #5
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	4413      	add	r3, r2
 8008606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800860a:	461a      	mov	r2, r3
 800860c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008610:	6013      	str	r3, [r2, #0]
 8008612:	e008      	b.n	8008626 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	4413      	add	r3, r2
 800861c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008620:	461a      	mov	r2, r3
 8008622:	2300      	movs	r3, #0
 8008624:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	015a      	lsls	r2, r3, #5
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	4413      	add	r3, r2
 800862e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008632:	461a      	mov	r2, r3
 8008634:	2300      	movs	r3, #0
 8008636:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	015a      	lsls	r2, r3, #5
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	4413      	add	r3, r2
 8008640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008644:	461a      	mov	r2, r3
 8008646:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800864a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	3301      	adds	r3, #1
 8008650:	613b      	str	r3, [r7, #16]
 8008652:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008656:	461a      	mov	r2, r3
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	4293      	cmp	r3, r2
 800865c:	d3b5      	bcc.n	80085ca <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800866c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008670:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800867e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008680:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008684:	2b00      	cmp	r3, #0
 8008686:	d105      	bne.n	8008694 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	699b      	ldr	r3, [r3, #24]
 800868c:	f043 0210 	orr.w	r2, r3, #16
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	699a      	ldr	r2, [r3, #24]
 8008698:	4b0f      	ldr	r3, [pc, #60]	@ (80086d8 <USB_DevInit+0x2b4>)
 800869a:	4313      	orrs	r3, r2
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80086a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d005      	beq.n	80086b4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	f043 0208 	orr.w	r2, r3, #8
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80086b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d105      	bne.n	80086c8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	699a      	ldr	r2, [r3, #24]
 80086c0:	4b06      	ldr	r3, [pc, #24]	@ (80086dc <USB_DevInit+0x2b8>)
 80086c2:	4313      	orrs	r3, r2
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80086d4:	b004      	add	sp, #16
 80086d6:	4770      	bx	lr
 80086d8:	803c3800 	.word	0x803c3800
 80086dc:	40000004 	.word	0x40000004

080086e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3301      	adds	r3, #1
 80086f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086fa:	d901      	bls.n	8008700 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e01b      	b.n	8008738 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	2b00      	cmp	r3, #0
 8008706:	daf2      	bge.n	80086ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008708:	2300      	movs	r3, #0
 800870a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	019b      	lsls	r3, r3, #6
 8008710:	f043 0220 	orr.w	r2, r3, #32
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	3301      	adds	r3, #1
 800871c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008724:	d901      	bls.n	800872a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e006      	b.n	8008738 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	691b      	ldr	r3, [r3, #16]
 800872e:	f003 0320 	and.w	r3, r3, #32
 8008732:	2b20      	cmp	r3, #32
 8008734:	d0f0      	beq.n	8008718 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800874c:	2300      	movs	r3, #0
 800874e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3301      	adds	r3, #1
 8008754:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800875c:	d901      	bls.n	8008762 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800875e:	2303      	movs	r3, #3
 8008760:	e018      	b.n	8008794 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	691b      	ldr	r3, [r3, #16]
 8008766:	2b00      	cmp	r3, #0
 8008768:	daf2      	bge.n	8008750 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800876a:	2300      	movs	r3, #0
 800876c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2210      	movs	r2, #16
 8008772:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	3301      	adds	r3, #1
 8008778:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008780:	d901      	bls.n	8008786 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008782:	2303      	movs	r3, #3
 8008784:	e006      	b.n	8008794 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	691b      	ldr	r3, [r3, #16]
 800878a:	f003 0310 	and.w	r3, r3, #16
 800878e:	2b10      	cmp	r3, #16
 8008790:	d0f0      	beq.n	8008774 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3714      	adds	r7, #20
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr

080087a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	460b      	mov	r3, r1
 80087aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	78fb      	ldrb	r3, [r7, #3]
 80087ba:	68f9      	ldr	r1, [r7, #12]
 80087bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087c0:	4313      	orrs	r3, r2
 80087c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80087d2:	b480      	push	{r7}
 80087d4:	b085      	sub	sp, #20
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	68fa      	ldr	r2, [r7, #12]
 80087e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80087ec:	f023 0303 	bic.w	r3, r3, #3
 80087f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008800:	f043 0302 	orr.w	r3, r3, #2
 8008804:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3714      	adds	r7, #20
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	695b      	ldr	r3, [r3, #20]
 8008820:	f003 0301 	and.w	r3, r3, #1
}
 8008824:	4618      	mov	r0, r3
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008830:	b480      	push	{r7}
 8008832:	b085      	sub	sp, #20
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008838:	2300      	movs	r3, #0
 800883a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	3301      	adds	r3, #1
 8008840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008848:	d901      	bls.n	800884e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800884a:	2303      	movs	r3, #3
 800884c:	e01b      	b.n	8008886 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	691b      	ldr	r3, [r3, #16]
 8008852:	2b00      	cmp	r3, #0
 8008854:	daf2      	bge.n	800883c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008856:	2300      	movs	r3, #0
 8008858:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	f043 0201 	orr.w	r2, r3, #1
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	3301      	adds	r3, #1
 800886a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008872:	d901      	bls.n	8008878 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008874:	2303      	movs	r3, #3
 8008876:	e006      	b.n	8008886 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	f003 0301 	and.w	r3, r3, #1
 8008880:	2b01      	cmp	r3, #1
 8008882:	d0f0      	beq.n	8008866 <USB_CoreReset+0x36>

  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3714      	adds	r7, #20
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008892:	b480      	push	{r7}
 8008894:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8008896:	bf00      	nop
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80088a0:	b480      	push	{r7}
 80088a2:	b085      	sub	sp, #20
 80088a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088a6:	f3ef 8305 	mrs	r3, IPSR
 80088aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80088ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d10f      	bne.n	80088d2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088b2:	f3ef 8310 	mrs	r3, PRIMASK
 80088b6:	607b      	str	r3, [r7, #4]
  return(result);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d105      	bne.n	80088ca <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80088be:	f3ef 8311 	mrs	r3, BASEPRI
 80088c2:	603b      	str	r3, [r7, #0]
  return(result);
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d007      	beq.n	80088da <osKernelInitialize+0x3a>
 80088ca:	4b0e      	ldr	r3, [pc, #56]	@ (8008904 <osKernelInitialize+0x64>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2b02      	cmp	r3, #2
 80088d0:	d103      	bne.n	80088da <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80088d2:	f06f 0305 	mvn.w	r3, #5
 80088d6:	60fb      	str	r3, [r7, #12]
 80088d8:	e00c      	b.n	80088f4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80088da:	4b0a      	ldr	r3, [pc, #40]	@ (8008904 <osKernelInitialize+0x64>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d105      	bne.n	80088ee <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80088e2:	4b08      	ldr	r3, [pc, #32]	@ (8008904 <osKernelInitialize+0x64>)
 80088e4:	2201      	movs	r2, #1
 80088e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80088e8:	2300      	movs	r3, #0
 80088ea:	60fb      	str	r3, [r7, #12]
 80088ec:	e002      	b.n	80088f4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80088ee:	f04f 33ff 	mov.w	r3, #4294967295
 80088f2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80088f4:	68fb      	ldr	r3, [r7, #12]
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	20000ac8 	.word	0x20000ac8

08008908 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800890e:	f3ef 8305 	mrs	r3, IPSR
 8008912:	60bb      	str	r3, [r7, #8]
  return(result);
 8008914:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10f      	bne.n	800893a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800891a:	f3ef 8310 	mrs	r3, PRIMASK
 800891e:	607b      	str	r3, [r7, #4]
  return(result);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d105      	bne.n	8008932 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008926:	f3ef 8311 	mrs	r3, BASEPRI
 800892a:	603b      	str	r3, [r7, #0]
  return(result);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d007      	beq.n	8008942 <osKernelStart+0x3a>
 8008932:	4b0f      	ldr	r3, [pc, #60]	@ (8008970 <osKernelStart+0x68>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b02      	cmp	r3, #2
 8008938:	d103      	bne.n	8008942 <osKernelStart+0x3a>
    stat = osErrorISR;
 800893a:	f06f 0305 	mvn.w	r3, #5
 800893e:	60fb      	str	r3, [r7, #12]
 8008940:	e010      	b.n	8008964 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008942:	4b0b      	ldr	r3, [pc, #44]	@ (8008970 <osKernelStart+0x68>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2b01      	cmp	r3, #1
 8008948:	d109      	bne.n	800895e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800894a:	f7ff ffa2 	bl	8008892 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800894e:	4b08      	ldr	r3, [pc, #32]	@ (8008970 <osKernelStart+0x68>)
 8008950:	2202      	movs	r2, #2
 8008952:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008954:	f001 f8ca 	bl	8009aec <vTaskStartScheduler>
      stat = osOK;
 8008958:	2300      	movs	r3, #0
 800895a:	60fb      	str	r3, [r7, #12]
 800895c:	e002      	b.n	8008964 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800895e:	f04f 33ff 	mov.w	r3, #4294967295
 8008962:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008964:	68fb      	ldr	r3, [r7, #12]
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	20000ac8 	.word	0x20000ac8

08008974 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008974:	b580      	push	{r7, lr}
 8008976:	b090      	sub	sp, #64	@ 0x40
 8008978:	af04      	add	r7, sp, #16
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008980:	2300      	movs	r3, #0
 8008982:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008984:	f3ef 8305 	mrs	r3, IPSR
 8008988:	61fb      	str	r3, [r7, #28]
  return(result);
 800898a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800898c:	2b00      	cmp	r3, #0
 800898e:	f040 808f 	bne.w	8008ab0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008992:	f3ef 8310 	mrs	r3, PRIMASK
 8008996:	61bb      	str	r3, [r7, #24]
  return(result);
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d105      	bne.n	80089aa <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800899e:	f3ef 8311 	mrs	r3, BASEPRI
 80089a2:	617b      	str	r3, [r7, #20]
  return(result);
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <osThreadNew+0x3e>
 80089aa:	4b44      	ldr	r3, [pc, #272]	@ (8008abc <osThreadNew+0x148>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d07e      	beq.n	8008ab0 <osThreadNew+0x13c>
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d07b      	beq.n	8008ab0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80089b8:	2380      	movs	r3, #128	@ 0x80
 80089ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80089bc:	2318      	movs	r3, #24
 80089be:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 80089c0:	2300      	movs	r3, #0
 80089c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 80089c4:	f04f 33ff 	mov.w	r3, #4294967295
 80089c8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d045      	beq.n	8008a5c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d002      	beq.n	80089de <osThreadNew+0x6a>
        name = attr->name;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	699b      	ldr	r3, [r3, #24]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d002      	beq.n	80089ec <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80089ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d008      	beq.n	8008a04 <osThreadNew+0x90>
 80089f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f4:	2b38      	cmp	r3, #56	@ 0x38
 80089f6:	d805      	bhi.n	8008a04 <osThreadNew+0x90>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	f003 0301 	and.w	r3, r3, #1
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d001      	beq.n	8008a08 <osThreadNew+0x94>
        return (NULL);
 8008a04:	2300      	movs	r3, #0
 8008a06:	e054      	b.n	8008ab2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	695b      	ldr	r3, [r3, #20]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d003      	beq.n	8008a18 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	089b      	lsrs	r3, r3, #2
 8008a16:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d00e      	beq.n	8008a3e <osThreadNew+0xca>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	68db      	ldr	r3, [r3, #12]
 8008a24:	2b5b      	cmp	r3, #91	@ 0x5b
 8008a26:	d90a      	bls.n	8008a3e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d006      	beq.n	8008a3e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	695b      	ldr	r3, [r3, #20]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d002      	beq.n	8008a3e <osThreadNew+0xca>
        mem = 1;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	623b      	str	r3, [r7, #32]
 8008a3c:	e010      	b.n	8008a60 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d10c      	bne.n	8008a60 <osThreadNew+0xec>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d108      	bne.n	8008a60 <osThreadNew+0xec>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d104      	bne.n	8008a60 <osThreadNew+0xec>
          mem = 0;
 8008a56:	2300      	movs	r3, #0
 8008a58:	623b      	str	r3, [r7, #32]
 8008a5a:	e001      	b.n	8008a60 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008a60:	6a3b      	ldr	r3, [r7, #32]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d110      	bne.n	8008a88 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008a6e:	9202      	str	r2, [sp, #8]
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a7c:	68f8      	ldr	r0, [r7, #12]
 8008a7e:	f000 fe4f 	bl	8009720 <xTaskCreateStatic>
 8008a82:	4603      	mov	r3, r0
 8008a84:	613b      	str	r3, [r7, #16]
 8008a86:	e013      	b.n	8008ab0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8008a88:	6a3b      	ldr	r3, [r7, #32]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d110      	bne.n	8008ab0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	f107 0310 	add.w	r3, r7, #16
 8008a96:	9301      	str	r3, [sp, #4]
 8008a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	f000 fea3 	bl	80097ec <xTaskCreate>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d001      	beq.n	8008ab0 <osThreadNew+0x13c>
          hTask = NULL;
 8008aac:	2300      	movs	r3, #0
 8008aae:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008ab0:	693b      	ldr	r3, [r7, #16]
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3730      	adds	r7, #48	@ 0x30
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	20000ac8 	.word	0x20000ac8

08008ac0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b086      	sub	sp, #24
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ac8:	f3ef 8305 	mrs	r3, IPSR
 8008acc:	613b      	str	r3, [r7, #16]
  return(result);
 8008ace:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d10f      	bne.n	8008af4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ad4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ad8:	60fb      	str	r3, [r7, #12]
  return(result);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d105      	bne.n	8008aec <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008ae0:	f3ef 8311 	mrs	r3, BASEPRI
 8008ae4:	60bb      	str	r3, [r7, #8]
  return(result);
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d007      	beq.n	8008afc <osDelay+0x3c>
 8008aec:	4b0a      	ldr	r3, [pc, #40]	@ (8008b18 <osDelay+0x58>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	d103      	bne.n	8008afc <osDelay+0x3c>
    stat = osErrorISR;
 8008af4:	f06f 0305 	mvn.w	r3, #5
 8008af8:	617b      	str	r3, [r7, #20]
 8008afa:	e007      	b.n	8008b0c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008afc:	2300      	movs	r3, #0
 8008afe:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d002      	beq.n	8008b0c <osDelay+0x4c>
      vTaskDelay(ticks);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 ffb8 	bl	8009a7c <vTaskDelay>
    }
  }

  return (stat);
 8008b0c:	697b      	ldr	r3, [r7, #20]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3718      	adds	r7, #24
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20000ac8 	.word	0x20000ac8

08008b1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	4a07      	ldr	r2, [pc, #28]	@ (8008b48 <vApplicationGetIdleTaskMemory+0x2c>)
 8008b2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	4a06      	ldr	r2, [pc, #24]	@ (8008b4c <vApplicationGetIdleTaskMemory+0x30>)
 8008b32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2280      	movs	r2, #128	@ 0x80
 8008b38:	601a      	str	r2, [r3, #0]
}
 8008b3a:	bf00      	nop
 8008b3c:	3714      	adds	r7, #20
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	20000acc 	.word	0x20000acc
 8008b4c:	20000b28 	.word	0x20000b28

08008b50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	4a07      	ldr	r2, [pc, #28]	@ (8008b7c <vApplicationGetTimerTaskMemory+0x2c>)
 8008b60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	4a06      	ldr	r2, [pc, #24]	@ (8008b80 <vApplicationGetTimerTaskMemory+0x30>)
 8008b66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b6e:	601a      	str	r2, [r3, #0]
}
 8008b70:	bf00      	nop
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr
 8008b7c:	20000d28 	.word	0x20000d28
 8008b80:	20000d84 	.word	0x20000d84

08008b84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f103 0208 	add.w	r2, r3, #8
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f04f 32ff 	mov.w	r2, #4294967295
 8008b9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f103 0208 	add.w	r2, r3, #8
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f103 0208 	add.w	r2, r3, #8
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008bd2:	bf00      	nop
 8008bd4:	370c      	adds	r7, #12
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr

08008bde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008bde:	b480      	push	{r7}
 8008be0:	b085      	sub	sp, #20
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	689a      	ldr	r2, [r3, #8]
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	683a      	ldr	r2, [r7, #0]
 8008c02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	1c5a      	adds	r2, r3, #1
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	601a      	str	r2, [r3, #0]
}
 8008c1a:	bf00      	nop
 8008c1c:	3714      	adds	r7, #20
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr

08008c26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c26:	b480      	push	{r7}
 8008c28:	b085      	sub	sp, #20
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
 8008c2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3c:	d103      	bne.n	8008c46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	60fb      	str	r3, [r7, #12]
 8008c44:	e00c      	b.n	8008c60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	3308      	adds	r3, #8
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e002      	b.n	8008c54 <vListInsert+0x2e>
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	60fb      	str	r3, [r7, #12]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d2f6      	bcs.n	8008c4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	683a      	ldr	r2, [r7, #0]
 8008c6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	68fa      	ldr	r2, [r7, #12]
 8008c74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	683a      	ldr	r2, [r7, #0]
 8008c7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	1c5a      	adds	r2, r3, #1
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	601a      	str	r2, [r3, #0]
}
 8008c8c:	bf00      	nop
 8008c8e:	3714      	adds	r7, #20
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr

08008c98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	6892      	ldr	r2, [r2, #8]
 8008cae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	6852      	ldr	r2, [r2, #4]
 8008cb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d103      	bne.n	8008ccc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	1e5a      	subs	r2, r3, #1
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d10d      	bne.n	8008d1c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d04:	b672      	cpsid	i
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	b662      	cpsie	i
 8008d14:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008d16:	bf00      	nop
 8008d18:	bf00      	nop
 8008d1a:	e7fd      	b.n	8008d18 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008d1c:	f002 f8a6 	bl	800ae6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d28:	68f9      	ldr	r1, [r7, #12]
 8008d2a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d2c:	fb01 f303 	mul.w	r3, r1, r3
 8008d30:	441a      	add	r2, r3
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d4c:	3b01      	subs	r3, #1
 8008d4e:	68f9      	ldr	r1, [r7, #12]
 8008d50:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d52:	fb01 f303 	mul.w	r3, r1, r3
 8008d56:	441a      	add	r2, r3
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	22ff      	movs	r2, #255	@ 0xff
 8008d60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	22ff      	movs	r2, #255	@ 0xff
 8008d68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d114      	bne.n	8008d9c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d01a      	beq.n	8008db0 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3310      	adds	r3, #16
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f001 f950 	bl	800a024 <xTaskRemoveFromEventList>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d012      	beq.n	8008db0 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008dc0 <xQueueGenericReset+0xd4>)
 8008d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d90:	601a      	str	r2, [r3, #0]
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	e009      	b.n	8008db0 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	3310      	adds	r3, #16
 8008da0:	4618      	mov	r0, r3
 8008da2:	f7ff feef 	bl	8008b84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	3324      	adds	r3, #36	@ 0x24
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7ff feea 	bl	8008b84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008db0:	f002 f892 	bl	800aed8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008db4:	2301      	movs	r3, #1
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	e000ed04 	.word	0xe000ed04

08008dc4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b08e      	sub	sp, #56	@ 0x38
 8008dc8:	af02      	add	r7, sp, #8
 8008dca:	60f8      	str	r0, [r7, #12]
 8008dcc:	60b9      	str	r1, [r7, #8]
 8008dce:	607a      	str	r2, [r7, #4]
 8008dd0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d10d      	bne.n	8008df4 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ddc:	b672      	cpsid	i
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	b662      	cpsie	i
 8008dec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008dee:	bf00      	nop
 8008df0:	bf00      	nop
 8008df2:	e7fd      	b.n	8008df0 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10d      	bne.n	8008e16 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8008dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfe:	b672      	cpsid	i
 8008e00:	f383 8811 	msr	BASEPRI, r3
 8008e04:	f3bf 8f6f 	isb	sy
 8008e08:	f3bf 8f4f 	dsb	sy
 8008e0c:	b662      	cpsie	i
 8008e0e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e10:	bf00      	nop
 8008e12:	bf00      	nop
 8008e14:	e7fd      	b.n	8008e12 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d002      	beq.n	8008e22 <xQueueGenericCreateStatic+0x5e>
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d001      	beq.n	8008e26 <xQueueGenericCreateStatic+0x62>
 8008e22:	2301      	movs	r3, #1
 8008e24:	e000      	b.n	8008e28 <xQueueGenericCreateStatic+0x64>
 8008e26:	2300      	movs	r3, #0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10d      	bne.n	8008e48 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8008e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e30:	b672      	cpsid	i
 8008e32:	f383 8811 	msr	BASEPRI, r3
 8008e36:	f3bf 8f6f 	isb	sy
 8008e3a:	f3bf 8f4f 	dsb	sy
 8008e3e:	b662      	cpsie	i
 8008e40:	623b      	str	r3, [r7, #32]
}
 8008e42:	bf00      	nop
 8008e44:	bf00      	nop
 8008e46:	e7fd      	b.n	8008e44 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d102      	bne.n	8008e54 <xQueueGenericCreateStatic+0x90>
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d101      	bne.n	8008e58 <xQueueGenericCreateStatic+0x94>
 8008e54:	2301      	movs	r3, #1
 8008e56:	e000      	b.n	8008e5a <xQueueGenericCreateStatic+0x96>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d10d      	bne.n	8008e7a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8008e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e62:	b672      	cpsid	i
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	b662      	cpsie	i
 8008e72:	61fb      	str	r3, [r7, #28]
}
 8008e74:	bf00      	nop
 8008e76:	bf00      	nop
 8008e78:	e7fd      	b.n	8008e76 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008e7a:	2350      	movs	r3, #80	@ 0x50
 8008e7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	2b50      	cmp	r3, #80	@ 0x50
 8008e82:	d00d      	beq.n	8008ea0 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8008e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e88:	b672      	cpsid	i
 8008e8a:	f383 8811 	msr	BASEPRI, r3
 8008e8e:	f3bf 8f6f 	isb	sy
 8008e92:	f3bf 8f4f 	dsb	sy
 8008e96:	b662      	cpsie	i
 8008e98:	61bb      	str	r3, [r7, #24]
}
 8008e9a:	bf00      	nop
 8008e9c:	bf00      	nop
 8008e9e:	e7fd      	b.n	8008e9c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ea0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00d      	beq.n	8008ec8 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eae:	2201      	movs	r2, #1
 8008eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008eb4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eba:	9300      	str	r3, [sp, #0]
 8008ebc:	4613      	mov	r3, r2
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	68b9      	ldr	r1, [r7, #8]
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f000 f805 	bl	8008ed2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3730      	adds	r7, #48	@ 0x30
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b084      	sub	sp, #16
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	60f8      	str	r0, [r7, #12]
 8008eda:	60b9      	str	r1, [r7, #8]
 8008edc:	607a      	str	r2, [r7, #4]
 8008ede:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d103      	bne.n	8008eee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	69ba      	ldr	r2, [r7, #24]
 8008eea:	601a      	str	r2, [r3, #0]
 8008eec:	e002      	b.n	8008ef4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	68fa      	ldr	r2, [r7, #12]
 8008ef8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008efa:	69bb      	ldr	r3, [r7, #24]
 8008efc:	68ba      	ldr	r2, [r7, #8]
 8008efe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f00:	2101      	movs	r1, #1
 8008f02:	69b8      	ldr	r0, [r7, #24]
 8008f04:	f7ff fef2 	bl	8008cec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	78fa      	ldrb	r2, [r7, #3]
 8008f0c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008f10:	bf00      	nop
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08e      	sub	sp, #56	@ 0x38
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	607a      	str	r2, [r7, #4]
 8008f24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f26:	2300      	movs	r3, #0
 8008f28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10d      	bne.n	8008f50 <xQueueGenericSend+0x38>
	__asm volatile
 8008f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f38:	b672      	cpsid	i
 8008f3a:	f383 8811 	msr	BASEPRI, r3
 8008f3e:	f3bf 8f6f 	isb	sy
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	b662      	cpsie	i
 8008f48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f4a:	bf00      	nop
 8008f4c:	bf00      	nop
 8008f4e:	e7fd      	b.n	8008f4c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d103      	bne.n	8008f5e <xQueueGenericSend+0x46>
 8008f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d101      	bne.n	8008f62 <xQueueGenericSend+0x4a>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e000      	b.n	8008f64 <xQueueGenericSend+0x4c>
 8008f62:	2300      	movs	r3, #0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d10d      	bne.n	8008f84 <xQueueGenericSend+0x6c>
	__asm volatile
 8008f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f6c:	b672      	cpsid	i
 8008f6e:	f383 8811 	msr	BASEPRI, r3
 8008f72:	f3bf 8f6f 	isb	sy
 8008f76:	f3bf 8f4f 	dsb	sy
 8008f7a:	b662      	cpsie	i
 8008f7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f7e:	bf00      	nop
 8008f80:	bf00      	nop
 8008f82:	e7fd      	b.n	8008f80 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	2b02      	cmp	r3, #2
 8008f88:	d103      	bne.n	8008f92 <xQueueGenericSend+0x7a>
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d101      	bne.n	8008f96 <xQueueGenericSend+0x7e>
 8008f92:	2301      	movs	r3, #1
 8008f94:	e000      	b.n	8008f98 <xQueueGenericSend+0x80>
 8008f96:	2300      	movs	r3, #0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10d      	bne.n	8008fb8 <xQueueGenericSend+0xa0>
	__asm volatile
 8008f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa0:	b672      	cpsid	i
 8008fa2:	f383 8811 	msr	BASEPRI, r3
 8008fa6:	f3bf 8f6f 	isb	sy
 8008faa:	f3bf 8f4f 	dsb	sy
 8008fae:	b662      	cpsie	i
 8008fb0:	623b      	str	r3, [r7, #32]
}
 8008fb2:	bf00      	nop
 8008fb4:	bf00      	nop
 8008fb6:	e7fd      	b.n	8008fb4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fb8:	f001 f9fc 	bl	800a3b4 <xTaskGetSchedulerState>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d102      	bne.n	8008fc8 <xQueueGenericSend+0xb0>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d101      	bne.n	8008fcc <xQueueGenericSend+0xb4>
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e000      	b.n	8008fce <xQueueGenericSend+0xb6>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d10d      	bne.n	8008fee <xQueueGenericSend+0xd6>
	__asm volatile
 8008fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd6:	b672      	cpsid	i
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	b662      	cpsie	i
 8008fe6:	61fb      	str	r3, [r7, #28]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fee:	f001 ff3d 	bl	800ae6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d302      	bcc.n	8009004 <xQueueGenericSend+0xec>
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	2b02      	cmp	r3, #2
 8009002:	d129      	bne.n	8009058 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	68b9      	ldr	r1, [r7, #8]
 8009008:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800900a:	f000 fa1b 	bl	8009444 <prvCopyDataToQueue>
 800900e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009014:	2b00      	cmp	r3, #0
 8009016:	d010      	beq.n	800903a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901a:	3324      	adds	r3, #36	@ 0x24
 800901c:	4618      	mov	r0, r3
 800901e:	f001 f801 	bl	800a024 <xTaskRemoveFromEventList>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d013      	beq.n	8009050 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009028:	4b3f      	ldr	r3, [pc, #252]	@ (8009128 <xQueueGenericSend+0x210>)
 800902a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902e:	601a      	str	r2, [r3, #0]
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	f3bf 8f6f 	isb	sy
 8009038:	e00a      	b.n	8009050 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800903a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800903c:	2b00      	cmp	r3, #0
 800903e:	d007      	beq.n	8009050 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009040:	4b39      	ldr	r3, [pc, #228]	@ (8009128 <xQueueGenericSend+0x210>)
 8009042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009046:	601a      	str	r2, [r3, #0]
 8009048:	f3bf 8f4f 	dsb	sy
 800904c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009050:	f001 ff42 	bl	800aed8 <vPortExitCritical>
				return pdPASS;
 8009054:	2301      	movs	r3, #1
 8009056:	e063      	b.n	8009120 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d103      	bne.n	8009066 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800905e:	f001 ff3b 	bl	800aed8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009062:	2300      	movs	r3, #0
 8009064:	e05c      	b.n	8009120 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009068:	2b00      	cmp	r3, #0
 800906a:	d106      	bne.n	800907a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800906c:	f107 0314 	add.w	r3, r7, #20
 8009070:	4618      	mov	r0, r3
 8009072:	f001 f83d 	bl	800a0f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009076:	2301      	movs	r3, #1
 8009078:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800907a:	f001 ff2d 	bl	800aed8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800907e:	f000 fda1 	bl	8009bc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009082:	f001 fef3 	bl	800ae6c <vPortEnterCritical>
 8009086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009088:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800908c:	b25b      	sxtb	r3, r3
 800908e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009092:	d103      	bne.n	800909c <xQueueGenericSend+0x184>
 8009094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009096:	2200      	movs	r2, #0
 8009098:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800909c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090a2:	b25b      	sxtb	r3, r3
 80090a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090a8:	d103      	bne.n	80090b2 <xQueueGenericSend+0x19a>
 80090aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ac:	2200      	movs	r2, #0
 80090ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090b2:	f001 ff11 	bl	800aed8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090b6:	1d3a      	adds	r2, r7, #4
 80090b8:	f107 0314 	add.w	r3, r7, #20
 80090bc:	4611      	mov	r1, r2
 80090be:	4618      	mov	r0, r3
 80090c0:	f001 f82c 	bl	800a11c <xTaskCheckForTimeOut>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d124      	bne.n	8009114 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80090ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090cc:	f000 fab2 	bl	8009634 <prvIsQueueFull>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d018      	beq.n	8009108 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80090d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d8:	3310      	adds	r3, #16
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	4611      	mov	r1, r2
 80090de:	4618      	mov	r0, r3
 80090e0:	f000 ff4a 	bl	8009f78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80090e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090e6:	f000 fa3d 	bl	8009564 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80090ea:	f000 fd79 	bl	8009be0 <xTaskResumeAll>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f47f af7c 	bne.w	8008fee <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80090f6:	4b0c      	ldr	r3, [pc, #48]	@ (8009128 <xQueueGenericSend+0x210>)
 80090f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090fc:	601a      	str	r2, [r3, #0]
 80090fe:	f3bf 8f4f 	dsb	sy
 8009102:	f3bf 8f6f 	isb	sy
 8009106:	e772      	b.n	8008fee <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009108:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800910a:	f000 fa2b 	bl	8009564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800910e:	f000 fd67 	bl	8009be0 <xTaskResumeAll>
 8009112:	e76c      	b.n	8008fee <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009114:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009116:	f000 fa25 	bl	8009564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800911a:	f000 fd61 	bl	8009be0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800911e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009120:	4618      	mov	r0, r3
 8009122:	3738      	adds	r7, #56	@ 0x38
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	e000ed04 	.word	0xe000ed04

0800912c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b08e      	sub	sp, #56	@ 0x38
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	607a      	str	r2, [r7, #4]
 8009138:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800913e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10d      	bne.n	8009160 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8009144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009148:	b672      	cpsid	i
 800914a:	f383 8811 	msr	BASEPRI, r3
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	b662      	cpsie	i
 8009158:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800915a:	bf00      	nop
 800915c:	bf00      	nop
 800915e:	e7fd      	b.n	800915c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d103      	bne.n	800916e <xQueueGenericSendFromISR+0x42>
 8009166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <xQueueGenericSendFromISR+0x46>
 800916e:	2301      	movs	r3, #1
 8009170:	e000      	b.n	8009174 <xQueueGenericSendFromISR+0x48>
 8009172:	2300      	movs	r3, #0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10d      	bne.n	8009194 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8009178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917c:	b672      	cpsid	i
 800917e:	f383 8811 	msr	BASEPRI, r3
 8009182:	f3bf 8f6f 	isb	sy
 8009186:	f3bf 8f4f 	dsb	sy
 800918a:	b662      	cpsie	i
 800918c:	623b      	str	r3, [r7, #32]
}
 800918e:	bf00      	nop
 8009190:	bf00      	nop
 8009192:	e7fd      	b.n	8009190 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	2b02      	cmp	r3, #2
 8009198:	d103      	bne.n	80091a2 <xQueueGenericSendFromISR+0x76>
 800919a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d101      	bne.n	80091a6 <xQueueGenericSendFromISR+0x7a>
 80091a2:	2301      	movs	r3, #1
 80091a4:	e000      	b.n	80091a8 <xQueueGenericSendFromISR+0x7c>
 80091a6:	2300      	movs	r3, #0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10d      	bne.n	80091c8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b0:	b672      	cpsid	i
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	b662      	cpsie	i
 80091c0:	61fb      	str	r3, [r7, #28]
}
 80091c2:	bf00      	nop
 80091c4:	bf00      	nop
 80091c6:	e7fd      	b.n	80091c4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80091c8:	f001 ff38 	bl	800b03c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80091cc:	f3ef 8211 	mrs	r2, BASEPRI
 80091d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d4:	b672      	cpsid	i
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	b662      	cpsie	i
 80091e4:	61ba      	str	r2, [r7, #24]
 80091e6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80091e8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80091ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d302      	bcc.n	80091fe <xQueueGenericSendFromISR+0xd2>
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	d12c      	bne.n	8009258 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80091fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009200:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009204:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	68b9      	ldr	r1, [r7, #8]
 800920c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800920e:	f000 f919 	bl	8009444 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009212:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8009216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921a:	d112      	bne.n	8009242 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800921c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800921e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009220:	2b00      	cmp	r3, #0
 8009222:	d016      	beq.n	8009252 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009226:	3324      	adds	r3, #36	@ 0x24
 8009228:	4618      	mov	r0, r3
 800922a:	f000 fefb 	bl	800a024 <xTaskRemoveFromEventList>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00e      	beq.n	8009252 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00b      	beq.n	8009252 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2201      	movs	r2, #1
 800923e:	601a      	str	r2, [r3, #0]
 8009240:	e007      	b.n	8009252 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009242:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009246:	3301      	adds	r3, #1
 8009248:	b2db      	uxtb	r3, r3
 800924a:	b25a      	sxtb	r2, r3
 800924c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009252:	2301      	movs	r3, #1
 8009254:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8009256:	e001      	b.n	800925c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009258:	2300      	movs	r3, #0
 800925a:	637b      	str	r3, [r7, #52]	@ 0x34
 800925c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009266:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800926a:	4618      	mov	r0, r3
 800926c:	3738      	adds	r7, #56	@ 0x38
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
	...

08009274 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b08c      	sub	sp, #48	@ 0x30
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009280:	2300      	movs	r3, #0
 8009282:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10d      	bne.n	80092aa <xQueueReceive+0x36>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009292:	b672      	cpsid	i
 8009294:	f383 8811 	msr	BASEPRI, r3
 8009298:	f3bf 8f6f 	isb	sy
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	b662      	cpsie	i
 80092a2:	623b      	str	r3, [r7, #32]
}
 80092a4:	bf00      	nop
 80092a6:	bf00      	nop
 80092a8:	e7fd      	b.n	80092a6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d103      	bne.n	80092b8 <xQueueReceive+0x44>
 80092b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d101      	bne.n	80092bc <xQueueReceive+0x48>
 80092b8:	2301      	movs	r3, #1
 80092ba:	e000      	b.n	80092be <xQueueReceive+0x4a>
 80092bc:	2300      	movs	r3, #0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d10d      	bne.n	80092de <xQueueReceive+0x6a>
	__asm volatile
 80092c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c6:	b672      	cpsid	i
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	b662      	cpsie	i
 80092d6:	61fb      	str	r3, [r7, #28]
}
 80092d8:	bf00      	nop
 80092da:	bf00      	nop
 80092dc:	e7fd      	b.n	80092da <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092de:	f001 f869 	bl	800a3b4 <xTaskGetSchedulerState>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d102      	bne.n	80092ee <xQueueReceive+0x7a>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d101      	bne.n	80092f2 <xQueueReceive+0x7e>
 80092ee:	2301      	movs	r3, #1
 80092f0:	e000      	b.n	80092f4 <xQueueReceive+0x80>
 80092f2:	2300      	movs	r3, #0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d10d      	bne.n	8009314 <xQueueReceive+0xa0>
	__asm volatile
 80092f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092fc:	b672      	cpsid	i
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	b662      	cpsie	i
 800930c:	61bb      	str	r3, [r7, #24]
}
 800930e:	bf00      	nop
 8009310:	bf00      	nop
 8009312:	e7fd      	b.n	8009310 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009314:	f001 fdaa 	bl	800ae6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800931a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800931c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800931e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009320:	2b00      	cmp	r3, #0
 8009322:	d01f      	beq.n	8009364 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009324:	68b9      	ldr	r1, [r7, #8]
 8009326:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009328:	f000 f8f6 	bl	8009518 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	1e5a      	subs	r2, r3, #1
 8009330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009332:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009336:	691b      	ldr	r3, [r3, #16]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00f      	beq.n	800935c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800933c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800933e:	3310      	adds	r3, #16
 8009340:	4618      	mov	r0, r3
 8009342:	f000 fe6f 	bl	800a024 <xTaskRemoveFromEventList>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d007      	beq.n	800935c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800934c:	4b3c      	ldr	r3, [pc, #240]	@ (8009440 <xQueueReceive+0x1cc>)
 800934e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800935c:	f001 fdbc 	bl	800aed8 <vPortExitCritical>
				return pdPASS;
 8009360:	2301      	movs	r3, #1
 8009362:	e069      	b.n	8009438 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d103      	bne.n	8009372 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800936a:	f001 fdb5 	bl	800aed8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800936e:	2300      	movs	r3, #0
 8009370:	e062      	b.n	8009438 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009374:	2b00      	cmp	r3, #0
 8009376:	d106      	bne.n	8009386 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009378:	f107 0310 	add.w	r3, r7, #16
 800937c:	4618      	mov	r0, r3
 800937e:	f000 feb7 	bl	800a0f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009382:	2301      	movs	r3, #1
 8009384:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009386:	f001 fda7 	bl	800aed8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800938a:	f000 fc1b 	bl	8009bc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800938e:	f001 fd6d 	bl	800ae6c <vPortEnterCritical>
 8009392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009394:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009398:	b25b      	sxtb	r3, r3
 800939a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800939e:	d103      	bne.n	80093a8 <xQueueReceive+0x134>
 80093a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093ae:	b25b      	sxtb	r3, r3
 80093b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b4:	d103      	bne.n	80093be <xQueueReceive+0x14a>
 80093b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093be:	f001 fd8b 	bl	800aed8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093c2:	1d3a      	adds	r2, r7, #4
 80093c4:	f107 0310 	add.w	r3, r7, #16
 80093c8:	4611      	mov	r1, r2
 80093ca:	4618      	mov	r0, r3
 80093cc:	f000 fea6 	bl	800a11c <xTaskCheckForTimeOut>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d123      	bne.n	800941e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80093d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093d8:	f000 f916 	bl	8009608 <prvIsQueueEmpty>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d017      	beq.n	8009412 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80093e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e4:	3324      	adds	r3, #36	@ 0x24
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	4611      	mov	r1, r2
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 fdc4 	bl	8009f78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80093f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093f2:	f000 f8b7 	bl	8009564 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80093f6:	f000 fbf3 	bl	8009be0 <xTaskResumeAll>
 80093fa:	4603      	mov	r3, r0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d189      	bne.n	8009314 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8009400:	4b0f      	ldr	r3, [pc, #60]	@ (8009440 <xQueueReceive+0x1cc>)
 8009402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009406:	601a      	str	r2, [r3, #0]
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	f3bf 8f6f 	isb	sy
 8009410:	e780      	b.n	8009314 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009412:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009414:	f000 f8a6 	bl	8009564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009418:	f000 fbe2 	bl	8009be0 <xTaskResumeAll>
 800941c:	e77a      	b.n	8009314 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800941e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009420:	f000 f8a0 	bl	8009564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009424:	f000 fbdc 	bl	8009be0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009428:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800942a:	f000 f8ed 	bl	8009608 <prvIsQueueEmpty>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	f43f af6f 	beq.w	8009314 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009436:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009438:	4618      	mov	r0, r3
 800943a:	3730      	adds	r7, #48	@ 0x30
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	e000ed04 	.word	0xe000ed04

08009444 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b086      	sub	sp, #24
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009450:	2300      	movs	r3, #0
 8009452:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009458:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10d      	bne.n	800947e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d14d      	bne.n	8009506 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	4618      	mov	r0, r3
 8009470:	f000 ffbe 	bl	800a3f0 <xTaskPriorityDisinherit>
 8009474:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2200      	movs	r2, #0
 800947a:	609a      	str	r2, [r3, #8]
 800947c:	e043      	b.n	8009506 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d119      	bne.n	80094b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6858      	ldr	r0, [r3, #4]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800948c:	461a      	mov	r2, r3
 800948e:	68b9      	ldr	r1, [r7, #8]
 8009490:	f002 f8d0 	bl	800b634 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	685a      	ldr	r2, [r3, #4]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800949c:	441a      	add	r2, r3
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	685a      	ldr	r2, [r3, #4]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d32b      	bcc.n	8009506 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681a      	ldr	r2, [r3, #0]
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	605a      	str	r2, [r3, #4]
 80094b6:	e026      	b.n	8009506 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	68d8      	ldr	r0, [r3, #12]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c0:	461a      	mov	r2, r3
 80094c2:	68b9      	ldr	r1, [r7, #8]
 80094c4:	f002 f8b6 	bl	800b634 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	68da      	ldr	r2, [r3, #12]
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094d0:	425b      	negs	r3, r3
 80094d2:	441a      	add	r2, r3
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	68da      	ldr	r2, [r3, #12]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d207      	bcs.n	80094f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	689a      	ldr	r2, [r3, #8]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ec:	425b      	negs	r3, r3
 80094ee:	441a      	add	r2, r3
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d105      	bne.n	8009506 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d002      	beq.n	8009506 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	3b01      	subs	r3, #1
 8009504:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	1c5a      	adds	r2, r3, #1
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800950e:	697b      	ldr	r3, [r7, #20]
}
 8009510:	4618      	mov	r0, r3
 8009512:	3718      	adds	r7, #24
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009526:	2b00      	cmp	r3, #0
 8009528:	d018      	beq.n	800955c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	68da      	ldr	r2, [r3, #12]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009532:	441a      	add	r2, r3
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68da      	ldr	r2, [r3, #12]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	429a      	cmp	r2, r3
 8009542:	d303      	bcc.n	800954c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681a      	ldr	r2, [r3, #0]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	68d9      	ldr	r1, [r3, #12]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009554:	461a      	mov	r2, r3
 8009556:	6838      	ldr	r0, [r7, #0]
 8009558:	f002 f86c 	bl	800b634 <memcpy>
	}
}
 800955c:	bf00      	nop
 800955e:	3708      	adds	r7, #8
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800956c:	f001 fc7e 	bl	800ae6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009576:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009578:	e011      	b.n	800959e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957e:	2b00      	cmp	r3, #0
 8009580:	d012      	beq.n	80095a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	3324      	adds	r3, #36	@ 0x24
 8009586:	4618      	mov	r0, r3
 8009588:	f000 fd4c 	bl	800a024 <xTaskRemoveFromEventList>
 800958c:	4603      	mov	r3, r0
 800958e:	2b00      	cmp	r3, #0
 8009590:	d001      	beq.n	8009596 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009592:	f000 fe2b 	bl	800a1ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009596:	7bfb      	ldrb	r3, [r7, #15]
 8009598:	3b01      	subs	r3, #1
 800959a:	b2db      	uxtb	r3, r3
 800959c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800959e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	dce9      	bgt.n	800957a <prvUnlockQueue+0x16>
 80095a6:	e000      	b.n	80095aa <prvUnlockQueue+0x46>
					break;
 80095a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	22ff      	movs	r2, #255	@ 0xff
 80095ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80095b2:	f001 fc91 	bl	800aed8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80095b6:	f001 fc59 	bl	800ae6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095c2:	e011      	b.n	80095e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d012      	beq.n	80095f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	3310      	adds	r3, #16
 80095d0:	4618      	mov	r0, r3
 80095d2:	f000 fd27 	bl	800a024 <xTaskRemoveFromEventList>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d001      	beq.n	80095e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80095dc:	f000 fe06 	bl	800a1ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80095e0:	7bbb      	ldrb	r3, [r7, #14]
 80095e2:	3b01      	subs	r3, #1
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	dce9      	bgt.n	80095c4 <prvUnlockQueue+0x60>
 80095f0:	e000      	b.n	80095f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80095f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	22ff      	movs	r2, #255	@ 0xff
 80095f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80095fc:	f001 fc6c 	bl	800aed8 <vPortExitCritical>
}
 8009600:	bf00      	nop
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009610:	f001 fc2c 	bl	800ae6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009618:	2b00      	cmp	r3, #0
 800961a:	d102      	bne.n	8009622 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800961c:	2301      	movs	r3, #1
 800961e:	60fb      	str	r3, [r7, #12]
 8009620:	e001      	b.n	8009626 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009622:	2300      	movs	r3, #0
 8009624:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009626:	f001 fc57 	bl	800aed8 <vPortExitCritical>

	return xReturn;
 800962a:	68fb      	ldr	r3, [r7, #12]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800963c:	f001 fc16 	bl	800ae6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009648:	429a      	cmp	r2, r3
 800964a:	d102      	bne.n	8009652 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800964c:	2301      	movs	r3, #1
 800964e:	60fb      	str	r3, [r7, #12]
 8009650:	e001      	b.n	8009656 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009652:	2300      	movs	r3, #0
 8009654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009656:	f001 fc3f 	bl	800aed8 <vPortExitCritical>

	return xReturn;
 800965a:	68fb      	ldr	r3, [r7, #12]
}
 800965c:	4618      	mov	r0, r3
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009664:	b480      	push	{r7}
 8009666:	b085      	sub	sp, #20
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800966e:	2300      	movs	r3, #0
 8009670:	60fb      	str	r3, [r7, #12]
 8009672:	e014      	b.n	800969e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009674:	4a0f      	ldr	r2, [pc, #60]	@ (80096b4 <vQueueAddToRegistry+0x50>)
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10b      	bne.n	8009698 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009680:	490c      	ldr	r1, [pc, #48]	@ (80096b4 <vQueueAddToRegistry+0x50>)
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	683a      	ldr	r2, [r7, #0]
 8009686:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800968a:	4a0a      	ldr	r2, [pc, #40]	@ (80096b4 <vQueueAddToRegistry+0x50>)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	00db      	lsls	r3, r3, #3
 8009690:	4413      	add	r3, r2
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009696:	e006      	b.n	80096a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	3301      	adds	r3, #1
 800969c:	60fb      	str	r3, [r7, #12]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	2b07      	cmp	r3, #7
 80096a2:	d9e7      	bls.n	8009674 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80096a4:	bf00      	nop
 80096a6:	bf00      	nop
 80096a8:	3714      	adds	r7, #20
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	20001184 	.word	0x20001184

080096b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b086      	sub	sp, #24
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80096c8:	f001 fbd0 	bl	800ae6c <vPortEnterCritical>
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096d2:	b25b      	sxtb	r3, r3
 80096d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d8:	d103      	bne.n	80096e2 <vQueueWaitForMessageRestricted+0x2a>
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096e8:	b25b      	sxtb	r3, r3
 80096ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ee:	d103      	bne.n	80096f8 <vQueueWaitForMessageRestricted+0x40>
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	2200      	movs	r2, #0
 80096f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096f8:	f001 fbee 	bl	800aed8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009700:	2b00      	cmp	r3, #0
 8009702:	d106      	bne.n	8009712 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	3324      	adds	r3, #36	@ 0x24
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	68b9      	ldr	r1, [r7, #8]
 800970c:	4618      	mov	r0, r3
 800970e:	f000 fc5b 	bl	8009fc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009712:	6978      	ldr	r0, [r7, #20]
 8009714:	f7ff ff26 	bl	8009564 <prvUnlockQueue>
	}
 8009718:	bf00      	nop
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009720:	b580      	push	{r7, lr}
 8009722:	b08e      	sub	sp, #56	@ 0x38
 8009724:	af04      	add	r7, sp, #16
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	607a      	str	r2, [r7, #4]
 800972c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800972e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10d      	bne.n	8009750 <xTaskCreateStatic+0x30>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009738:	b672      	cpsid	i
 800973a:	f383 8811 	msr	BASEPRI, r3
 800973e:	f3bf 8f6f 	isb	sy
 8009742:	f3bf 8f4f 	dsb	sy
 8009746:	b662      	cpsie	i
 8009748:	623b      	str	r3, [r7, #32]
}
 800974a:	bf00      	nop
 800974c:	bf00      	nop
 800974e:	e7fd      	b.n	800974c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10d      	bne.n	8009772 <xTaskCreateStatic+0x52>
	__asm volatile
 8009756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975a:	b672      	cpsid	i
 800975c:	f383 8811 	msr	BASEPRI, r3
 8009760:	f3bf 8f6f 	isb	sy
 8009764:	f3bf 8f4f 	dsb	sy
 8009768:	b662      	cpsie	i
 800976a:	61fb      	str	r3, [r7, #28]
}
 800976c:	bf00      	nop
 800976e:	bf00      	nop
 8009770:	e7fd      	b.n	800976e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009772:	235c      	movs	r3, #92	@ 0x5c
 8009774:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	2b5c      	cmp	r3, #92	@ 0x5c
 800977a:	d00d      	beq.n	8009798 <xTaskCreateStatic+0x78>
	__asm volatile
 800977c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009780:	b672      	cpsid	i
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	b662      	cpsie	i
 8009790:	61bb      	str	r3, [r7, #24]
}
 8009792:	bf00      	nop
 8009794:	bf00      	nop
 8009796:	e7fd      	b.n	8009794 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009798:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	2b00      	cmp	r3, #0
 800979e:	d01e      	beq.n	80097de <xTaskCreateStatic+0xbe>
 80097a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d01b      	beq.n	80097de <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80097a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80097aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097ae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80097b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097b8:	2300      	movs	r3, #0
 80097ba:	9303      	str	r3, [sp, #12]
 80097bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097be:	9302      	str	r3, [sp, #8]
 80097c0:	f107 0314 	add.w	r3, r7, #20
 80097c4:	9301      	str	r3, [sp, #4]
 80097c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	68b9      	ldr	r1, [r7, #8]
 80097d0:	68f8      	ldr	r0, [r7, #12]
 80097d2:	f000 f850 	bl	8009876 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80097d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097d8:	f000 f8e0 	bl	800999c <prvAddNewTaskToReadyList>
 80097dc:	e001      	b.n	80097e2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80097de:	2300      	movs	r3, #0
 80097e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80097e2:	697b      	ldr	r3, [r7, #20]
	}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3728      	adds	r7, #40	@ 0x28
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b08c      	sub	sp, #48	@ 0x30
 80097f0:	af04      	add	r7, sp, #16
 80097f2:	60f8      	str	r0, [r7, #12]
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	603b      	str	r3, [r7, #0]
 80097f8:	4613      	mov	r3, r2
 80097fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80097fc:	88fb      	ldrh	r3, [r7, #6]
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	4618      	mov	r0, r3
 8009802:	f001 fc61 	bl	800b0c8 <pvPortMalloc>
 8009806:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d00e      	beq.n	800982c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800980e:	205c      	movs	r0, #92	@ 0x5c
 8009810:	f001 fc5a 	bl	800b0c8 <pvPortMalloc>
 8009814:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d003      	beq.n	8009824 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	697a      	ldr	r2, [r7, #20]
 8009820:	631a      	str	r2, [r3, #48]	@ 0x30
 8009822:	e005      	b.n	8009830 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009824:	6978      	ldr	r0, [r7, #20]
 8009826:	f001 fd1d 	bl	800b264 <vPortFree>
 800982a:	e001      	b.n	8009830 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800982c:	2300      	movs	r3, #0
 800982e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009830:	69fb      	ldr	r3, [r7, #28]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d017      	beq.n	8009866 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009836:	69fb      	ldr	r3, [r7, #28]
 8009838:	2200      	movs	r2, #0
 800983a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800983e:	88fa      	ldrh	r2, [r7, #6]
 8009840:	2300      	movs	r3, #0
 8009842:	9303      	str	r3, [sp, #12]
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	9302      	str	r3, [sp, #8]
 8009848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984a:	9301      	str	r3, [sp, #4]
 800984c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	68b9      	ldr	r1, [r7, #8]
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f000 f80e 	bl	8009876 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800985a:	69f8      	ldr	r0, [r7, #28]
 800985c:	f000 f89e 	bl	800999c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009860:	2301      	movs	r3, #1
 8009862:	61bb      	str	r3, [r7, #24]
 8009864:	e002      	b.n	800986c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009866:	f04f 33ff 	mov.w	r3, #4294967295
 800986a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800986c:	69bb      	ldr	r3, [r7, #24]
	}
 800986e:	4618      	mov	r0, r3
 8009870:	3720      	adds	r7, #32
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b088      	sub	sp, #32
 800987a:	af00      	add	r7, sp, #0
 800987c:	60f8      	str	r0, [r7, #12]
 800987e:	60b9      	str	r1, [r7, #8]
 8009880:	607a      	str	r2, [r7, #4]
 8009882:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009886:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	461a      	mov	r2, r3
 800988e:	21a5      	movs	r1, #165	@ 0xa5
 8009890:	f001 fe8c 	bl	800b5ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009896:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009898:	6879      	ldr	r1, [r7, #4]
 800989a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800989e:	440b      	add	r3, r1
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	4413      	add	r3, r2
 80098a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	f023 0307 	bic.w	r3, r3, #7
 80098ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80098ae:	69bb      	ldr	r3, [r7, #24]
 80098b0:	f003 0307 	and.w	r3, r3, #7
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00d      	beq.n	80098d4 <prvInitialiseNewTask+0x5e>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	b672      	cpsid	i
 80098be:	f383 8811 	msr	BASEPRI, r3
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	f3bf 8f4f 	dsb	sy
 80098ca:	b662      	cpsie	i
 80098cc:	617b      	str	r3, [r7, #20]
}
 80098ce:	bf00      	nop
 80098d0:	bf00      	nop
 80098d2:	e7fd      	b.n	80098d0 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d01f      	beq.n	800991a <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098da:	2300      	movs	r3, #0
 80098dc:	61fb      	str	r3, [r7, #28]
 80098de:	e012      	b.n	8009906 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	4413      	add	r3, r2
 80098e6:	7819      	ldrb	r1, [r3, #0]
 80098e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	4413      	add	r3, r2
 80098ee:	3334      	adds	r3, #52	@ 0x34
 80098f0:	460a      	mov	r2, r1
 80098f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	4413      	add	r3, r2
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d006      	beq.n	800990e <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	3301      	adds	r3, #1
 8009904:	61fb      	str	r3, [r7, #28]
 8009906:	69fb      	ldr	r3, [r7, #28]
 8009908:	2b0f      	cmp	r3, #15
 800990a:	d9e9      	bls.n	80098e0 <prvInitialiseNewTask+0x6a>
 800990c:	e000      	b.n	8009910 <prvInitialiseNewTask+0x9a>
			{
				break;
 800990e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009912:	2200      	movs	r2, #0
 8009914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009918:	e003      	b.n	8009922 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800991a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991c:	2200      	movs	r2, #0
 800991e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009924:	2b37      	cmp	r3, #55	@ 0x37
 8009926:	d901      	bls.n	800992c <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009928:	2337      	movs	r3, #55	@ 0x37
 800992a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800992c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009930:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009934:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009936:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993a:	2200      	movs	r2, #0
 800993c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800993e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009940:	3304      	adds	r3, #4
 8009942:	4618      	mov	r0, r3
 8009944:	f7ff f93e 	bl	8008bc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	3318      	adds	r3, #24
 800994c:	4618      	mov	r0, r3
 800994e:	f7ff f939 	bl	8008bc4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009954:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009956:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800995e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009960:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009966:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800996a:	2200      	movs	r2, #0
 800996c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800996e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009970:	2200      	movs	r2, #0
 8009972:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009976:	683a      	ldr	r2, [r7, #0]
 8009978:	68f9      	ldr	r1, [r7, #12]
 800997a:	69b8      	ldr	r0, [r7, #24]
 800997c:	f001 f968 	bl	800ac50 <pxPortInitialiseStack>
 8009980:	4602      	mov	r2, r0
 8009982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009984:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009988:	2b00      	cmp	r3, #0
 800998a:	d002      	beq.n	8009992 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800998c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800998e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009990:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009992:	bf00      	nop
 8009994:	3720      	adds	r7, #32
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
	...

0800999c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80099a4:	f001 fa62 	bl	800ae6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80099a8:	4b2d      	ldr	r3, [pc, #180]	@ (8009a60 <prvAddNewTaskToReadyList+0xc4>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	3301      	adds	r3, #1
 80099ae:	4a2c      	ldr	r2, [pc, #176]	@ (8009a60 <prvAddNewTaskToReadyList+0xc4>)
 80099b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80099b2:	4b2c      	ldr	r3, [pc, #176]	@ (8009a64 <prvAddNewTaskToReadyList+0xc8>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d109      	bne.n	80099ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80099ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009a64 <prvAddNewTaskToReadyList+0xc8>)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80099c0:	4b27      	ldr	r3, [pc, #156]	@ (8009a60 <prvAddNewTaskToReadyList+0xc4>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d110      	bne.n	80099ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80099c8:	f000 fc34 	bl	800a234 <prvInitialiseTaskLists>
 80099cc:	e00d      	b.n	80099ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80099ce:	4b26      	ldr	r3, [pc, #152]	@ (8009a68 <prvAddNewTaskToReadyList+0xcc>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d109      	bne.n	80099ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80099d6:	4b23      	ldr	r3, [pc, #140]	@ (8009a64 <prvAddNewTaskToReadyList+0xc8>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d802      	bhi.n	80099ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80099e4:	4a1f      	ldr	r2, [pc, #124]	@ (8009a64 <prvAddNewTaskToReadyList+0xc8>)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80099ea:	4b20      	ldr	r3, [pc, #128]	@ (8009a6c <prvAddNewTaskToReadyList+0xd0>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	3301      	adds	r3, #1
 80099f0:	4a1e      	ldr	r2, [pc, #120]	@ (8009a6c <prvAddNewTaskToReadyList+0xd0>)
 80099f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80099f4:	4b1d      	ldr	r3, [pc, #116]	@ (8009a6c <prvAddNewTaskToReadyList+0xd0>)
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a00:	4b1b      	ldr	r3, [pc, #108]	@ (8009a70 <prvAddNewTaskToReadyList+0xd4>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d903      	bls.n	8009a10 <prvAddNewTaskToReadyList+0x74>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a0c:	4a18      	ldr	r2, [pc, #96]	@ (8009a70 <prvAddNewTaskToReadyList+0xd4>)
 8009a0e:	6013      	str	r3, [r2, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a14:	4613      	mov	r3, r2
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	4413      	add	r3, r2
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	4a15      	ldr	r2, [pc, #84]	@ (8009a74 <prvAddNewTaskToReadyList+0xd8>)
 8009a1e:	441a      	add	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	3304      	adds	r3, #4
 8009a24:	4619      	mov	r1, r3
 8009a26:	4610      	mov	r0, r2
 8009a28:	f7ff f8d9 	bl	8008bde <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009a2c:	f001 fa54 	bl	800aed8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009a30:	4b0d      	ldr	r3, [pc, #52]	@ (8009a68 <prvAddNewTaskToReadyList+0xcc>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d00e      	beq.n	8009a56 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a38:	4b0a      	ldr	r3, [pc, #40]	@ (8009a64 <prvAddNewTaskToReadyList+0xc8>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d207      	bcs.n	8009a56 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a46:	4b0c      	ldr	r3, [pc, #48]	@ (8009a78 <prvAddNewTaskToReadyList+0xdc>)
 8009a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a4c:	601a      	str	r2, [r3, #0]
 8009a4e:	f3bf 8f4f 	dsb	sy
 8009a52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a56:	bf00      	nop
 8009a58:	3708      	adds	r7, #8
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
 8009a5e:	bf00      	nop
 8009a60:	20001698 	.word	0x20001698
 8009a64:	200011c4 	.word	0x200011c4
 8009a68:	200016a4 	.word	0x200016a4
 8009a6c:	200016b4 	.word	0x200016b4
 8009a70:	200016a0 	.word	0x200016a0
 8009a74:	200011c8 	.word	0x200011c8
 8009a78:	e000ed04 	.word	0xe000ed04

08009a7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d01a      	beq.n	8009ac4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009a8e:	4b15      	ldr	r3, [pc, #84]	@ (8009ae4 <vTaskDelay+0x68>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00d      	beq.n	8009ab2 <vTaskDelay+0x36>
	__asm volatile
 8009a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a9a:	b672      	cpsid	i
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	b662      	cpsie	i
 8009aaa:	60bb      	str	r3, [r7, #8]
}
 8009aac:	bf00      	nop
 8009aae:	bf00      	nop
 8009ab0:	e7fd      	b.n	8009aae <vTaskDelay+0x32>
			vTaskSuspendAll();
 8009ab2:	f000 f887 	bl	8009bc4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 fd0d 	bl	800a4d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009abe:	f000 f88f 	bl	8009be0 <xTaskResumeAll>
 8009ac2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d107      	bne.n	8009ada <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8009aca:	4b07      	ldr	r3, [pc, #28]	@ (8009ae8 <vTaskDelay+0x6c>)
 8009acc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ad0:	601a      	str	r2, [r3, #0]
 8009ad2:	f3bf 8f4f 	dsb	sy
 8009ad6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009ada:	bf00      	nop
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	200016c0 	.word	0x200016c0
 8009ae8:	e000ed04 	.word	0xe000ed04

08009aec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b08a      	sub	sp, #40	@ 0x28
 8009af0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009af6:	2300      	movs	r3, #0
 8009af8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009afa:	463a      	mov	r2, r7
 8009afc:	1d39      	adds	r1, r7, #4
 8009afe:	f107 0308 	add.w	r3, r7, #8
 8009b02:	4618      	mov	r0, r3
 8009b04:	f7ff f80a 	bl	8008b1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	9202      	str	r2, [sp, #8]
 8009b10:	9301      	str	r3, [sp, #4]
 8009b12:	2300      	movs	r3, #0
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	2300      	movs	r3, #0
 8009b18:	460a      	mov	r2, r1
 8009b1a:	4924      	ldr	r1, [pc, #144]	@ (8009bac <vTaskStartScheduler+0xc0>)
 8009b1c:	4824      	ldr	r0, [pc, #144]	@ (8009bb0 <vTaskStartScheduler+0xc4>)
 8009b1e:	f7ff fdff 	bl	8009720 <xTaskCreateStatic>
 8009b22:	4603      	mov	r3, r0
 8009b24:	4a23      	ldr	r2, [pc, #140]	@ (8009bb4 <vTaskStartScheduler+0xc8>)
 8009b26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009b28:	4b22      	ldr	r3, [pc, #136]	@ (8009bb4 <vTaskStartScheduler+0xc8>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009b30:	2301      	movs	r3, #1
 8009b32:	617b      	str	r3, [r7, #20]
 8009b34:	e001      	b.n	8009b3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009b36:	2300      	movs	r3, #0
 8009b38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d102      	bne.n	8009b46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009b40:	f000 fd1e 	bl	800a580 <xTimerCreateTimerTask>
 8009b44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d118      	bne.n	8009b7e <vTaskStartScheduler+0x92>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b50:	b672      	cpsid	i
 8009b52:	f383 8811 	msr	BASEPRI, r3
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	f3bf 8f4f 	dsb	sy
 8009b5e:	b662      	cpsie	i
 8009b60:	613b      	str	r3, [r7, #16]
}
 8009b62:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009b64:	4b14      	ldr	r3, [pc, #80]	@ (8009bb8 <vTaskStartScheduler+0xcc>)
 8009b66:	f04f 32ff 	mov.w	r2, #4294967295
 8009b6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009b6c:	4b13      	ldr	r3, [pc, #76]	@ (8009bbc <vTaskStartScheduler+0xd0>)
 8009b6e:	2201      	movs	r2, #1
 8009b70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009b72:	4b13      	ldr	r3, [pc, #76]	@ (8009bc0 <vTaskStartScheduler+0xd4>)
 8009b74:	2200      	movs	r2, #0
 8009b76:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009b78:	f001 f8fa 	bl	800ad70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009b7c:	e011      	b.n	8009ba2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b84:	d10d      	bne.n	8009ba2 <vTaskStartScheduler+0xb6>
	__asm volatile
 8009b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8a:	b672      	cpsid	i
 8009b8c:	f383 8811 	msr	BASEPRI, r3
 8009b90:	f3bf 8f6f 	isb	sy
 8009b94:	f3bf 8f4f 	dsb	sy
 8009b98:	b662      	cpsie	i
 8009b9a:	60fb      	str	r3, [r7, #12]
}
 8009b9c:	bf00      	nop
 8009b9e:	bf00      	nop
 8009ba0:	e7fd      	b.n	8009b9e <vTaskStartScheduler+0xb2>
}
 8009ba2:	bf00      	nop
 8009ba4:	3718      	adds	r7, #24
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	0800b830 	.word	0x0800b830
 8009bb0:	0800a205 	.word	0x0800a205
 8009bb4:	200016bc 	.word	0x200016bc
 8009bb8:	200016b8 	.word	0x200016b8
 8009bbc:	200016a4 	.word	0x200016a4
 8009bc0:	2000169c 	.word	0x2000169c

08009bc4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009bc8:	4b04      	ldr	r3, [pc, #16]	@ (8009bdc <vTaskSuspendAll+0x18>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	3301      	adds	r3, #1
 8009bce:	4a03      	ldr	r2, [pc, #12]	@ (8009bdc <vTaskSuspendAll+0x18>)
 8009bd0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009bd2:	bf00      	nop
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr
 8009bdc:	200016c0 	.word	0x200016c0

08009be0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009be6:	2300      	movs	r3, #0
 8009be8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009bee:	4b43      	ldr	r3, [pc, #268]	@ (8009cfc <xTaskResumeAll+0x11c>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d10d      	bne.n	8009c12 <xTaskResumeAll+0x32>
	__asm volatile
 8009bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bfa:	b672      	cpsid	i
 8009bfc:	f383 8811 	msr	BASEPRI, r3
 8009c00:	f3bf 8f6f 	isb	sy
 8009c04:	f3bf 8f4f 	dsb	sy
 8009c08:	b662      	cpsie	i
 8009c0a:	603b      	str	r3, [r7, #0]
}
 8009c0c:	bf00      	nop
 8009c0e:	bf00      	nop
 8009c10:	e7fd      	b.n	8009c0e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009c12:	f001 f92b 	bl	800ae6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009c16:	4b39      	ldr	r3, [pc, #228]	@ (8009cfc <xTaskResumeAll+0x11c>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	4a37      	ldr	r2, [pc, #220]	@ (8009cfc <xTaskResumeAll+0x11c>)
 8009c1e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c20:	4b36      	ldr	r3, [pc, #216]	@ (8009cfc <xTaskResumeAll+0x11c>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d162      	bne.n	8009cee <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009c28:	4b35      	ldr	r3, [pc, #212]	@ (8009d00 <xTaskResumeAll+0x120>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d05e      	beq.n	8009cee <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c30:	e02f      	b.n	8009c92 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c32:	4b34      	ldr	r3, [pc, #208]	@ (8009d04 <xTaskResumeAll+0x124>)
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	3318      	adds	r3, #24
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7ff f82a 	bl	8008c98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	3304      	adds	r3, #4
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f7ff f825 	bl	8008c98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c52:	4b2d      	ldr	r3, [pc, #180]	@ (8009d08 <xTaskResumeAll+0x128>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d903      	bls.n	8009c62 <xTaskResumeAll+0x82>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c5e:	4a2a      	ldr	r2, [pc, #168]	@ (8009d08 <xTaskResumeAll+0x128>)
 8009c60:	6013      	str	r3, [r2, #0]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c66:	4613      	mov	r3, r2
 8009c68:	009b      	lsls	r3, r3, #2
 8009c6a:	4413      	add	r3, r2
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	4a27      	ldr	r2, [pc, #156]	@ (8009d0c <xTaskResumeAll+0x12c>)
 8009c70:	441a      	add	r2, r3
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	3304      	adds	r3, #4
 8009c76:	4619      	mov	r1, r3
 8009c78:	4610      	mov	r0, r2
 8009c7a:	f7fe ffb0 	bl	8008bde <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c82:	4b23      	ldr	r3, [pc, #140]	@ (8009d10 <xTaskResumeAll+0x130>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d302      	bcc.n	8009c92 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8009c8c:	4b21      	ldr	r3, [pc, #132]	@ (8009d14 <xTaskResumeAll+0x134>)
 8009c8e:	2201      	movs	r2, #1
 8009c90:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c92:	4b1c      	ldr	r3, [pc, #112]	@ (8009d04 <xTaskResumeAll+0x124>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d1cb      	bne.n	8009c32 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ca0:	f000 fb68 	bl	800a374 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8009d18 <xTaskResumeAll+0x138>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d010      	beq.n	8009cd2 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009cb0:	f000 f846 	bl	8009d40 <xTaskIncrementTick>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d002      	beq.n	8009cc0 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8009cba:	4b16      	ldr	r3, [pc, #88]	@ (8009d14 <xTaskResumeAll+0x134>)
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d1f1      	bne.n	8009cb0 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8009ccc:	4b12      	ldr	r3, [pc, #72]	@ (8009d18 <xTaskResumeAll+0x138>)
 8009cce:	2200      	movs	r2, #0
 8009cd0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009cd2:	4b10      	ldr	r3, [pc, #64]	@ (8009d14 <xTaskResumeAll+0x134>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d009      	beq.n	8009cee <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009cde:	4b0f      	ldr	r3, [pc, #60]	@ (8009d1c <xTaskResumeAll+0x13c>)
 8009ce0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ce4:	601a      	str	r2, [r3, #0]
 8009ce6:	f3bf 8f4f 	dsb	sy
 8009cea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009cee:	f001 f8f3 	bl	800aed8 <vPortExitCritical>

	return xAlreadyYielded;
 8009cf2:	68bb      	ldr	r3, [r7, #8]
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	200016c0 	.word	0x200016c0
 8009d00:	20001698 	.word	0x20001698
 8009d04:	20001658 	.word	0x20001658
 8009d08:	200016a0 	.word	0x200016a0
 8009d0c:	200011c8 	.word	0x200011c8
 8009d10:	200011c4 	.word	0x200011c4
 8009d14:	200016ac 	.word	0x200016ac
 8009d18:	200016a8 	.word	0x200016a8
 8009d1c:	e000ed04 	.word	0xe000ed04

08009d20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009d26:	4b05      	ldr	r3, [pc, #20]	@ (8009d3c <xTaskGetTickCount+0x1c>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009d2c:	687b      	ldr	r3, [r7, #4]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	370c      	adds	r7, #12
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	2000169c 	.word	0x2000169c

08009d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b086      	sub	sp, #24
 8009d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009d46:	2300      	movs	r3, #0
 8009d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d4a:	4b50      	ldr	r3, [pc, #320]	@ (8009e8c <xTaskIncrementTick+0x14c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	f040 808c 	bne.w	8009e6c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009d54:	4b4e      	ldr	r3, [pc, #312]	@ (8009e90 <xTaskIncrementTick+0x150>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	3301      	adds	r3, #1
 8009d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009d5c:	4a4c      	ldr	r2, [pc, #304]	@ (8009e90 <xTaskIncrementTick+0x150>)
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d123      	bne.n	8009db0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8009d68:	4b4a      	ldr	r3, [pc, #296]	@ (8009e94 <xTaskIncrementTick+0x154>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d00d      	beq.n	8009d8e <xTaskIncrementTick+0x4e>
	__asm volatile
 8009d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d76:	b672      	cpsid	i
 8009d78:	f383 8811 	msr	BASEPRI, r3
 8009d7c:	f3bf 8f6f 	isb	sy
 8009d80:	f3bf 8f4f 	dsb	sy
 8009d84:	b662      	cpsie	i
 8009d86:	603b      	str	r3, [r7, #0]
}
 8009d88:	bf00      	nop
 8009d8a:	bf00      	nop
 8009d8c:	e7fd      	b.n	8009d8a <xTaskIncrementTick+0x4a>
 8009d8e:	4b41      	ldr	r3, [pc, #260]	@ (8009e94 <xTaskIncrementTick+0x154>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	60fb      	str	r3, [r7, #12]
 8009d94:	4b40      	ldr	r3, [pc, #256]	@ (8009e98 <xTaskIncrementTick+0x158>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a3e      	ldr	r2, [pc, #248]	@ (8009e94 <xTaskIncrementTick+0x154>)
 8009d9a:	6013      	str	r3, [r2, #0]
 8009d9c:	4a3e      	ldr	r2, [pc, #248]	@ (8009e98 <xTaskIncrementTick+0x158>)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6013      	str	r3, [r2, #0]
 8009da2:	4b3e      	ldr	r3, [pc, #248]	@ (8009e9c <xTaskIncrementTick+0x15c>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	3301      	adds	r3, #1
 8009da8:	4a3c      	ldr	r2, [pc, #240]	@ (8009e9c <xTaskIncrementTick+0x15c>)
 8009daa:	6013      	str	r3, [r2, #0]
 8009dac:	f000 fae2 	bl	800a374 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009db0:	4b3b      	ldr	r3, [pc, #236]	@ (8009ea0 <xTaskIncrementTick+0x160>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	693a      	ldr	r2, [r7, #16]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d349      	bcc.n	8009e4e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009dba:	4b36      	ldr	r3, [pc, #216]	@ (8009e94 <xTaskIncrementTick+0x154>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d104      	bne.n	8009dce <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dc4:	4b36      	ldr	r3, [pc, #216]	@ (8009ea0 <xTaskIncrementTick+0x160>)
 8009dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8009dca:	601a      	str	r2, [r3, #0]
					break;
 8009dcc:	e03f      	b.n	8009e4e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dce:	4b31      	ldr	r3, [pc, #196]	@ (8009e94 <xTaskIncrementTick+0x154>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	68db      	ldr	r3, [r3, #12]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d203      	bcs.n	8009dee <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009de6:	4a2e      	ldr	r2, [pc, #184]	@ (8009ea0 <xTaskIncrementTick+0x160>)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009dec:	e02f      	b.n	8009e4e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	3304      	adds	r3, #4
 8009df2:	4618      	mov	r0, r3
 8009df4:	f7fe ff50 	bl	8008c98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d004      	beq.n	8009e0a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	3318      	adds	r3, #24
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fe ff47 	bl	8008c98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e0e:	4b25      	ldr	r3, [pc, #148]	@ (8009ea4 <xTaskIncrementTick+0x164>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d903      	bls.n	8009e1e <xTaskIncrementTick+0xde>
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e1a:	4a22      	ldr	r2, [pc, #136]	@ (8009ea4 <xTaskIncrementTick+0x164>)
 8009e1c:	6013      	str	r3, [r2, #0]
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e22:	4613      	mov	r3, r2
 8009e24:	009b      	lsls	r3, r3, #2
 8009e26:	4413      	add	r3, r2
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	4a1f      	ldr	r2, [pc, #124]	@ (8009ea8 <xTaskIncrementTick+0x168>)
 8009e2c:	441a      	add	r2, r3
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	3304      	adds	r3, #4
 8009e32:	4619      	mov	r1, r3
 8009e34:	4610      	mov	r0, r2
 8009e36:	f7fe fed2 	bl	8008bde <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8009eac <xTaskIncrementTick+0x16c>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d3b8      	bcc.n	8009dba <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e4c:	e7b5      	b.n	8009dba <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009e4e:	4b17      	ldr	r3, [pc, #92]	@ (8009eac <xTaskIncrementTick+0x16c>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e54:	4914      	ldr	r1, [pc, #80]	@ (8009ea8 <xTaskIncrementTick+0x168>)
 8009e56:	4613      	mov	r3, r2
 8009e58:	009b      	lsls	r3, r3, #2
 8009e5a:	4413      	add	r3, r2
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	440b      	add	r3, r1
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d907      	bls.n	8009e76 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8009e66:	2301      	movs	r3, #1
 8009e68:	617b      	str	r3, [r7, #20]
 8009e6a:	e004      	b.n	8009e76 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009e6c:	4b10      	ldr	r3, [pc, #64]	@ (8009eb0 <xTaskIncrementTick+0x170>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	3301      	adds	r3, #1
 8009e72:	4a0f      	ldr	r2, [pc, #60]	@ (8009eb0 <xTaskIncrementTick+0x170>)
 8009e74:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009e76:	4b0f      	ldr	r3, [pc, #60]	@ (8009eb4 <xTaskIncrementTick+0x174>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d001      	beq.n	8009e82 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009e82:	697b      	ldr	r3, [r7, #20]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3718      	adds	r7, #24
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	200016c0 	.word	0x200016c0
 8009e90:	2000169c 	.word	0x2000169c
 8009e94:	20001650 	.word	0x20001650
 8009e98:	20001654 	.word	0x20001654
 8009e9c:	200016b0 	.word	0x200016b0
 8009ea0:	200016b8 	.word	0x200016b8
 8009ea4:	200016a0 	.word	0x200016a0
 8009ea8:	200011c8 	.word	0x200011c8
 8009eac:	200011c4 	.word	0x200011c4
 8009eb0:	200016a8 	.word	0x200016a8
 8009eb4:	200016ac 	.word	0x200016ac

08009eb8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b085      	sub	sp, #20
 8009ebc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009ebe:	4b29      	ldr	r3, [pc, #164]	@ (8009f64 <vTaskSwitchContext+0xac>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d003      	beq.n	8009ece <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009ec6:	4b28      	ldr	r3, [pc, #160]	@ (8009f68 <vTaskSwitchContext+0xb0>)
 8009ec8:	2201      	movs	r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009ecc:	e044      	b.n	8009f58 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8009ece:	4b26      	ldr	r3, [pc, #152]	@ (8009f68 <vTaskSwitchContext+0xb0>)
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ed4:	4b25      	ldr	r3, [pc, #148]	@ (8009f6c <vTaskSwitchContext+0xb4>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	60fb      	str	r3, [r7, #12]
 8009eda:	e013      	b.n	8009f04 <vTaskSwitchContext+0x4c>
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d10d      	bne.n	8009efe <vTaskSwitchContext+0x46>
	__asm volatile
 8009ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee6:	b672      	cpsid	i
 8009ee8:	f383 8811 	msr	BASEPRI, r3
 8009eec:	f3bf 8f6f 	isb	sy
 8009ef0:	f3bf 8f4f 	dsb	sy
 8009ef4:	b662      	cpsie	i
 8009ef6:	607b      	str	r3, [r7, #4]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <vTaskSwitchContext+0x42>
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	3b01      	subs	r3, #1
 8009f02:	60fb      	str	r3, [r7, #12]
 8009f04:	491a      	ldr	r1, [pc, #104]	@ (8009f70 <vTaskSwitchContext+0xb8>)
 8009f06:	68fa      	ldr	r2, [r7, #12]
 8009f08:	4613      	mov	r3, r2
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	4413      	add	r3, r2
 8009f0e:	009b      	lsls	r3, r3, #2
 8009f10:	440b      	add	r3, r1
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d0e1      	beq.n	8009edc <vTaskSwitchContext+0x24>
 8009f18:	68fa      	ldr	r2, [r7, #12]
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	4413      	add	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	4a13      	ldr	r2, [pc, #76]	@ (8009f70 <vTaskSwitchContext+0xb8>)
 8009f24:	4413      	add	r3, r2
 8009f26:	60bb      	str	r3, [r7, #8]
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	685a      	ldr	r2, [r3, #4]
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	605a      	str	r2, [r3, #4]
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	685a      	ldr	r2, [r3, #4]
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	3308      	adds	r3, #8
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d104      	bne.n	8009f48 <vTaskSwitchContext+0x90>
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	685a      	ldr	r2, [r3, #4]
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	605a      	str	r2, [r3, #4]
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	68db      	ldr	r3, [r3, #12]
 8009f4e:	4a09      	ldr	r2, [pc, #36]	@ (8009f74 <vTaskSwitchContext+0xbc>)
 8009f50:	6013      	str	r3, [r2, #0]
 8009f52:	4a06      	ldr	r2, [pc, #24]	@ (8009f6c <vTaskSwitchContext+0xb4>)
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6013      	str	r3, [r2, #0]
}
 8009f58:	bf00      	nop
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr
 8009f64:	200016c0 	.word	0x200016c0
 8009f68:	200016ac 	.word	0x200016ac
 8009f6c:	200016a0 	.word	0x200016a0
 8009f70:	200011c8 	.word	0x200011c8
 8009f74:	200011c4 	.word	0x200011c4

08009f78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d10d      	bne.n	8009fa4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8009f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f8c:	b672      	cpsid	i
 8009f8e:	f383 8811 	msr	BASEPRI, r3
 8009f92:	f3bf 8f6f 	isb	sy
 8009f96:	f3bf 8f4f 	dsb	sy
 8009f9a:	b662      	cpsie	i
 8009f9c:	60fb      	str	r3, [r7, #12]
}
 8009f9e:	bf00      	nop
 8009fa0:	bf00      	nop
 8009fa2:	e7fd      	b.n	8009fa0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009fa4:	4b07      	ldr	r3, [pc, #28]	@ (8009fc4 <vTaskPlaceOnEventList+0x4c>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	3318      	adds	r3, #24
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7fe fe3a 	bl	8008c26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	6838      	ldr	r0, [r7, #0]
 8009fb6:	f000 fa8f 	bl	800a4d8 <prvAddCurrentTaskToDelayedList>
}
 8009fba:	bf00      	nop
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
 8009fc2:	bf00      	nop
 8009fc4:	200011c4 	.word	0x200011c4

08009fc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b086      	sub	sp, #24
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	60f8      	str	r0, [r7, #12]
 8009fd0:	60b9      	str	r1, [r7, #8]
 8009fd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d10d      	bne.n	8009ff6 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8009fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fde:	b672      	cpsid	i
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	b662      	cpsie	i
 8009fee:	617b      	str	r3, [r7, #20]
}
 8009ff0:	bf00      	nop
 8009ff2:	bf00      	nop
 8009ff4:	e7fd      	b.n	8009ff2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ff6:	4b0a      	ldr	r3, [pc, #40]	@ (800a020 <vTaskPlaceOnEventListRestricted+0x58>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	3318      	adds	r3, #24
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	68f8      	ldr	r0, [r7, #12]
 800a000:	f7fe fded 	bl	8008bde <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d002      	beq.n	800a010 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 800a00a:	f04f 33ff 	mov.w	r3, #4294967295
 800a00e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a010:	6879      	ldr	r1, [r7, #4]
 800a012:	68b8      	ldr	r0, [r7, #8]
 800a014:	f000 fa60 	bl	800a4d8 <prvAddCurrentTaskToDelayedList>
	}
 800a018:	bf00      	nop
 800a01a:	3718      	adds	r7, #24
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}
 800a020:	200011c4 	.word	0x200011c4

0800a024 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b086      	sub	sp, #24
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	68db      	ldr	r3, [r3, #12]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d10d      	bne.n	800a056 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800a03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03e:	b672      	cpsid	i
 800a040:	f383 8811 	msr	BASEPRI, r3
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	b662      	cpsie	i
 800a04e:	60fb      	str	r3, [r7, #12]
}
 800a050:	bf00      	nop
 800a052:	bf00      	nop
 800a054:	e7fd      	b.n	800a052 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	3318      	adds	r3, #24
 800a05a:	4618      	mov	r0, r3
 800a05c:	f7fe fe1c 	bl	8008c98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a060:	4b1d      	ldr	r3, [pc, #116]	@ (800a0d8 <xTaskRemoveFromEventList+0xb4>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d11d      	bne.n	800a0a4 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	3304      	adds	r3, #4
 800a06c:	4618      	mov	r0, r3
 800a06e:	f7fe fe13 	bl	8008c98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a076:	4b19      	ldr	r3, [pc, #100]	@ (800a0dc <xTaskRemoveFromEventList+0xb8>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d903      	bls.n	800a086 <xTaskRemoveFromEventList+0x62>
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a082:	4a16      	ldr	r2, [pc, #88]	@ (800a0dc <xTaskRemoveFromEventList+0xb8>)
 800a084:	6013      	str	r3, [r2, #0]
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a08a:	4613      	mov	r3, r2
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	4413      	add	r3, r2
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	4a13      	ldr	r2, [pc, #76]	@ (800a0e0 <xTaskRemoveFromEventList+0xbc>)
 800a094:	441a      	add	r2, r3
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	3304      	adds	r3, #4
 800a09a:	4619      	mov	r1, r3
 800a09c:	4610      	mov	r0, r2
 800a09e:	f7fe fd9e 	bl	8008bde <vListInsertEnd>
 800a0a2:	e005      	b.n	800a0b0 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	3318      	adds	r3, #24
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	480e      	ldr	r0, [pc, #56]	@ (800a0e4 <xTaskRemoveFromEventList+0xc0>)
 800a0ac:	f7fe fd97 	bl	8008bde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a0e8 <xTaskRemoveFromEventList+0xc4>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	d905      	bls.n	800a0ca <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a0c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a0ec <xTaskRemoveFromEventList+0xc8>)
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	601a      	str	r2, [r3, #0]
 800a0c8:	e001      	b.n	800a0ce <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a0ce:	697b      	ldr	r3, [r7, #20]
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3718      	adds	r7, #24
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}
 800a0d8:	200016c0 	.word	0x200016c0
 800a0dc:	200016a0 	.word	0x200016a0
 800a0e0:	200011c8 	.word	0x200011c8
 800a0e4:	20001658 	.word	0x20001658
 800a0e8:	200011c4 	.word	0x200011c4
 800a0ec:	200016ac 	.word	0x200016ac

0800a0f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a0f8:	4b06      	ldr	r3, [pc, #24]	@ (800a114 <vTaskInternalSetTimeOutState+0x24>)
 800a0fa:	681a      	ldr	r2, [r3, #0]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a100:	4b05      	ldr	r3, [pc, #20]	@ (800a118 <vTaskInternalSetTimeOutState+0x28>)
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	605a      	str	r2, [r3, #4]
}
 800a108:	bf00      	nop
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr
 800a114:	200016b0 	.word	0x200016b0
 800a118:	2000169c 	.word	0x2000169c

0800a11c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b088      	sub	sp, #32
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d10d      	bne.n	800a148 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800a12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a130:	b672      	cpsid	i
 800a132:	f383 8811 	msr	BASEPRI, r3
 800a136:	f3bf 8f6f 	isb	sy
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	b662      	cpsie	i
 800a140:	613b      	str	r3, [r7, #16]
}
 800a142:	bf00      	nop
 800a144:	bf00      	nop
 800a146:	e7fd      	b.n	800a144 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d10d      	bne.n	800a16a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800a14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a152:	b672      	cpsid	i
 800a154:	f383 8811 	msr	BASEPRI, r3
 800a158:	f3bf 8f6f 	isb	sy
 800a15c:	f3bf 8f4f 	dsb	sy
 800a160:	b662      	cpsie	i
 800a162:	60fb      	str	r3, [r7, #12]
}
 800a164:	bf00      	nop
 800a166:	bf00      	nop
 800a168:	e7fd      	b.n	800a166 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800a16a:	f000 fe7f 	bl	800ae6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a16e:	4b1d      	ldr	r3, [pc, #116]	@ (800a1e4 <xTaskCheckForTimeOut+0xc8>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	69ba      	ldr	r2, [r7, #24]
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a186:	d102      	bne.n	800a18e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a188:	2300      	movs	r3, #0
 800a18a:	61fb      	str	r3, [r7, #28]
 800a18c:	e023      	b.n	800a1d6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	4b15      	ldr	r3, [pc, #84]	@ (800a1e8 <xTaskCheckForTimeOut+0xcc>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	429a      	cmp	r2, r3
 800a198:	d007      	beq.n	800a1aa <xTaskCheckForTimeOut+0x8e>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	69ba      	ldr	r2, [r7, #24]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d302      	bcc.n	800a1aa <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	61fb      	str	r3, [r7, #28]
 800a1a8:	e015      	b.n	800a1d6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d20b      	bcs.n	800a1cc <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	1ad2      	subs	r2, r2, r3
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f7ff ff95 	bl	800a0f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	61fb      	str	r3, [r7, #28]
 800a1ca:	e004      	b.n	800a1d6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a1d6:	f000 fe7f 	bl	800aed8 <vPortExitCritical>

	return xReturn;
 800a1da:	69fb      	ldr	r3, [r7, #28]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3720      	adds	r7, #32
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	2000169c 	.word	0x2000169c
 800a1e8:	200016b0 	.word	0x200016b0

0800a1ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a1f0:	4b03      	ldr	r3, [pc, #12]	@ (800a200 <vTaskMissedYield+0x14>)
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	601a      	str	r2, [r3, #0]
}
 800a1f6:	bf00      	nop
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr
 800a200:	200016ac 	.word	0x200016ac

0800a204 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a20c:	f000 f852 	bl	800a2b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a210:	4b06      	ldr	r3, [pc, #24]	@ (800a22c <prvIdleTask+0x28>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2b01      	cmp	r3, #1
 800a216:	d9f9      	bls.n	800a20c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a218:	4b05      	ldr	r3, [pc, #20]	@ (800a230 <prvIdleTask+0x2c>)
 800a21a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a21e:	601a      	str	r2, [r3, #0]
 800a220:	f3bf 8f4f 	dsb	sy
 800a224:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a228:	e7f0      	b.n	800a20c <prvIdleTask+0x8>
 800a22a:	bf00      	nop
 800a22c:	200011c8 	.word	0x200011c8
 800a230:	e000ed04 	.word	0xe000ed04

0800a234 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b082      	sub	sp, #8
 800a238:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a23a:	2300      	movs	r3, #0
 800a23c:	607b      	str	r3, [r7, #4]
 800a23e:	e00c      	b.n	800a25a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	4613      	mov	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	4413      	add	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	4a12      	ldr	r2, [pc, #72]	@ (800a294 <prvInitialiseTaskLists+0x60>)
 800a24c:	4413      	add	r3, r2
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fe fc98 	bl	8008b84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	3301      	adds	r3, #1
 800a258:	607b      	str	r3, [r7, #4]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2b37      	cmp	r3, #55	@ 0x37
 800a25e:	d9ef      	bls.n	800a240 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a260:	480d      	ldr	r0, [pc, #52]	@ (800a298 <prvInitialiseTaskLists+0x64>)
 800a262:	f7fe fc8f 	bl	8008b84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a266:	480d      	ldr	r0, [pc, #52]	@ (800a29c <prvInitialiseTaskLists+0x68>)
 800a268:	f7fe fc8c 	bl	8008b84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a26c:	480c      	ldr	r0, [pc, #48]	@ (800a2a0 <prvInitialiseTaskLists+0x6c>)
 800a26e:	f7fe fc89 	bl	8008b84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a272:	480c      	ldr	r0, [pc, #48]	@ (800a2a4 <prvInitialiseTaskLists+0x70>)
 800a274:	f7fe fc86 	bl	8008b84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a278:	480b      	ldr	r0, [pc, #44]	@ (800a2a8 <prvInitialiseTaskLists+0x74>)
 800a27a:	f7fe fc83 	bl	8008b84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a27e:	4b0b      	ldr	r3, [pc, #44]	@ (800a2ac <prvInitialiseTaskLists+0x78>)
 800a280:	4a05      	ldr	r2, [pc, #20]	@ (800a298 <prvInitialiseTaskLists+0x64>)
 800a282:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a284:	4b0a      	ldr	r3, [pc, #40]	@ (800a2b0 <prvInitialiseTaskLists+0x7c>)
 800a286:	4a05      	ldr	r2, [pc, #20]	@ (800a29c <prvInitialiseTaskLists+0x68>)
 800a288:	601a      	str	r2, [r3, #0]
}
 800a28a:	bf00      	nop
 800a28c:	3708      	adds	r7, #8
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	200011c8 	.word	0x200011c8
 800a298:	20001628 	.word	0x20001628
 800a29c:	2000163c 	.word	0x2000163c
 800a2a0:	20001658 	.word	0x20001658
 800a2a4:	2000166c 	.word	0x2000166c
 800a2a8:	20001684 	.word	0x20001684
 800a2ac:	20001650 	.word	0x20001650
 800a2b0:	20001654 	.word	0x20001654

0800a2b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2ba:	e019      	b.n	800a2f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a2bc:	f000 fdd6 	bl	800ae6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2c0:	4b10      	ldr	r3, [pc, #64]	@ (800a304 <prvCheckTasksWaitingTermination+0x50>)
 800a2c2:	68db      	ldr	r3, [r3, #12]
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	3304      	adds	r3, #4
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f7fe fce3 	bl	8008c98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a2d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a308 <prvCheckTasksWaitingTermination+0x54>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	4a0b      	ldr	r2, [pc, #44]	@ (800a308 <prvCheckTasksWaitingTermination+0x54>)
 800a2da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a2dc:	4b0b      	ldr	r3, [pc, #44]	@ (800a30c <prvCheckTasksWaitingTermination+0x58>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	4a0a      	ldr	r2, [pc, #40]	@ (800a30c <prvCheckTasksWaitingTermination+0x58>)
 800a2e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a2e6:	f000 fdf7 	bl	800aed8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f810 	bl	800a310 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2f0:	4b06      	ldr	r3, [pc, #24]	@ (800a30c <prvCheckTasksWaitingTermination+0x58>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d1e1      	bne.n	800a2bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a2f8:	bf00      	nop
 800a2fa:	bf00      	nop
 800a2fc:	3708      	adds	r7, #8
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
 800a302:	bf00      	nop
 800a304:	2000166c 	.word	0x2000166c
 800a308:	20001698 	.word	0x20001698
 800a30c:	20001680 	.word	0x20001680

0800a310 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d108      	bne.n	800a334 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a326:	4618      	mov	r0, r3
 800a328:	f000 ff9c 	bl	800b264 <vPortFree>
				vPortFree( pxTCB );
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f000 ff99 	bl	800b264 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a332:	e01b      	b.n	800a36c <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a33a:	2b01      	cmp	r3, #1
 800a33c:	d103      	bne.n	800a346 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 ff90 	bl	800b264 <vPortFree>
	}
 800a344:	e012      	b.n	800a36c <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d00d      	beq.n	800a36c <prvDeleteTCB+0x5c>
	__asm volatile
 800a350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a354:	b672      	cpsid	i
 800a356:	f383 8811 	msr	BASEPRI, r3
 800a35a:	f3bf 8f6f 	isb	sy
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	b662      	cpsie	i
 800a364:	60fb      	str	r3, [r7, #12]
}
 800a366:	bf00      	nop
 800a368:	bf00      	nop
 800a36a:	e7fd      	b.n	800a368 <prvDeleteTCB+0x58>
	}
 800a36c:	bf00      	nop
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a37a:	4b0c      	ldr	r3, [pc, #48]	@ (800a3ac <prvResetNextTaskUnblockTime+0x38>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d104      	bne.n	800a38e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a384:	4b0a      	ldr	r3, [pc, #40]	@ (800a3b0 <prvResetNextTaskUnblockTime+0x3c>)
 800a386:	f04f 32ff 	mov.w	r2, #4294967295
 800a38a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a38c:	e008      	b.n	800a3a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a38e:	4b07      	ldr	r3, [pc, #28]	@ (800a3ac <prvResetNextTaskUnblockTime+0x38>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	68db      	ldr	r3, [r3, #12]
 800a394:	68db      	ldr	r3, [r3, #12]
 800a396:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	4a04      	ldr	r2, [pc, #16]	@ (800a3b0 <prvResetNextTaskUnblockTime+0x3c>)
 800a39e:	6013      	str	r3, [r2, #0]
}
 800a3a0:	bf00      	nop
 800a3a2:	370c      	adds	r7, #12
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr
 800a3ac:	20001650 	.word	0x20001650
 800a3b0:	200016b8 	.word	0x200016b8

0800a3b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b083      	sub	sp, #12
 800a3b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a3ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a3e8 <xTaskGetSchedulerState+0x34>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d102      	bne.n	800a3c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	607b      	str	r3, [r7, #4]
 800a3c6:	e008      	b.n	800a3da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3c8:	4b08      	ldr	r3, [pc, #32]	@ (800a3ec <xTaskGetSchedulerState+0x38>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d102      	bne.n	800a3d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a3d0:	2302      	movs	r3, #2
 800a3d2:	607b      	str	r3, [r7, #4]
 800a3d4:	e001      	b.n	800a3da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a3da:	687b      	ldr	r3, [r7, #4]
	}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr
 800a3e8:	200016a4 	.word	0x200016a4
 800a3ec:	200016c0 	.word	0x200016c0

0800a3f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b086      	sub	sp, #24
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d05c      	beq.n	800a4c0 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a406:	4b31      	ldr	r3, [pc, #196]	@ (800a4cc <xTaskPriorityDisinherit+0xdc>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	429a      	cmp	r2, r3
 800a40e:	d00d      	beq.n	800a42c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a414:	b672      	cpsid	i
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	b662      	cpsie	i
 800a424:	60fb      	str	r3, [r7, #12]
}
 800a426:	bf00      	nop
 800a428:	bf00      	nop
 800a42a:	e7fd      	b.n	800a428 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a430:	2b00      	cmp	r3, #0
 800a432:	d10d      	bne.n	800a450 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800a434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a438:	b672      	cpsid	i
 800a43a:	f383 8811 	msr	BASEPRI, r3
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f3bf 8f4f 	dsb	sy
 800a446:	b662      	cpsie	i
 800a448:	60bb      	str	r3, [r7, #8]
}
 800a44a:	bf00      	nop
 800a44c:	bf00      	nop
 800a44e:	e7fd      	b.n	800a44c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a454:	1e5a      	subs	r2, r3, #1
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a462:	429a      	cmp	r2, r3
 800a464:	d02c      	beq.n	800a4c0 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d128      	bne.n	800a4c0 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	3304      	adds	r3, #4
 800a472:	4618      	mov	r0, r3
 800a474:	f7fe fc10 	bl	8008c98 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a484:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a490:	4b0f      	ldr	r3, [pc, #60]	@ (800a4d0 <xTaskPriorityDisinherit+0xe0>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	429a      	cmp	r2, r3
 800a496:	d903      	bls.n	800a4a0 <xTaskPriorityDisinherit+0xb0>
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a49c:	4a0c      	ldr	r2, [pc, #48]	@ (800a4d0 <xTaskPriorityDisinherit+0xe0>)
 800a49e:	6013      	str	r3, [r2, #0]
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	4413      	add	r3, r2
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	4a09      	ldr	r2, [pc, #36]	@ (800a4d4 <xTaskPriorityDisinherit+0xe4>)
 800a4ae:	441a      	add	r2, r3
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	3304      	adds	r3, #4
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	f7fe fb91 	bl	8008bde <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a4c0:	697b      	ldr	r3, [r7, #20]
	}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3718      	adds	r7, #24
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}
 800a4ca:	bf00      	nop
 800a4cc:	200011c4 	.word	0x200011c4
 800a4d0:	200016a0 	.word	0x200016a0
 800a4d4:	200011c8 	.word	0x200011c8

0800a4d8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a4e2:	4b21      	ldr	r3, [pc, #132]	@ (800a568 <prvAddCurrentTaskToDelayedList+0x90>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4e8:	4b20      	ldr	r3, [pc, #128]	@ (800a56c <prvAddCurrentTaskToDelayedList+0x94>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	3304      	adds	r3, #4
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7fe fbd2 	bl	8008c98 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4fa:	d10a      	bne.n	800a512 <prvAddCurrentTaskToDelayedList+0x3a>
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d007      	beq.n	800a512 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a502:	4b1a      	ldr	r3, [pc, #104]	@ (800a56c <prvAddCurrentTaskToDelayedList+0x94>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	3304      	adds	r3, #4
 800a508:	4619      	mov	r1, r3
 800a50a:	4819      	ldr	r0, [pc, #100]	@ (800a570 <prvAddCurrentTaskToDelayedList+0x98>)
 800a50c:	f7fe fb67 	bl	8008bde <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a510:	e026      	b.n	800a560 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a512:	68fa      	ldr	r2, [r7, #12]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4413      	add	r3, r2
 800a518:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a51a:	4b14      	ldr	r3, [pc, #80]	@ (800a56c <prvAddCurrentTaskToDelayedList+0x94>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a522:	68ba      	ldr	r2, [r7, #8]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	429a      	cmp	r2, r3
 800a528:	d209      	bcs.n	800a53e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a52a:	4b12      	ldr	r3, [pc, #72]	@ (800a574 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	4b0f      	ldr	r3, [pc, #60]	@ (800a56c <prvAddCurrentTaskToDelayedList+0x94>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	3304      	adds	r3, #4
 800a534:	4619      	mov	r1, r3
 800a536:	4610      	mov	r0, r2
 800a538:	f7fe fb75 	bl	8008c26 <vListInsert>
}
 800a53c:	e010      	b.n	800a560 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a53e:	4b0e      	ldr	r3, [pc, #56]	@ (800a578 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	4b0a      	ldr	r3, [pc, #40]	@ (800a56c <prvAddCurrentTaskToDelayedList+0x94>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3304      	adds	r3, #4
 800a548:	4619      	mov	r1, r3
 800a54a:	4610      	mov	r0, r2
 800a54c:	f7fe fb6b 	bl	8008c26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a550:	4b0a      	ldr	r3, [pc, #40]	@ (800a57c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	68ba      	ldr	r2, [r7, #8]
 800a556:	429a      	cmp	r2, r3
 800a558:	d202      	bcs.n	800a560 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a55a:	4a08      	ldr	r2, [pc, #32]	@ (800a57c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	6013      	str	r3, [r2, #0]
}
 800a560:	bf00      	nop
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	2000169c 	.word	0x2000169c
 800a56c:	200011c4 	.word	0x200011c4
 800a570:	20001684 	.word	0x20001684
 800a574:	20001654 	.word	0x20001654
 800a578:	20001650 	.word	0x20001650
 800a57c:	200016b8 	.word	0x200016b8

0800a580 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b08a      	sub	sp, #40	@ 0x28
 800a584:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a586:	2300      	movs	r3, #0
 800a588:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a58a:	f000 fb21 	bl	800abd0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a58e:	4b1e      	ldr	r3, [pc, #120]	@ (800a608 <xTimerCreateTimerTask+0x88>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d021      	beq.n	800a5da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a596:	2300      	movs	r3, #0
 800a598:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a59a:	2300      	movs	r3, #0
 800a59c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a59e:	1d3a      	adds	r2, r7, #4
 800a5a0:	f107 0108 	add.w	r1, r7, #8
 800a5a4:	f107 030c 	add.w	r3, r7, #12
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7fe fad1 	bl	8008b50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a5ae:	6879      	ldr	r1, [r7, #4]
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	9202      	str	r2, [sp, #8]
 800a5b6:	9301      	str	r3, [sp, #4]
 800a5b8:	2302      	movs	r3, #2
 800a5ba:	9300      	str	r3, [sp, #0]
 800a5bc:	2300      	movs	r3, #0
 800a5be:	460a      	mov	r2, r1
 800a5c0:	4912      	ldr	r1, [pc, #72]	@ (800a60c <xTimerCreateTimerTask+0x8c>)
 800a5c2:	4813      	ldr	r0, [pc, #76]	@ (800a610 <xTimerCreateTimerTask+0x90>)
 800a5c4:	f7ff f8ac 	bl	8009720 <xTaskCreateStatic>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	4a12      	ldr	r2, [pc, #72]	@ (800a614 <xTimerCreateTimerTask+0x94>)
 800a5cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a5ce:	4b11      	ldr	r3, [pc, #68]	@ (800a614 <xTimerCreateTimerTask+0x94>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d001      	beq.n	800a5da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d10d      	bne.n	800a5fc <xTimerCreateTimerTask+0x7c>
	__asm volatile
 800a5e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e4:	b672      	cpsid	i
 800a5e6:	f383 8811 	msr	BASEPRI, r3
 800a5ea:	f3bf 8f6f 	isb	sy
 800a5ee:	f3bf 8f4f 	dsb	sy
 800a5f2:	b662      	cpsie	i
 800a5f4:	613b      	str	r3, [r7, #16]
}
 800a5f6:	bf00      	nop
 800a5f8:	bf00      	nop
 800a5fa:	e7fd      	b.n	800a5f8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800a5fc:	697b      	ldr	r3, [r7, #20]
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3718      	adds	r7, #24
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}
 800a606:	bf00      	nop
 800a608:	200016f4 	.word	0x200016f4
 800a60c:	0800b838 	.word	0x0800b838
 800a610:	0800a759 	.word	0x0800a759
 800a614:	200016f8 	.word	0x200016f8

0800a618 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b08a      	sub	sp, #40	@ 0x28
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	607a      	str	r2, [r7, #4]
 800a624:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a626:	2300      	movs	r3, #0
 800a628:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d10d      	bne.n	800a64c <xTimerGenericCommand+0x34>
	__asm volatile
 800a630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a634:	b672      	cpsid	i
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	b662      	cpsie	i
 800a644:	623b      	str	r3, [r7, #32]
}
 800a646:	bf00      	nop
 800a648:	bf00      	nop
 800a64a:	e7fd      	b.n	800a648 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a64c:	4b19      	ldr	r3, [pc, #100]	@ (800a6b4 <xTimerGenericCommand+0x9c>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d02a      	beq.n	800a6aa <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	2b05      	cmp	r3, #5
 800a664:	dc18      	bgt.n	800a698 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a666:	f7ff fea5 	bl	800a3b4 <xTaskGetSchedulerState>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b02      	cmp	r3, #2
 800a66e:	d109      	bne.n	800a684 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a670:	4b10      	ldr	r3, [pc, #64]	@ (800a6b4 <xTimerGenericCommand+0x9c>)
 800a672:	6818      	ldr	r0, [r3, #0]
 800a674:	f107 0110 	add.w	r1, r7, #16
 800a678:	2300      	movs	r3, #0
 800a67a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a67c:	f7fe fc4c 	bl	8008f18 <xQueueGenericSend>
 800a680:	6278      	str	r0, [r7, #36]	@ 0x24
 800a682:	e012      	b.n	800a6aa <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a684:	4b0b      	ldr	r3, [pc, #44]	@ (800a6b4 <xTimerGenericCommand+0x9c>)
 800a686:	6818      	ldr	r0, [r3, #0]
 800a688:	f107 0110 	add.w	r1, r7, #16
 800a68c:	2300      	movs	r3, #0
 800a68e:	2200      	movs	r2, #0
 800a690:	f7fe fc42 	bl	8008f18 <xQueueGenericSend>
 800a694:	6278      	str	r0, [r7, #36]	@ 0x24
 800a696:	e008      	b.n	800a6aa <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a698:	4b06      	ldr	r3, [pc, #24]	@ (800a6b4 <xTimerGenericCommand+0x9c>)
 800a69a:	6818      	ldr	r0, [r3, #0]
 800a69c:	f107 0110 	add.w	r1, r7, #16
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	f7fe fd42 	bl	800912c <xQueueGenericSendFromISR>
 800a6a8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3728      	adds	r7, #40	@ 0x28
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	200016f4 	.word	0x200016f4

0800a6b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b088      	sub	sp, #32
 800a6bc:	af02      	add	r7, sp, #8
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6c2:	4b24      	ldr	r3, [pc, #144]	@ (800a754 <prvProcessExpiredTimer+0x9c>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	3304      	adds	r3, #4
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7fe fae1 	bl	8008c98 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6dc:	f003 0304 	and.w	r3, r3, #4
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d025      	beq.n	800a730 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	699a      	ldr	r2, [r3, #24]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	18d1      	adds	r1, r2, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	683a      	ldr	r2, [r7, #0]
 800a6f0:	6978      	ldr	r0, [r7, #20]
 800a6f2:	f000 f8d7 	bl	800a8a4 <prvInsertTimerInActiveList>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d022      	beq.n	800a742 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	9300      	str	r3, [sp, #0]
 800a700:	2300      	movs	r3, #0
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	2100      	movs	r1, #0
 800a706:	6978      	ldr	r0, [r7, #20]
 800a708:	f7ff ff86 	bl	800a618 <xTimerGenericCommand>
 800a70c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d116      	bne.n	800a742 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 800a714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a718:	b672      	cpsid	i
 800a71a:	f383 8811 	msr	BASEPRI, r3
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f3bf 8f4f 	dsb	sy
 800a726:	b662      	cpsie	i
 800a728:	60fb      	str	r3, [r7, #12]
}
 800a72a:	bf00      	nop
 800a72c:	bf00      	nop
 800a72e:	e7fd      	b.n	800a72c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a736:	f023 0301 	bic.w	r3, r3, #1
 800a73a:	b2da      	uxtb	r2, r3
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	6a1b      	ldr	r3, [r3, #32]
 800a746:	6978      	ldr	r0, [r7, #20]
 800a748:	4798      	blx	r3
}
 800a74a:	bf00      	nop
 800a74c:	3718      	adds	r7, #24
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	200016ec 	.word	0x200016ec

0800a758 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a760:	f107 0308 	add.w	r3, r7, #8
 800a764:	4618      	mov	r0, r3
 800a766:	f000 f859 	bl	800a81c <prvGetNextExpireTime>
 800a76a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	4619      	mov	r1, r3
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f000 f805 	bl	800a780 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a776:	f000 f8d7 	bl	800a928 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a77a:	bf00      	nop
 800a77c:	e7f0      	b.n	800a760 <prvTimerTask+0x8>
	...

0800a780 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a78a:	f7ff fa1b 	bl	8009bc4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a78e:	f107 0308 	add.w	r3, r7, #8
 800a792:	4618      	mov	r0, r3
 800a794:	f000 f866 	bl	800a864 <prvSampleTimeNow>
 800a798:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d130      	bne.n	800a802 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d10a      	bne.n	800a7bc <prvProcessTimerOrBlockTask+0x3c>
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d806      	bhi.n	800a7bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a7ae:	f7ff fa17 	bl	8009be0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a7b2:	68f9      	ldr	r1, [r7, #12]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f7ff ff7f 	bl	800a6b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a7ba:	e024      	b.n	800a806 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d008      	beq.n	800a7d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a7c2:	4b13      	ldr	r3, [pc, #76]	@ (800a810 <prvProcessTimerOrBlockTask+0x90>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d101      	bne.n	800a7d0 <prvProcessTimerOrBlockTask+0x50>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e000      	b.n	800a7d2 <prvProcessTimerOrBlockTask+0x52>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a7d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a814 <prvProcessTimerOrBlockTask+0x94>)
 800a7d6:	6818      	ldr	r0, [r3, #0]
 800a7d8:	687a      	ldr	r2, [r7, #4]
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	1ad3      	subs	r3, r2, r3
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	f7fe ff69 	bl	80096b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a7e6:	f7ff f9fb 	bl	8009be0 <xTaskResumeAll>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d10a      	bne.n	800a806 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a7f0:	4b09      	ldr	r3, [pc, #36]	@ (800a818 <prvProcessTimerOrBlockTask+0x98>)
 800a7f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7f6:	601a      	str	r2, [r3, #0]
 800a7f8:	f3bf 8f4f 	dsb	sy
 800a7fc:	f3bf 8f6f 	isb	sy
}
 800a800:	e001      	b.n	800a806 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a802:	f7ff f9ed 	bl	8009be0 <xTaskResumeAll>
}
 800a806:	bf00      	nop
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	200016f0 	.word	0x200016f0
 800a814:	200016f4 	.word	0x200016f4
 800a818:	e000ed04 	.word	0xe000ed04

0800a81c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a824:	4b0e      	ldr	r3, [pc, #56]	@ (800a860 <prvGetNextExpireTime+0x44>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d101      	bne.n	800a832 <prvGetNextExpireTime+0x16>
 800a82e:	2201      	movs	r2, #1
 800a830:	e000      	b.n	800a834 <prvGetNextExpireTime+0x18>
 800a832:	2200      	movs	r2, #0
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d105      	bne.n	800a84c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a840:	4b07      	ldr	r3, [pc, #28]	@ (800a860 <prvGetNextExpireTime+0x44>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	60fb      	str	r3, [r7, #12]
 800a84a:	e001      	b.n	800a850 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a84c:	2300      	movs	r3, #0
 800a84e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a850:	68fb      	ldr	r3, [r7, #12]
}
 800a852:	4618      	mov	r0, r3
 800a854:	3714      	adds	r7, #20
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop
 800a860:	200016ec 	.word	0x200016ec

0800a864 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b084      	sub	sp, #16
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a86c:	f7ff fa58 	bl	8009d20 <xTaskGetTickCount>
 800a870:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a872:	4b0b      	ldr	r3, [pc, #44]	@ (800a8a0 <prvSampleTimeNow+0x3c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	429a      	cmp	r2, r3
 800a87a:	d205      	bcs.n	800a888 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a87c:	f000 f940 	bl	800ab00 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2201      	movs	r2, #1
 800a884:	601a      	str	r2, [r3, #0]
 800a886:	e002      	b.n	800a88e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a88e:	4a04      	ldr	r2, [pc, #16]	@ (800a8a0 <prvSampleTimeNow+0x3c>)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a894:	68fb      	ldr	r3, [r7, #12]
}
 800a896:	4618      	mov	r0, r3
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	200016fc 	.word	0x200016fc

0800a8a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b086      	sub	sp, #24
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	60b9      	str	r1, [r7, #8]
 800a8ae:	607a      	str	r2, [r7, #4]
 800a8b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	68ba      	ldr	r2, [r7, #8]
 800a8ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	68fa      	ldr	r2, [r7, #12]
 800a8c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a8c2:	68ba      	ldr	r2, [r7, #8]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d812      	bhi.n	800a8f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	1ad2      	subs	r2, r2, r3
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	699b      	ldr	r3, [r3, #24]
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	d302      	bcc.n	800a8de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	617b      	str	r3, [r7, #20]
 800a8dc:	e01b      	b.n	800a916 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a8de:	4b10      	ldr	r3, [pc, #64]	@ (800a920 <prvInsertTimerInActiveList+0x7c>)
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	3304      	adds	r3, #4
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	4610      	mov	r0, r2
 800a8ea:	f7fe f99c 	bl	8008c26 <vListInsert>
 800a8ee:	e012      	b.n	800a916 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d206      	bcs.n	800a906 <prvInsertTimerInActiveList+0x62>
 800a8f8:	68ba      	ldr	r2, [r7, #8]
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	d302      	bcc.n	800a906 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a900:	2301      	movs	r3, #1
 800a902:	617b      	str	r3, [r7, #20]
 800a904:	e007      	b.n	800a916 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a906:	4b07      	ldr	r3, [pc, #28]	@ (800a924 <prvInsertTimerInActiveList+0x80>)
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	3304      	adds	r3, #4
 800a90e:	4619      	mov	r1, r3
 800a910:	4610      	mov	r0, r2
 800a912:	f7fe f988 	bl	8008c26 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a916:	697b      	ldr	r3, [r7, #20]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3718      	adds	r7, #24
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	200016f0 	.word	0x200016f0
 800a924:	200016ec 	.word	0x200016ec

0800a928 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b08e      	sub	sp, #56	@ 0x38
 800a92c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a92e:	e0d4      	b.n	800aada <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2b00      	cmp	r3, #0
 800a934:	da1b      	bge.n	800a96e <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a936:	1d3b      	adds	r3, r7, #4
 800a938:	3304      	adds	r3, #4
 800a93a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d10d      	bne.n	800a95e <prvProcessReceivedCommands+0x36>
	__asm volatile
 800a942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a946:	b672      	cpsid	i
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	b662      	cpsie	i
 800a956:	61fb      	str	r3, [r7, #28]
}
 800a958:	bf00      	nop
 800a95a:	bf00      	nop
 800a95c:	e7fd      	b.n	800a95a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a95e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a964:	6850      	ldr	r0, [r2, #4]
 800a966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a968:	6892      	ldr	r2, [r2, #8]
 800a96a:	4611      	mov	r1, r2
 800a96c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	f2c0 80b2 	blt.w	800aada <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a97c:	695b      	ldr	r3, [r3, #20]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d004      	beq.n	800a98c <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a984:	3304      	adds	r3, #4
 800a986:	4618      	mov	r0, r3
 800a988:	f7fe f986 	bl	8008c98 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a98c:	463b      	mov	r3, r7
 800a98e:	4618      	mov	r0, r3
 800a990:	f7ff ff68 	bl	800a864 <prvSampleTimeNow>
 800a994:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2b09      	cmp	r3, #9
 800a99a:	f200 809b 	bhi.w	800aad4 <prvProcessReceivedCommands+0x1ac>
 800a99e:	a201      	add	r2, pc, #4	@ (adr r2, 800a9a4 <prvProcessReceivedCommands+0x7c>)
 800a9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a4:	0800a9cd 	.word	0x0800a9cd
 800a9a8:	0800a9cd 	.word	0x0800a9cd
 800a9ac:	0800a9cd 	.word	0x0800a9cd
 800a9b0:	0800aa47 	.word	0x0800aa47
 800a9b4:	0800aa5b 	.word	0x0800aa5b
 800a9b8:	0800aaab 	.word	0x0800aaab
 800a9bc:	0800a9cd 	.word	0x0800a9cd
 800a9c0:	0800a9cd 	.word	0x0800a9cd
 800a9c4:	0800aa47 	.word	0x0800aa47
 800a9c8:	0800aa5b 	.word	0x0800aa5b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9d2:	f043 0301 	orr.w	r3, r3, #1
 800a9d6:	b2da      	uxtb	r2, r3
 800a9d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a9de:	68ba      	ldr	r2, [r7, #8]
 800a9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e2:	699b      	ldr	r3, [r3, #24]
 800a9e4:	18d1      	adds	r1, r2, r3
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9ec:	f7ff ff5a 	bl	800a8a4 <prvInsertTimerInActiveList>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d070      	beq.n	800aad8 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9f8:	6a1b      	ldr	r3, [r3, #32]
 800a9fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa04:	f003 0304 	and.w	r3, r3, #4
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d065      	beq.n	800aad8 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa10:	699b      	ldr	r3, [r3, #24]
 800aa12:	441a      	add	r2, r3
 800aa14:	2300      	movs	r3, #0
 800aa16:	9300      	str	r3, [sp, #0]
 800aa18:	2300      	movs	r3, #0
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa1e:	f7ff fdfb 	bl	800a618 <xTimerGenericCommand>
 800aa22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aa24:	6a3b      	ldr	r3, [r7, #32]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d156      	bne.n	800aad8 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	b672      	cpsid	i
 800aa30:	f383 8811 	msr	BASEPRI, r3
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	b662      	cpsie	i
 800aa3e:	61bb      	str	r3, [r7, #24]
}
 800aa40:	bf00      	nop
 800aa42:	bf00      	nop
 800aa44:	e7fd      	b.n	800aa42 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa4c:	f023 0301 	bic.w	r3, r3, #1
 800aa50:	b2da      	uxtb	r2, r3
 800aa52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aa58:	e03f      	b.n	800aada <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aa5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa60:	f043 0301 	orr.w	r3, r3, #1
 800aa64:	b2da      	uxtb	r2, r3
 800aa66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aa6c:	68ba      	ldr	r2, [r7, #8]
 800aa6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa70:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aa72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa74:	699b      	ldr	r3, [r3, #24]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10d      	bne.n	800aa96 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800aa7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa7e:	b672      	cpsid	i
 800aa80:	f383 8811 	msr	BASEPRI, r3
 800aa84:	f3bf 8f6f 	isb	sy
 800aa88:	f3bf 8f4f 	dsb	sy
 800aa8c:	b662      	cpsie	i
 800aa8e:	617b      	str	r3, [r7, #20]
}
 800aa90:	bf00      	nop
 800aa92:	bf00      	nop
 800aa94:	e7fd      	b.n	800aa92 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aa96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa98:	699a      	ldr	r2, [r3, #24]
 800aa9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9c:	18d1      	adds	r1, r2, r3
 800aa9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aaa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaa4:	f7ff fefe 	bl	800a8a4 <prvInsertTimerInActiveList>
					break;
 800aaa8:	e017      	b.n	800aada <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aaaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aab0:	f003 0302 	and.w	r3, r3, #2
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d103      	bne.n	800aac0 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800aab8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaba:	f000 fbd3 	bl	800b264 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aabe:	e00c      	b.n	800aada <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aac2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aac6:	f023 0301 	bic.w	r3, r3, #1
 800aaca:	b2da      	uxtb	r2, r3
 800aacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aace:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aad2:	e002      	b.n	800aada <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 800aad4:	bf00      	nop
 800aad6:	e000      	b.n	800aada <prvProcessReceivedCommands+0x1b2>
					break;
 800aad8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aada:	4b08      	ldr	r3, [pc, #32]	@ (800aafc <prvProcessReceivedCommands+0x1d4>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	1d39      	adds	r1, r7, #4
 800aae0:	2200      	movs	r2, #0
 800aae2:	4618      	mov	r0, r3
 800aae4:	f7fe fbc6 	bl	8009274 <xQueueReceive>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	f47f af20 	bne.w	800a930 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800aaf0:	bf00      	nop
 800aaf2:	bf00      	nop
 800aaf4:	3730      	adds	r7, #48	@ 0x30
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}
 800aafa:	bf00      	nop
 800aafc:	200016f4 	.word	0x200016f4

0800ab00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b088      	sub	sp, #32
 800ab04:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab06:	e04b      	b.n	800aba0 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab08:	4b2f      	ldr	r3, [pc, #188]	@ (800abc8 <prvSwitchTimerLists+0xc8>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab12:	4b2d      	ldr	r3, [pc, #180]	@ (800abc8 <prvSwitchTimerLists+0xc8>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	68db      	ldr	r3, [r3, #12]
 800ab18:	68db      	ldr	r3, [r3, #12]
 800ab1a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	3304      	adds	r3, #4
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7fe f8b9 	bl	8008c98 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	6a1b      	ldr	r3, [r3, #32]
 800ab2a:	68f8      	ldr	r0, [r7, #12]
 800ab2c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab34:	f003 0304 	and.w	r3, r3, #4
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d031      	beq.n	800aba0 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	693a      	ldr	r2, [r7, #16]
 800ab42:	4413      	add	r3, r2
 800ab44:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ab46:	68ba      	ldr	r2, [r7, #8]
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d90e      	bls.n	800ab6c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	68ba      	ldr	r2, [r7, #8]
 800ab52:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	68fa      	ldr	r2, [r7, #12]
 800ab58:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab5a:	4b1b      	ldr	r3, [pc, #108]	@ (800abc8 <prvSwitchTimerLists+0xc8>)
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	3304      	adds	r3, #4
 800ab62:	4619      	mov	r1, r3
 800ab64:	4610      	mov	r0, r2
 800ab66:	f7fe f85e 	bl	8008c26 <vListInsert>
 800ab6a:	e019      	b.n	800aba0 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	9300      	str	r3, [sp, #0]
 800ab70:	2300      	movs	r3, #0
 800ab72:	693a      	ldr	r2, [r7, #16]
 800ab74:	2100      	movs	r1, #0
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f7ff fd4e 	bl	800a618 <xTimerGenericCommand>
 800ab7c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d10d      	bne.n	800aba0 <prvSwitchTimerLists+0xa0>
	__asm volatile
 800ab84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab88:	b672      	cpsid	i
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	b662      	cpsie	i
 800ab98:	603b      	str	r3, [r7, #0]
}
 800ab9a:	bf00      	nop
 800ab9c:	bf00      	nop
 800ab9e:	e7fd      	b.n	800ab9c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aba0:	4b09      	ldr	r3, [pc, #36]	@ (800abc8 <prvSwitchTimerLists+0xc8>)
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d1ae      	bne.n	800ab08 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800abaa:	4b07      	ldr	r3, [pc, #28]	@ (800abc8 <prvSwitchTimerLists+0xc8>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800abb0:	4b06      	ldr	r3, [pc, #24]	@ (800abcc <prvSwitchTimerLists+0xcc>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4a04      	ldr	r2, [pc, #16]	@ (800abc8 <prvSwitchTimerLists+0xc8>)
 800abb6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800abb8:	4a04      	ldr	r2, [pc, #16]	@ (800abcc <prvSwitchTimerLists+0xcc>)
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	6013      	str	r3, [r2, #0]
}
 800abbe:	bf00      	nop
 800abc0:	3718      	adds	r7, #24
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
 800abc6:	bf00      	nop
 800abc8:	200016ec 	.word	0x200016ec
 800abcc:	200016f0 	.word	0x200016f0

0800abd0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b082      	sub	sp, #8
 800abd4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800abd6:	f000 f949 	bl	800ae6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800abda:	4b15      	ldr	r3, [pc, #84]	@ (800ac30 <prvCheckForValidListAndQueue+0x60>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d120      	bne.n	800ac24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800abe2:	4814      	ldr	r0, [pc, #80]	@ (800ac34 <prvCheckForValidListAndQueue+0x64>)
 800abe4:	f7fd ffce 	bl	8008b84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800abe8:	4813      	ldr	r0, [pc, #76]	@ (800ac38 <prvCheckForValidListAndQueue+0x68>)
 800abea:	f7fd ffcb 	bl	8008b84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800abee:	4b13      	ldr	r3, [pc, #76]	@ (800ac3c <prvCheckForValidListAndQueue+0x6c>)
 800abf0:	4a10      	ldr	r2, [pc, #64]	@ (800ac34 <prvCheckForValidListAndQueue+0x64>)
 800abf2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800abf4:	4b12      	ldr	r3, [pc, #72]	@ (800ac40 <prvCheckForValidListAndQueue+0x70>)
 800abf6:	4a10      	ldr	r2, [pc, #64]	@ (800ac38 <prvCheckForValidListAndQueue+0x68>)
 800abf8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800abfa:	2300      	movs	r3, #0
 800abfc:	9300      	str	r3, [sp, #0]
 800abfe:	4b11      	ldr	r3, [pc, #68]	@ (800ac44 <prvCheckForValidListAndQueue+0x74>)
 800ac00:	4a11      	ldr	r2, [pc, #68]	@ (800ac48 <prvCheckForValidListAndQueue+0x78>)
 800ac02:	2110      	movs	r1, #16
 800ac04:	200a      	movs	r0, #10
 800ac06:	f7fe f8dd 	bl	8008dc4 <xQueueGenericCreateStatic>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	4a08      	ldr	r2, [pc, #32]	@ (800ac30 <prvCheckForValidListAndQueue+0x60>)
 800ac0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ac10:	4b07      	ldr	r3, [pc, #28]	@ (800ac30 <prvCheckForValidListAndQueue+0x60>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d005      	beq.n	800ac24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ac18:	4b05      	ldr	r3, [pc, #20]	@ (800ac30 <prvCheckForValidListAndQueue+0x60>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	490b      	ldr	r1, [pc, #44]	@ (800ac4c <prvCheckForValidListAndQueue+0x7c>)
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7fe fd20 	bl	8009664 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac24:	f000 f958 	bl	800aed8 <vPortExitCritical>
}
 800ac28:	bf00      	nop
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	200016f4 	.word	0x200016f4
 800ac34:	200016c4 	.word	0x200016c4
 800ac38:	200016d8 	.word	0x200016d8
 800ac3c:	200016ec 	.word	0x200016ec
 800ac40:	200016f0 	.word	0x200016f0
 800ac44:	200017a0 	.word	0x200017a0
 800ac48:	20001700 	.word	0x20001700
 800ac4c:	0800b840 	.word	0x0800b840

0800ac50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ac50:	b480      	push	{r7}
 800ac52:	b085      	sub	sp, #20
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	60f8      	str	r0, [r7, #12]
 800ac58:	60b9      	str	r1, [r7, #8]
 800ac5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	3b04      	subs	r3, #4
 800ac60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ac68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	3b04      	subs	r3, #4
 800ac6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	f023 0201 	bic.w	r2, r3, #1
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	3b04      	subs	r3, #4
 800ac7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac80:	4a0c      	ldr	r2, [pc, #48]	@ (800acb4 <pxPortInitialiseStack+0x64>)
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	3b14      	subs	r3, #20
 800ac8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	3b04      	subs	r3, #4
 800ac96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f06f 0202 	mvn.w	r2, #2
 800ac9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	3b20      	subs	r3, #32
 800aca4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aca6:	68fb      	ldr	r3, [r7, #12]
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3714      	adds	r7, #20
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr
 800acb4:	0800acb9 	.word	0x0800acb9

0800acb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800acb8:	b480      	push	{r7}
 800acba:	b085      	sub	sp, #20
 800acbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800acbe:	2300      	movs	r3, #0
 800acc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800acc2:	4b15      	ldr	r3, [pc, #84]	@ (800ad18 <prvTaskExitError+0x60>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acca:	d00d      	beq.n	800ace8 <prvTaskExitError+0x30>
	__asm volatile
 800accc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd0:	b672      	cpsid	i
 800acd2:	f383 8811 	msr	BASEPRI, r3
 800acd6:	f3bf 8f6f 	isb	sy
 800acda:	f3bf 8f4f 	dsb	sy
 800acde:	b662      	cpsie	i
 800ace0:	60fb      	str	r3, [r7, #12]
}
 800ace2:	bf00      	nop
 800ace4:	bf00      	nop
 800ace6:	e7fd      	b.n	800ace4 <prvTaskExitError+0x2c>
	__asm volatile
 800ace8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acec:	b672      	cpsid	i
 800acee:	f383 8811 	msr	BASEPRI, r3
 800acf2:	f3bf 8f6f 	isb	sy
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	b662      	cpsie	i
 800acfc:	60bb      	str	r3, [r7, #8]
}
 800acfe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad00:	bf00      	nop
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d0fc      	beq.n	800ad02 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ad08:	bf00      	nop
 800ad0a:	bf00      	nop
 800ad0c:	3714      	adds	r7, #20
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr
 800ad16:	bf00      	nop
 800ad18:	2000000c 	.word	0x2000000c
 800ad1c:	00000000 	.word	0x00000000

0800ad20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ad20:	4b07      	ldr	r3, [pc, #28]	@ (800ad40 <pxCurrentTCBConst2>)
 800ad22:	6819      	ldr	r1, [r3, #0]
 800ad24:	6808      	ldr	r0, [r1, #0]
 800ad26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2a:	f380 8809 	msr	PSP, r0
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f04f 0000 	mov.w	r0, #0
 800ad36:	f380 8811 	msr	BASEPRI, r0
 800ad3a:	4770      	bx	lr
 800ad3c:	f3af 8000 	nop.w

0800ad40 <pxCurrentTCBConst2>:
 800ad40:	200011c4 	.word	0x200011c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ad44:	bf00      	nop
 800ad46:	bf00      	nop

0800ad48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ad48:	4808      	ldr	r0, [pc, #32]	@ (800ad6c <prvPortStartFirstTask+0x24>)
 800ad4a:	6800      	ldr	r0, [r0, #0]
 800ad4c:	6800      	ldr	r0, [r0, #0]
 800ad4e:	f380 8808 	msr	MSP, r0
 800ad52:	f04f 0000 	mov.w	r0, #0
 800ad56:	f380 8814 	msr	CONTROL, r0
 800ad5a:	b662      	cpsie	i
 800ad5c:	b661      	cpsie	f
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	f3bf 8f6f 	isb	sy
 800ad66:	df00      	svc	0
 800ad68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ad6a:	bf00      	nop
 800ad6c:	e000ed08 	.word	0xe000ed08

0800ad70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b084      	sub	sp, #16
 800ad74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ad76:	4b37      	ldr	r3, [pc, #220]	@ (800ae54 <xPortStartScheduler+0xe4>)
 800ad78:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	781b      	ldrb	r3, [r3, #0]
 800ad7e:	b2db      	uxtb	r3, r3
 800ad80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	22ff      	movs	r2, #255	@ 0xff
 800ad86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ad90:	78fb      	ldrb	r3, [r7, #3]
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	4b2f      	ldr	r3, [pc, #188]	@ (800ae58 <xPortStartScheduler+0xe8>)
 800ad9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ad9e:	4b2f      	ldr	r3, [pc, #188]	@ (800ae5c <xPortStartScheduler+0xec>)
 800ada0:	2207      	movs	r2, #7
 800ada2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ada4:	e009      	b.n	800adba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ada6:	4b2d      	ldr	r3, [pc, #180]	@ (800ae5c <xPortStartScheduler+0xec>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	3b01      	subs	r3, #1
 800adac:	4a2b      	ldr	r2, [pc, #172]	@ (800ae5c <xPortStartScheduler+0xec>)
 800adae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800adb0:	78fb      	ldrb	r3, [r7, #3]
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	005b      	lsls	r3, r3, #1
 800adb6:	b2db      	uxtb	r3, r3
 800adb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800adba:	78fb      	ldrb	r3, [r7, #3]
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adc2:	2b80      	cmp	r3, #128	@ 0x80
 800adc4:	d0ef      	beq.n	800ada6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800adc6:	4b25      	ldr	r3, [pc, #148]	@ (800ae5c <xPortStartScheduler+0xec>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f1c3 0307 	rsb	r3, r3, #7
 800adce:	2b04      	cmp	r3, #4
 800add0:	d00d      	beq.n	800adee <xPortStartScheduler+0x7e>
	__asm volatile
 800add2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add6:	b672      	cpsid	i
 800add8:	f383 8811 	msr	BASEPRI, r3
 800addc:	f3bf 8f6f 	isb	sy
 800ade0:	f3bf 8f4f 	dsb	sy
 800ade4:	b662      	cpsie	i
 800ade6:	60bb      	str	r3, [r7, #8]
}
 800ade8:	bf00      	nop
 800adea:	bf00      	nop
 800adec:	e7fd      	b.n	800adea <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800adee:	4b1b      	ldr	r3, [pc, #108]	@ (800ae5c <xPortStartScheduler+0xec>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	021b      	lsls	r3, r3, #8
 800adf4:	4a19      	ldr	r2, [pc, #100]	@ (800ae5c <xPortStartScheduler+0xec>)
 800adf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800adf8:	4b18      	ldr	r3, [pc, #96]	@ (800ae5c <xPortStartScheduler+0xec>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ae00:	4a16      	ldr	r2, [pc, #88]	@ (800ae5c <xPortStartScheduler+0xec>)
 800ae02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	b2da      	uxtb	r2, r3
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ae0c:	4b14      	ldr	r3, [pc, #80]	@ (800ae60 <xPortStartScheduler+0xf0>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4a13      	ldr	r2, [pc, #76]	@ (800ae60 <xPortStartScheduler+0xf0>)
 800ae12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ae16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ae18:	4b11      	ldr	r3, [pc, #68]	@ (800ae60 <xPortStartScheduler+0xf0>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a10      	ldr	r2, [pc, #64]	@ (800ae60 <xPortStartScheduler+0xf0>)
 800ae1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ae22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ae24:	f000 f8dc 	bl	800afe0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ae28:	4b0e      	ldr	r3, [pc, #56]	@ (800ae64 <xPortStartScheduler+0xf4>)
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ae2e:	f000 f8fb 	bl	800b028 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ae32:	4b0d      	ldr	r3, [pc, #52]	@ (800ae68 <xPortStartScheduler+0xf8>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4a0c      	ldr	r2, [pc, #48]	@ (800ae68 <xPortStartScheduler+0xf8>)
 800ae38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ae3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ae3e:	f7ff ff83 	bl	800ad48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ae42:	f7ff f839 	bl	8009eb8 <vTaskSwitchContext>
	prvTaskExitError();
 800ae46:	f7ff ff37 	bl	800acb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ae4a:	2300      	movs	r3, #0
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3710      	adds	r7, #16
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	e000e400 	.word	0xe000e400
 800ae58:	200017f0 	.word	0x200017f0
 800ae5c:	200017f4 	.word	0x200017f4
 800ae60:	e000ed20 	.word	0xe000ed20
 800ae64:	2000000c 	.word	0x2000000c
 800ae68:	e000ef34 	.word	0xe000ef34

0800ae6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
	__asm volatile
 800ae72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae76:	b672      	cpsid	i
 800ae78:	f383 8811 	msr	BASEPRI, r3
 800ae7c:	f3bf 8f6f 	isb	sy
 800ae80:	f3bf 8f4f 	dsb	sy
 800ae84:	b662      	cpsie	i
 800ae86:	607b      	str	r3, [r7, #4]
}
 800ae88:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ae8a:	4b11      	ldr	r3, [pc, #68]	@ (800aed0 <vPortEnterCritical+0x64>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	3301      	adds	r3, #1
 800ae90:	4a0f      	ldr	r2, [pc, #60]	@ (800aed0 <vPortEnterCritical+0x64>)
 800ae92:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ae94:	4b0e      	ldr	r3, [pc, #56]	@ (800aed0 <vPortEnterCritical+0x64>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d112      	bne.n	800aec2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ae9c:	4b0d      	ldr	r3, [pc, #52]	@ (800aed4 <vPortEnterCritical+0x68>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	b2db      	uxtb	r3, r3
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d00d      	beq.n	800aec2 <vPortEnterCritical+0x56>
	__asm volatile
 800aea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeaa:	b672      	cpsid	i
 800aeac:	f383 8811 	msr	BASEPRI, r3
 800aeb0:	f3bf 8f6f 	isb	sy
 800aeb4:	f3bf 8f4f 	dsb	sy
 800aeb8:	b662      	cpsie	i
 800aeba:	603b      	str	r3, [r7, #0]
}
 800aebc:	bf00      	nop
 800aebe:	bf00      	nop
 800aec0:	e7fd      	b.n	800aebe <vPortEnterCritical+0x52>
	}
}
 800aec2:	bf00      	nop
 800aec4:	370c      	adds	r7, #12
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	2000000c 	.word	0x2000000c
 800aed4:	e000ed04 	.word	0xe000ed04

0800aed8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aede:	4b13      	ldr	r3, [pc, #76]	@ (800af2c <vPortExitCritical+0x54>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d10d      	bne.n	800af02 <vPortExitCritical+0x2a>
	__asm volatile
 800aee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeea:	b672      	cpsid	i
 800aeec:	f383 8811 	msr	BASEPRI, r3
 800aef0:	f3bf 8f6f 	isb	sy
 800aef4:	f3bf 8f4f 	dsb	sy
 800aef8:	b662      	cpsie	i
 800aefa:	607b      	str	r3, [r7, #4]
}
 800aefc:	bf00      	nop
 800aefe:	bf00      	nop
 800af00:	e7fd      	b.n	800aefe <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800af02:	4b0a      	ldr	r3, [pc, #40]	@ (800af2c <vPortExitCritical+0x54>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	3b01      	subs	r3, #1
 800af08:	4a08      	ldr	r2, [pc, #32]	@ (800af2c <vPortExitCritical+0x54>)
 800af0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800af0c:	4b07      	ldr	r3, [pc, #28]	@ (800af2c <vPortExitCritical+0x54>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d105      	bne.n	800af20 <vPortExitCritical+0x48>
 800af14:	2300      	movs	r3, #0
 800af16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	f383 8811 	msr	BASEPRI, r3
}
 800af1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800af20:	bf00      	nop
 800af22:	370c      	adds	r7, #12
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr
 800af2c:	2000000c 	.word	0x2000000c

0800af30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800af30:	f3ef 8009 	mrs	r0, PSP
 800af34:	f3bf 8f6f 	isb	sy
 800af38:	4b15      	ldr	r3, [pc, #84]	@ (800af90 <pxCurrentTCBConst>)
 800af3a:	681a      	ldr	r2, [r3, #0]
 800af3c:	f01e 0f10 	tst.w	lr, #16
 800af40:	bf08      	it	eq
 800af42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800af46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af4a:	6010      	str	r0, [r2, #0]
 800af4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800af50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800af54:	b672      	cpsid	i
 800af56:	f380 8811 	msr	BASEPRI, r0
 800af5a:	f3bf 8f4f 	dsb	sy
 800af5e:	f3bf 8f6f 	isb	sy
 800af62:	b662      	cpsie	i
 800af64:	f7fe ffa8 	bl	8009eb8 <vTaskSwitchContext>
 800af68:	f04f 0000 	mov.w	r0, #0
 800af6c:	f380 8811 	msr	BASEPRI, r0
 800af70:	bc09      	pop	{r0, r3}
 800af72:	6819      	ldr	r1, [r3, #0]
 800af74:	6808      	ldr	r0, [r1, #0]
 800af76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af7a:	f01e 0f10 	tst.w	lr, #16
 800af7e:	bf08      	it	eq
 800af80:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800af84:	f380 8809 	msr	PSP, r0
 800af88:	f3bf 8f6f 	isb	sy
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop

0800af90 <pxCurrentTCBConst>:
 800af90:	200011c4 	.word	0x200011c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800af94:	bf00      	nop
 800af96:	bf00      	nop

0800af98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b082      	sub	sp, #8
 800af9c:	af00      	add	r7, sp, #0
	__asm volatile
 800af9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa2:	b672      	cpsid	i
 800afa4:	f383 8811 	msr	BASEPRI, r3
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	f3bf 8f4f 	dsb	sy
 800afb0:	b662      	cpsie	i
 800afb2:	607b      	str	r3, [r7, #4]
}
 800afb4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800afb6:	f7fe fec3 	bl	8009d40 <xTaskIncrementTick>
 800afba:	4603      	mov	r3, r0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d003      	beq.n	800afc8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800afc0:	4b06      	ldr	r3, [pc, #24]	@ (800afdc <xPortSysTickHandler+0x44>)
 800afc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afc6:	601a      	str	r2, [r3, #0]
 800afc8:	2300      	movs	r3, #0
 800afca:	603b      	str	r3, [r7, #0]
	__asm volatile
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	f383 8811 	msr	BASEPRI, r3
}
 800afd2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800afd4:	bf00      	nop
 800afd6:	3708      	adds	r7, #8
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}
 800afdc:	e000ed04 	.word	0xe000ed04

0800afe0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800afe0:	b480      	push	{r7}
 800afe2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800afe4:	4b0b      	ldr	r3, [pc, #44]	@ (800b014 <vPortSetupTimerInterrupt+0x34>)
 800afe6:	2200      	movs	r2, #0
 800afe8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800afea:	4b0b      	ldr	r3, [pc, #44]	@ (800b018 <vPortSetupTimerInterrupt+0x38>)
 800afec:	2200      	movs	r2, #0
 800afee:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aff0:	4b0a      	ldr	r3, [pc, #40]	@ (800b01c <vPortSetupTimerInterrupt+0x3c>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a0a      	ldr	r2, [pc, #40]	@ (800b020 <vPortSetupTimerInterrupt+0x40>)
 800aff6:	fba2 2303 	umull	r2, r3, r2, r3
 800affa:	099b      	lsrs	r3, r3, #6
 800affc:	4a09      	ldr	r2, [pc, #36]	@ (800b024 <vPortSetupTimerInterrupt+0x44>)
 800affe:	3b01      	subs	r3, #1
 800b000:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b002:	4b04      	ldr	r3, [pc, #16]	@ (800b014 <vPortSetupTimerInterrupt+0x34>)
 800b004:	2207      	movs	r2, #7
 800b006:	601a      	str	r2, [r3, #0]
}
 800b008:	bf00      	nop
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr
 800b012:	bf00      	nop
 800b014:	e000e010 	.word	0xe000e010
 800b018:	e000e018 	.word	0xe000e018
 800b01c:	20000000 	.word	0x20000000
 800b020:	10624dd3 	.word	0x10624dd3
 800b024:	e000e014 	.word	0xe000e014

0800b028 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b028:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b038 <vPortEnableVFP+0x10>
 800b02c:	6801      	ldr	r1, [r0, #0]
 800b02e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b032:	6001      	str	r1, [r0, #0]
 800b034:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b036:	bf00      	nop
 800b038:	e000ed88 	.word	0xe000ed88

0800b03c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b03c:	b480      	push	{r7}
 800b03e:	b085      	sub	sp, #20
 800b040:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b042:	f3ef 8305 	mrs	r3, IPSR
 800b046:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	2b0f      	cmp	r3, #15
 800b04c:	d917      	bls.n	800b07e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b04e:	4a1a      	ldr	r2, [pc, #104]	@ (800b0b8 <vPortValidateInterruptPriority+0x7c>)
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	4413      	add	r3, r2
 800b054:	781b      	ldrb	r3, [r3, #0]
 800b056:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b058:	4b18      	ldr	r3, [pc, #96]	@ (800b0bc <vPortValidateInterruptPriority+0x80>)
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	7afa      	ldrb	r2, [r7, #11]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d20d      	bcs.n	800b07e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800b062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b066:	b672      	cpsid	i
 800b068:	f383 8811 	msr	BASEPRI, r3
 800b06c:	f3bf 8f6f 	isb	sy
 800b070:	f3bf 8f4f 	dsb	sy
 800b074:	b662      	cpsie	i
 800b076:	607b      	str	r3, [r7, #4]
}
 800b078:	bf00      	nop
 800b07a:	bf00      	nop
 800b07c:	e7fd      	b.n	800b07a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b07e:	4b10      	ldr	r3, [pc, #64]	@ (800b0c0 <vPortValidateInterruptPriority+0x84>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b086:	4b0f      	ldr	r3, [pc, #60]	@ (800b0c4 <vPortValidateInterruptPriority+0x88>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d90d      	bls.n	800b0aa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800b08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b092:	b672      	cpsid	i
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	b662      	cpsie	i
 800b0a2:	603b      	str	r3, [r7, #0]
}
 800b0a4:	bf00      	nop
 800b0a6:	bf00      	nop
 800b0a8:	e7fd      	b.n	800b0a6 <vPortValidateInterruptPriority+0x6a>
	}
 800b0aa:	bf00      	nop
 800b0ac:	3714      	adds	r7, #20
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop
 800b0b8:	e000e3f0 	.word	0xe000e3f0
 800b0bc:	200017f0 	.word	0x200017f0
 800b0c0:	e000ed0c 	.word	0xe000ed0c
 800b0c4:	200017f4 	.word	0x200017f4

0800b0c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b08a      	sub	sp, #40	@ 0x28
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b0d4:	f7fe fd76 	bl	8009bc4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b0d8:	4b5d      	ldr	r3, [pc, #372]	@ (800b250 <pvPortMalloc+0x188>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d101      	bne.n	800b0e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b0e0:	f000 f920 	bl	800b324 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b0e4:	4b5b      	ldr	r3, [pc, #364]	@ (800b254 <pvPortMalloc+0x18c>)
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4013      	ands	r3, r2
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f040 8094 	bne.w	800b21a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d020      	beq.n	800b13a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800b0f8:	2208      	movs	r2, #8
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f003 0307 	and.w	r3, r3, #7
 800b106:	2b00      	cmp	r3, #0
 800b108:	d017      	beq.n	800b13a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f023 0307 	bic.w	r3, r3, #7
 800b110:	3308      	adds	r3, #8
 800b112:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f003 0307 	and.w	r3, r3, #7
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d00d      	beq.n	800b13a <pvPortMalloc+0x72>
	__asm volatile
 800b11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b122:	b672      	cpsid	i
 800b124:	f383 8811 	msr	BASEPRI, r3
 800b128:	f3bf 8f6f 	isb	sy
 800b12c:	f3bf 8f4f 	dsb	sy
 800b130:	b662      	cpsie	i
 800b132:	617b      	str	r3, [r7, #20]
}
 800b134:	bf00      	nop
 800b136:	bf00      	nop
 800b138:	e7fd      	b.n	800b136 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d06c      	beq.n	800b21a <pvPortMalloc+0x152>
 800b140:	4b45      	ldr	r3, [pc, #276]	@ (800b258 <pvPortMalloc+0x190>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	429a      	cmp	r2, r3
 800b148:	d867      	bhi.n	800b21a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b14a:	4b44      	ldr	r3, [pc, #272]	@ (800b25c <pvPortMalloc+0x194>)
 800b14c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b14e:	4b43      	ldr	r3, [pc, #268]	@ (800b25c <pvPortMalloc+0x194>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b154:	e004      	b.n	800b160 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800b156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b158:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	429a      	cmp	r2, r3
 800b168:	d903      	bls.n	800b172 <pvPortMalloc+0xaa>
 800b16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1f1      	bne.n	800b156 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b172:	4b37      	ldr	r3, [pc, #220]	@ (800b250 <pvPortMalloc+0x188>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b178:	429a      	cmp	r2, r3
 800b17a:	d04e      	beq.n	800b21a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b17c:	6a3b      	ldr	r3, [r7, #32]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2208      	movs	r2, #8
 800b182:	4413      	add	r3, r2
 800b184:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	6a3b      	ldr	r3, [r7, #32]
 800b18c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b190:	685a      	ldr	r2, [r3, #4]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	1ad2      	subs	r2, r2, r3
 800b196:	2308      	movs	r3, #8
 800b198:	005b      	lsls	r3, r3, #1
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d922      	bls.n	800b1e4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b19e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	4413      	add	r3, r2
 800b1a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1a6:	69bb      	ldr	r3, [r7, #24]
 800b1a8:	f003 0307 	and.w	r3, r3, #7
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d00d      	beq.n	800b1cc <pvPortMalloc+0x104>
	__asm volatile
 800b1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b4:	b672      	cpsid	i
 800b1b6:	f383 8811 	msr	BASEPRI, r3
 800b1ba:	f3bf 8f6f 	isb	sy
 800b1be:	f3bf 8f4f 	dsb	sy
 800b1c2:	b662      	cpsie	i
 800b1c4:	613b      	str	r3, [r7, #16]
}
 800b1c6:	bf00      	nop
 800b1c8:	bf00      	nop
 800b1ca:	e7fd      	b.n	800b1c8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ce:	685a      	ldr	r2, [r3, #4]
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	1ad2      	subs	r2, r2, r3
 800b1d4:	69bb      	ldr	r3, [r7, #24]
 800b1d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1da:	687a      	ldr	r2, [r7, #4]
 800b1dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b1de:	69b8      	ldr	r0, [r7, #24]
 800b1e0:	f000 f902 	bl	800b3e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b1e4:	4b1c      	ldr	r3, [pc, #112]	@ (800b258 <pvPortMalloc+0x190>)
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	1ad3      	subs	r3, r2, r3
 800b1ee:	4a1a      	ldr	r2, [pc, #104]	@ (800b258 <pvPortMalloc+0x190>)
 800b1f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b1f2:	4b19      	ldr	r3, [pc, #100]	@ (800b258 <pvPortMalloc+0x190>)
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	4b1a      	ldr	r3, [pc, #104]	@ (800b260 <pvPortMalloc+0x198>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d203      	bcs.n	800b206 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b1fe:	4b16      	ldr	r3, [pc, #88]	@ (800b258 <pvPortMalloc+0x190>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4a17      	ldr	r2, [pc, #92]	@ (800b260 <pvPortMalloc+0x198>)
 800b204:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b208:	685a      	ldr	r2, [r3, #4]
 800b20a:	4b12      	ldr	r3, [pc, #72]	@ (800b254 <pvPortMalloc+0x18c>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	431a      	orrs	r2, r3
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	2200      	movs	r2, #0
 800b218:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b21a:	f7fe fce1 	bl	8009be0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b21e:	69fb      	ldr	r3, [r7, #28]
 800b220:	f003 0307 	and.w	r3, r3, #7
 800b224:	2b00      	cmp	r3, #0
 800b226:	d00d      	beq.n	800b244 <pvPortMalloc+0x17c>
	__asm volatile
 800b228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b22c:	b672      	cpsid	i
 800b22e:	f383 8811 	msr	BASEPRI, r3
 800b232:	f3bf 8f6f 	isb	sy
 800b236:	f3bf 8f4f 	dsb	sy
 800b23a:	b662      	cpsie	i
 800b23c:	60fb      	str	r3, [r7, #12]
}
 800b23e:	bf00      	nop
 800b240:	bf00      	nop
 800b242:	e7fd      	b.n	800b240 <pvPortMalloc+0x178>
	return pvReturn;
 800b244:	69fb      	ldr	r3, [r7, #28]
}
 800b246:	4618      	mov	r0, r3
 800b248:	3728      	adds	r7, #40	@ 0x28
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	bf00      	nop
 800b250:	20005400 	.word	0x20005400
 800b254:	2000540c 	.word	0x2000540c
 800b258:	20005404 	.word	0x20005404
 800b25c:	200053f8 	.word	0x200053f8
 800b260:	20005408 	.word	0x20005408

0800b264 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b086      	sub	sp, #24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d04e      	beq.n	800b314 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b276:	2308      	movs	r3, #8
 800b278:	425b      	negs	r3, r3
 800b27a:	697a      	ldr	r2, [r7, #20]
 800b27c:	4413      	add	r3, r2
 800b27e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	685a      	ldr	r2, [r3, #4]
 800b288:	4b24      	ldr	r3, [pc, #144]	@ (800b31c <vPortFree+0xb8>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	4013      	ands	r3, r2
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d10d      	bne.n	800b2ae <vPortFree+0x4a>
	__asm volatile
 800b292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b296:	b672      	cpsid	i
 800b298:	f383 8811 	msr	BASEPRI, r3
 800b29c:	f3bf 8f6f 	isb	sy
 800b2a0:	f3bf 8f4f 	dsb	sy
 800b2a4:	b662      	cpsie	i
 800b2a6:	60fb      	str	r3, [r7, #12]
}
 800b2a8:	bf00      	nop
 800b2aa:	bf00      	nop
 800b2ac:	e7fd      	b.n	800b2aa <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00d      	beq.n	800b2d2 <vPortFree+0x6e>
	__asm volatile
 800b2b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ba:	b672      	cpsid	i
 800b2bc:	f383 8811 	msr	BASEPRI, r3
 800b2c0:	f3bf 8f6f 	isb	sy
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	b662      	cpsie	i
 800b2ca:	60bb      	str	r3, [r7, #8]
}
 800b2cc:	bf00      	nop
 800b2ce:	bf00      	nop
 800b2d0:	e7fd      	b.n	800b2ce <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	685a      	ldr	r2, [r3, #4]
 800b2d6:	4b11      	ldr	r3, [pc, #68]	@ (800b31c <vPortFree+0xb8>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	4013      	ands	r3, r2
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d019      	beq.n	800b314 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d115      	bne.n	800b314 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	685a      	ldr	r2, [r3, #4]
 800b2ec:	4b0b      	ldr	r3, [pc, #44]	@ (800b31c <vPortFree+0xb8>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	43db      	mvns	r3, r3
 800b2f2:	401a      	ands	r2, r3
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b2f8:	f7fe fc64 	bl	8009bc4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	685a      	ldr	r2, [r3, #4]
 800b300:	4b07      	ldr	r3, [pc, #28]	@ (800b320 <vPortFree+0xbc>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4413      	add	r3, r2
 800b306:	4a06      	ldr	r2, [pc, #24]	@ (800b320 <vPortFree+0xbc>)
 800b308:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b30a:	6938      	ldr	r0, [r7, #16]
 800b30c:	f000 f86c 	bl	800b3e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b310:	f7fe fc66 	bl	8009be0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b314:	bf00      	nop
 800b316:	3718      	adds	r7, #24
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	2000540c 	.word	0x2000540c
 800b320:	20005404 	.word	0x20005404

0800b324 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b32a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b32e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b330:	4b27      	ldr	r3, [pc, #156]	@ (800b3d0 <prvHeapInit+0xac>)
 800b332:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f003 0307 	and.w	r3, r3, #7
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d00c      	beq.n	800b358 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	3307      	adds	r3, #7
 800b342:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f023 0307 	bic.w	r3, r3, #7
 800b34a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	1ad3      	subs	r3, r2, r3
 800b352:	4a1f      	ldr	r2, [pc, #124]	@ (800b3d0 <prvHeapInit+0xac>)
 800b354:	4413      	add	r3, r2
 800b356:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b35c:	4a1d      	ldr	r2, [pc, #116]	@ (800b3d4 <prvHeapInit+0xb0>)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b362:	4b1c      	ldr	r3, [pc, #112]	@ (800b3d4 <prvHeapInit+0xb0>)
 800b364:	2200      	movs	r2, #0
 800b366:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	68ba      	ldr	r2, [r7, #8]
 800b36c:	4413      	add	r3, r2
 800b36e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b370:	2208      	movs	r2, #8
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	1a9b      	subs	r3, r3, r2
 800b376:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f023 0307 	bic.w	r3, r3, #7
 800b37e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	4a15      	ldr	r2, [pc, #84]	@ (800b3d8 <prvHeapInit+0xb4>)
 800b384:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b386:	4b14      	ldr	r3, [pc, #80]	@ (800b3d8 <prvHeapInit+0xb4>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2200      	movs	r2, #0
 800b38c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b38e:	4b12      	ldr	r3, [pc, #72]	@ (800b3d8 <prvHeapInit+0xb4>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2200      	movs	r2, #0
 800b394:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	1ad2      	subs	r2, r2, r3
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b3d8 <prvHeapInit+0xb4>)
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	4a0a      	ldr	r2, [pc, #40]	@ (800b3dc <prvHeapInit+0xb8>)
 800b3b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	4a09      	ldr	r2, [pc, #36]	@ (800b3e0 <prvHeapInit+0xbc>)
 800b3ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b3bc:	4b09      	ldr	r3, [pc, #36]	@ (800b3e4 <prvHeapInit+0xc0>)
 800b3be:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b3c2:	601a      	str	r2, [r3, #0]
}
 800b3c4:	bf00      	nop
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr
 800b3d0:	200017f8 	.word	0x200017f8
 800b3d4:	200053f8 	.word	0x200053f8
 800b3d8:	20005400 	.word	0x20005400
 800b3dc:	20005408 	.word	0x20005408
 800b3e0:	20005404 	.word	0x20005404
 800b3e4:	2000540c 	.word	0x2000540c

0800b3e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b085      	sub	sp, #20
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b3f0:	4b28      	ldr	r3, [pc, #160]	@ (800b494 <prvInsertBlockIntoFreeList+0xac>)
 800b3f2:	60fb      	str	r3, [r7, #12]
 800b3f4:	e002      	b.n	800b3fc <prvInsertBlockIntoFreeList+0x14>
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	60fb      	str	r3, [r7, #12]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	429a      	cmp	r2, r3
 800b404:	d8f7      	bhi.n	800b3f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	685b      	ldr	r3, [r3, #4]
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	4413      	add	r3, r2
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	429a      	cmp	r2, r3
 800b416:	d108      	bne.n	800b42a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	685b      	ldr	r3, [r3, #4]
 800b420:	441a      	add	r2, r3
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	441a      	add	r2, r3
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d118      	bne.n	800b470 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b15      	ldr	r3, [pc, #84]	@ (800b498 <prvInsertBlockIntoFreeList+0xb0>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	429a      	cmp	r2, r3
 800b448:	d00d      	beq.n	800b466 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	441a      	add	r2, r3
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	601a      	str	r2, [r3, #0]
 800b464:	e008      	b.n	800b478 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b466:	4b0c      	ldr	r3, [pc, #48]	@ (800b498 <prvInsertBlockIntoFreeList+0xb0>)
 800b468:	681a      	ldr	r2, [r3, #0]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	601a      	str	r2, [r3, #0]
 800b46e:	e003      	b.n	800b478 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b478:	68fa      	ldr	r2, [r7, #12]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d002      	beq.n	800b486 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b486:	bf00      	nop
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr
 800b492:	bf00      	nop
 800b494:	200053f8 	.word	0x200053f8
 800b498:	20005400 	.word	0x20005400

0800b49c <atoi>:
 800b49c:	220a      	movs	r2, #10
 800b49e:	2100      	movs	r1, #0
 800b4a0:	f000 b87a 	b.w	800b598 <strtol>

0800b4a4 <_strtol_l.constprop.0>:
 800b4a4:	2b24      	cmp	r3, #36	@ 0x24
 800b4a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4aa:	4686      	mov	lr, r0
 800b4ac:	4690      	mov	r8, r2
 800b4ae:	d801      	bhi.n	800b4b4 <_strtol_l.constprop.0+0x10>
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d106      	bne.n	800b4c2 <_strtol_l.constprop.0+0x1e>
 800b4b4:	f000 f894 	bl	800b5e0 <__errno>
 800b4b8:	2316      	movs	r3, #22
 800b4ba:	6003      	str	r3, [r0, #0]
 800b4bc:	2000      	movs	r0, #0
 800b4be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c2:	4834      	ldr	r0, [pc, #208]	@ (800b594 <_strtol_l.constprop.0+0xf0>)
 800b4c4:	460d      	mov	r5, r1
 800b4c6:	462a      	mov	r2, r5
 800b4c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4cc:	5d06      	ldrb	r6, [r0, r4]
 800b4ce:	f016 0608 	ands.w	r6, r6, #8
 800b4d2:	d1f8      	bne.n	800b4c6 <_strtol_l.constprop.0+0x22>
 800b4d4:	2c2d      	cmp	r4, #45	@ 0x2d
 800b4d6:	d12d      	bne.n	800b534 <_strtol_l.constprop.0+0x90>
 800b4d8:	782c      	ldrb	r4, [r5, #0]
 800b4da:	2601      	movs	r6, #1
 800b4dc:	1c95      	adds	r5, r2, #2
 800b4de:	f033 0210 	bics.w	r2, r3, #16
 800b4e2:	d109      	bne.n	800b4f8 <_strtol_l.constprop.0+0x54>
 800b4e4:	2c30      	cmp	r4, #48	@ 0x30
 800b4e6:	d12a      	bne.n	800b53e <_strtol_l.constprop.0+0x9a>
 800b4e8:	782a      	ldrb	r2, [r5, #0]
 800b4ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b4ee:	2a58      	cmp	r2, #88	@ 0x58
 800b4f0:	d125      	bne.n	800b53e <_strtol_l.constprop.0+0x9a>
 800b4f2:	786c      	ldrb	r4, [r5, #1]
 800b4f4:	2310      	movs	r3, #16
 800b4f6:	3502      	adds	r5, #2
 800b4f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b4fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b500:	2200      	movs	r2, #0
 800b502:	fbbc f9f3 	udiv	r9, ip, r3
 800b506:	4610      	mov	r0, r2
 800b508:	fb03 ca19 	mls	sl, r3, r9, ip
 800b50c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b510:	2f09      	cmp	r7, #9
 800b512:	d81b      	bhi.n	800b54c <_strtol_l.constprop.0+0xa8>
 800b514:	463c      	mov	r4, r7
 800b516:	42a3      	cmp	r3, r4
 800b518:	dd27      	ble.n	800b56a <_strtol_l.constprop.0+0xc6>
 800b51a:	1c57      	adds	r7, r2, #1
 800b51c:	d007      	beq.n	800b52e <_strtol_l.constprop.0+0x8a>
 800b51e:	4581      	cmp	r9, r0
 800b520:	d320      	bcc.n	800b564 <_strtol_l.constprop.0+0xc0>
 800b522:	d101      	bne.n	800b528 <_strtol_l.constprop.0+0x84>
 800b524:	45a2      	cmp	sl, r4
 800b526:	db1d      	blt.n	800b564 <_strtol_l.constprop.0+0xc0>
 800b528:	fb00 4003 	mla	r0, r0, r3, r4
 800b52c:	2201      	movs	r2, #1
 800b52e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b532:	e7eb      	b.n	800b50c <_strtol_l.constprop.0+0x68>
 800b534:	2c2b      	cmp	r4, #43	@ 0x2b
 800b536:	bf04      	itt	eq
 800b538:	782c      	ldrbeq	r4, [r5, #0]
 800b53a:	1c95      	addeq	r5, r2, #2
 800b53c:	e7cf      	b.n	800b4de <_strtol_l.constprop.0+0x3a>
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d1da      	bne.n	800b4f8 <_strtol_l.constprop.0+0x54>
 800b542:	2c30      	cmp	r4, #48	@ 0x30
 800b544:	bf0c      	ite	eq
 800b546:	2308      	moveq	r3, #8
 800b548:	230a      	movne	r3, #10
 800b54a:	e7d5      	b.n	800b4f8 <_strtol_l.constprop.0+0x54>
 800b54c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b550:	2f19      	cmp	r7, #25
 800b552:	d801      	bhi.n	800b558 <_strtol_l.constprop.0+0xb4>
 800b554:	3c37      	subs	r4, #55	@ 0x37
 800b556:	e7de      	b.n	800b516 <_strtol_l.constprop.0+0x72>
 800b558:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b55c:	2f19      	cmp	r7, #25
 800b55e:	d804      	bhi.n	800b56a <_strtol_l.constprop.0+0xc6>
 800b560:	3c57      	subs	r4, #87	@ 0x57
 800b562:	e7d8      	b.n	800b516 <_strtol_l.constprop.0+0x72>
 800b564:	f04f 32ff 	mov.w	r2, #4294967295
 800b568:	e7e1      	b.n	800b52e <_strtol_l.constprop.0+0x8a>
 800b56a:	1c53      	adds	r3, r2, #1
 800b56c:	d108      	bne.n	800b580 <_strtol_l.constprop.0+0xdc>
 800b56e:	2322      	movs	r3, #34	@ 0x22
 800b570:	f8ce 3000 	str.w	r3, [lr]
 800b574:	4660      	mov	r0, ip
 800b576:	f1b8 0f00 	cmp.w	r8, #0
 800b57a:	d0a0      	beq.n	800b4be <_strtol_l.constprop.0+0x1a>
 800b57c:	1e69      	subs	r1, r5, #1
 800b57e:	e006      	b.n	800b58e <_strtol_l.constprop.0+0xea>
 800b580:	b106      	cbz	r6, 800b584 <_strtol_l.constprop.0+0xe0>
 800b582:	4240      	negs	r0, r0
 800b584:	f1b8 0f00 	cmp.w	r8, #0
 800b588:	d099      	beq.n	800b4be <_strtol_l.constprop.0+0x1a>
 800b58a:	2a00      	cmp	r2, #0
 800b58c:	d1f6      	bne.n	800b57c <_strtol_l.constprop.0+0xd8>
 800b58e:	f8c8 1000 	str.w	r1, [r8]
 800b592:	e794      	b.n	800b4be <_strtol_l.constprop.0+0x1a>
 800b594:	0800b8d5 	.word	0x0800b8d5

0800b598 <strtol>:
 800b598:	4613      	mov	r3, r2
 800b59a:	460a      	mov	r2, r1
 800b59c:	4601      	mov	r1, r0
 800b59e:	4802      	ldr	r0, [pc, #8]	@ (800b5a8 <strtol+0x10>)
 800b5a0:	6800      	ldr	r0, [r0, #0]
 800b5a2:	f7ff bf7f 	b.w	800b4a4 <_strtol_l.constprop.0>
 800b5a6:	bf00      	nop
 800b5a8:	20000010 	.word	0x20000010

0800b5ac <memset>:
 800b5ac:	4402      	add	r2, r0
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d100      	bne.n	800b5b6 <memset+0xa>
 800b5b4:	4770      	bx	lr
 800b5b6:	f803 1b01 	strb.w	r1, [r3], #1
 800b5ba:	e7f9      	b.n	800b5b0 <memset+0x4>

0800b5bc <strncmp>:
 800b5bc:	b510      	push	{r4, lr}
 800b5be:	b16a      	cbz	r2, 800b5dc <strncmp+0x20>
 800b5c0:	3901      	subs	r1, #1
 800b5c2:	1884      	adds	r4, r0, r2
 800b5c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d103      	bne.n	800b5d8 <strncmp+0x1c>
 800b5d0:	42a0      	cmp	r0, r4
 800b5d2:	d001      	beq.n	800b5d8 <strncmp+0x1c>
 800b5d4:	2a00      	cmp	r2, #0
 800b5d6:	d1f5      	bne.n	800b5c4 <strncmp+0x8>
 800b5d8:	1ad0      	subs	r0, r2, r3
 800b5da:	bd10      	pop	{r4, pc}
 800b5dc:	4610      	mov	r0, r2
 800b5de:	e7fc      	b.n	800b5da <strncmp+0x1e>

0800b5e0 <__errno>:
 800b5e0:	4b01      	ldr	r3, [pc, #4]	@ (800b5e8 <__errno+0x8>)
 800b5e2:	6818      	ldr	r0, [r3, #0]
 800b5e4:	4770      	bx	lr
 800b5e6:	bf00      	nop
 800b5e8:	20000010 	.word	0x20000010

0800b5ec <__libc_init_array>:
 800b5ec:	b570      	push	{r4, r5, r6, lr}
 800b5ee:	4d0d      	ldr	r5, [pc, #52]	@ (800b624 <__libc_init_array+0x38>)
 800b5f0:	4c0d      	ldr	r4, [pc, #52]	@ (800b628 <__libc_init_array+0x3c>)
 800b5f2:	1b64      	subs	r4, r4, r5
 800b5f4:	10a4      	asrs	r4, r4, #2
 800b5f6:	2600      	movs	r6, #0
 800b5f8:	42a6      	cmp	r6, r4
 800b5fa:	d109      	bne.n	800b610 <__libc_init_array+0x24>
 800b5fc:	4d0b      	ldr	r5, [pc, #44]	@ (800b62c <__libc_init_array+0x40>)
 800b5fe:	4c0c      	ldr	r4, [pc, #48]	@ (800b630 <__libc_init_array+0x44>)
 800b600:	f000 f826 	bl	800b650 <_init>
 800b604:	1b64      	subs	r4, r4, r5
 800b606:	10a4      	asrs	r4, r4, #2
 800b608:	2600      	movs	r6, #0
 800b60a:	42a6      	cmp	r6, r4
 800b60c:	d105      	bne.n	800b61a <__libc_init_array+0x2e>
 800b60e:	bd70      	pop	{r4, r5, r6, pc}
 800b610:	f855 3b04 	ldr.w	r3, [r5], #4
 800b614:	4798      	blx	r3
 800b616:	3601      	adds	r6, #1
 800b618:	e7ee      	b.n	800b5f8 <__libc_init_array+0xc>
 800b61a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b61e:	4798      	blx	r3
 800b620:	3601      	adds	r6, #1
 800b622:	e7f2      	b.n	800b60a <__libc_init_array+0x1e>
 800b624:	0800b9e0 	.word	0x0800b9e0
 800b628:	0800b9e0 	.word	0x0800b9e0
 800b62c:	0800b9e0 	.word	0x0800b9e0
 800b630:	0800b9e4 	.word	0x0800b9e4

0800b634 <memcpy>:
 800b634:	440a      	add	r2, r1
 800b636:	4291      	cmp	r1, r2
 800b638:	f100 33ff 	add.w	r3, r0, #4294967295
 800b63c:	d100      	bne.n	800b640 <memcpy+0xc>
 800b63e:	4770      	bx	lr
 800b640:	b510      	push	{r4, lr}
 800b642:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b646:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b64a:	4291      	cmp	r1, r2
 800b64c:	d1f9      	bne.n	800b642 <memcpy+0xe>
 800b64e:	bd10      	pop	{r4, pc}

0800b650 <_init>:
 800b650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b652:	bf00      	nop
 800b654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b656:	bc08      	pop	{r3}
 800b658:	469e      	mov	lr, r3
 800b65a:	4770      	bx	lr

0800b65c <_fini>:
 800b65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b65e:	bf00      	nop
 800b660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b662:	bc08      	pop	{r3}
 800b664:	469e      	mov	lr, r3
 800b666:	4770      	bx	lr
