|UART_Tx_Wrapperr
clk_50M => UART_Tx_Wrapper:u_UART_Tx_Wrapper.clk_50M
clk_50M => counter[0].CLK
clk_50M => counter[1].CLK
clk_50M => counter[2].CLK
clk_50M => counter[3].CLK
clk_50M => counter[4].CLK
clk_50M => counter[5].CLK
clk_50M => counter[6].CLK
clk_50M => counter[7].CLK
clk_50M => counter[8].CLK
clk_50M => counter[9].CLK
clk_50M => counter[10].CLK
clk_50M => counter[11].CLK
clk_50M => counter[12].CLK
clk_50M => counter[13].CLK
clk_50M => counter[14].CLK
clk_50M => counter[15].CLK
clk_50M => counter[16].CLK
clk_50M => counter[17].CLK
clk_50M => counter[18].CLK
clk_50M => counter[19].CLK
clk_50M => counter[20].CLK
clk_50M => counter[21].CLK
clk_50M => counter[22].CLK
clk_50M => counter[23].CLK
clk_50M => counter[24].CLK
clk_50M => counter[25].CLK
clk_50M => counter[26].CLK
clk_50M => counter[27].CLK
clk_50M => counter[28].CLK
clk_50M => counter[29].CLK
clk_50M => counter[30].CLK
clk_50M => counter[31].CLK
clk_50M => counter[32].CLK
clk_50M => counter[33].CLK
clk_50M => counter[34].CLK
clk_50M => counter[35].CLK
clk_50M => start.CLK
tx <= UART_Tx_Wrapper:u_UART_Tx_Wrapper.tx


|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper
clk_50M => clk_50M.IN1
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
data0[7] => Mux7.IN2
data0[6] => Mux6.IN2
data0[5] => Mux5.IN2
data0[4] => Mux4.IN2
data0[3] => Mux3.IN2
data0[2] => Mux2.IN2
data0[1] => Mux1.IN2
data0[0] => Mux0.IN2
data1[7] => Mux7.IN3
data1[6] => Mux6.IN3
data1[5] => Mux5.IN3
data1[4] => Mux4.IN3
data1[3] => Mux3.IN3
data1[2] => Mux2.IN3
data1[1] => Mux1.IN3
data1[0] => Mux0.IN3
data2[7] => Mux7.IN4
data2[6] => Mux6.IN4
data2[5] => Mux5.IN4
data2[4] => Mux4.IN4
data2[3] => Mux3.IN4
data2[2] => Mux2.IN4
data2[1] => Mux1.IN4
data2[0] => Mux0.IN4
data3[7] => Mux7.IN5
data3[6] => Mux6.IN5
data3[5] => Mux5.IN5
data3[4] => Mux4.IN5
data3[3] => Mux3.IN5
data3[2] => Mux2.IN5
data3[1] => Mux1.IN5
data3[0] => Mux0.IN5
data4[7] => Mux7.IN6
data4[6] => Mux6.IN6
data4[5] => Mux5.IN6
data4[4] => Mux4.IN6
data4[3] => Mux3.IN6
data4[2] => Mux2.IN6
data4[1] => Mux1.IN6
data4[0] => Mux0.IN6
data5[7] => Mux7.IN7
data5[6] => Mux6.IN7
data5[5] => Mux5.IN7
data5[4] => Mux4.IN7
data5[3] => Mux3.IN7
data5[2] => Mux2.IN7
data5[1] => Mux1.IN7
data5[0] => Mux0.IN7
data6[7] => Mux7.IN8
data6[6] => Mux6.IN8
data6[5] => Mux5.IN8
data6[4] => Mux4.IN8
data6[3] => Mux3.IN8
data6[2] => Mux2.IN8
data6[1] => Mux1.IN8
data6[0] => Mux0.IN8
data7[7] => Mux7.IN9
data7[6] => Mux6.IN9
data7[5] => Mux5.IN9
data7[4] => Mux4.IN9
data7[3] => Mux3.IN9
data7[2] => Mux2.IN9
data7[1] => Mux1.IN9
data7[0] => Mux0.IN9
data8[7] => Mux7.IN10
data8[6] => Mux6.IN10
data8[5] => Mux5.IN10
data8[4] => Mux4.IN10
data8[3] => Mux3.IN10
data8[2] => Mux2.IN10
data8[1] => Mux1.IN10
data8[0] => Mux0.IN10
data9[7] => Mux7.IN11
data9[6] => Mux6.IN11
data9[5] => Mux5.IN11
data9[4] => Mux4.IN11
data9[3] => Mux3.IN11
data9[2] => Mux2.IN11
data9[1] => Mux1.IN11
data9[0] => Mux0.IN11
data10[7] => Mux7.IN12
data10[6] => Mux6.IN12
data10[5] => Mux5.IN12
data10[4] => Mux4.IN12
data10[3] => Mux3.IN12
data10[2] => Mux2.IN12
data10[1] => Mux1.IN12
data10[0] => Mux0.IN12
data11[7] => Mux7.IN13
data11[6] => Mux6.IN13
data11[5] => Mux5.IN13
data11[4] => Mux4.IN13
data11[3] => Mux3.IN13
data11[2] => Mux2.IN13
data11[1] => Mux1.IN13
data11[0] => Mux0.IN13
data12[7] => Mux7.IN14
data12[6] => Mux6.IN14
data12[5] => Mux5.IN14
data12[4] => Mux4.IN14
data12[3] => Mux3.IN14
data12[2] => Mux2.IN14
data12[1] => Mux1.IN14
data12[0] => Mux0.IN14
data13[7] => Mux7.IN15
data13[6] => Mux6.IN15
data13[5] => Mux5.IN15
data13[4] => Mux4.IN15
data13[3] => Mux3.IN15
data13[2] => Mux2.IN15
data13[1] => Mux1.IN15
data13[0] => Mux0.IN15
done <= <GND>
tx <= uart_tx:u_uart_tx.tx


|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx
clk_3125 => tx_done~reg0.CLK
clk_3125 => data_bit_sent[0].CLK
clk_3125 => data_bit_sent[1].CLK
clk_3125 => data_bit_sent[2].CLK
clk_3125 => counter[0].CLK
clk_3125 => counter[1].CLK
clk_3125 => counter[2].CLK
clk_3125 => counter[3].CLK
clk_3125 => counter[4].CLK
clk_3125 => counter[5].CLK
clk_3125 => counter[6].CLK
clk_3125 => counter[7].CLK
clk_3125 => counter[8].CLK
clk_3125 => counter[9].CLK
clk_3125 => counter[10].CLK
clk_3125 => counter[11].CLK
clk_3125 => counter[12].CLK
clk_3125 => counter[13].CLK
clk_3125 => counter[14].CLK
clk_3125 => counter[15].CLK
clk_3125 => counter[16].CLK
clk_3125 => counter[17].CLK
clk_3125 => counter[18].CLK
clk_3125 => counter[19].CLK
clk_3125 => counter[20].CLK
clk_3125 => counter[21].CLK
clk_3125 => counter[22].CLK
clk_3125 => counter[23].CLK
clk_3125 => counter[24].CLK
clk_3125 => tx~reg0.CLK
clk_3125 => state~6.DATAIN
parity_type => tx.OUTPUTSELECT
tx_start => state.OUTPUTSELECT
tx_start => state.OUTPUTSELECT
tx_start => state.OUTPUTSELECT
tx_start => state.OUTPUTSELECT
tx_start => state.OUTPUTSELECT
tx_start => tx.OUTPUTSELECT
data[7] => tx.DATAB
data[7] => WideXnor0.IN0
data[7] => WideXor0.IN0
data[7] => Mux0.IN10
data[6] => WideXnor0.IN1
data[6] => WideXor0.IN1
data[6] => Mux0.IN9
data[5] => WideXnor0.IN2
data[5] => WideXor0.IN2
data[5] => Mux0.IN8
data[4] => WideXnor0.IN3
data[4] => WideXor0.IN3
data[4] => Mux0.IN7
data[3] => WideXnor0.IN4
data[3] => WideXor0.IN4
data[3] => Mux0.IN6
data[2] => WideXnor0.IN5
data[2] => WideXor0.IN5
data[2] => Mux0.IN5
data[1] => WideXnor0.IN6
data[1] => WideXor0.IN6
data[1] => Mux0.IN4
data[0] => WideXnor0.IN7
data[0] => WideXor0.IN7
data[0] => Mux0.IN3
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper|Frequency_Scaling:u_Frequency_Scaling
clk_50M => s_clk_counter[0].CLK
clk_50M => s_clk_counter[1].CLK
clk_50M => s_clk_counter[2].CLK
clk_50M => adc_clk_out~reg0.CLK
adc_clk_out <= adc_clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


