# Nios II Custom Instruction & DMA Acceleration Project

This project demonstrates the performance optimization of an FPGA-based Nios II system using **Custom Instructions** and **Scatter-Gather DMA (SG-DMA)**.

It implements a hardware-accelerated arithmetic unit for high-speed calculation and uses DMA for efficient memory-to-memory data transfer, offloading tasks from the CPU.

## Design Journey (Documentation)
For a deep dive into the implementation details, including design rationale, timing analysis, and pipeline logic, please refer to the history documents:
*   [ðŸ‡ºðŸ‡¸ **English: Implementation Journey**](./history.md)
*   [ðŸ‡°ðŸ‡· **Korean: FPGA í”„ë¡œì íŠ¸ ê²€ì¦ (í•œê¸€)**](./history_kor.md)

### Read this in other languages
*   [ðŸ‡°ðŸ‡· **í•œêµ­ì–´ (Korean)**](./README_kor.md)

## Project Overview

### Key Features
1.  **Custom Instruction Unit**:
    *   Optimized hardware logic for specific arithmetic (`(A * B) / 400`).
    *   **Timing Optimization**: Replaces slow hardware division with shift-add operations (`(A * 5243) >> 21`) to resolve Setup Time Violations.
    *   Achieves significant cycle reduction compared to software implementation.

2.  **Streaming Acceleration (Stream Processor)**:
    *   **N-Stage Pipeline**: Refactored to a parameterizable 3-stage architecture for high-frequency stability.
    *   **Backpressure support**: Implemented robust Avalon-ST Valid-Ready handshake (`pipe_valid`/`pipe_ready` chain).
    *   **Endianness Correction**: Automatic byte-swapping to match Nios II memory layout.
    *   **Reusable Template**: Includes [pipe_template.v](./RTL/pipe_template.v) for future projects.

3.  **Modular SGDMA Integration**:
    *   Offloads CPU by performing calculations inline during DMA transfers.
    *   Uses disaggregated mSGDMA Dispatcher, Read Master, and Write Master.

## Directory Structure

```text
c:/Workspace/quartus_project/
â”œâ”€â”€ RTL/                    # Verilog HDL Source Files
â”‚   â”œâ”€â”€ stream_processor.v  # 3-Stage Pipeline Accelerator
â”‚   â”œâ”€â”€ pipe_template.v     # Reusable N-Stage Template
â”‚   â”œâ”€â”€ my_multi_calc.v     # Custom Instruction Logic
â”‚   â””â”€â”€ top_module.v        # Top-level integration
â”œâ”€â”€ software/
â”‚   â”œâ”€â”€ cust_inst_app/      # Nios II Application Code
â”‚   â”‚   â””â”€â”€ main.c          # Benchmarking & Test App (HW v0x110)
â”‚   â””â”€â”€ cust_inst/          # BSP - *Excluded from git*
â”œâ”€â”€ history_kor.md          # Implementation Journey (Korean)
â”œâ”€â”€ history.md              # Implementation Journey (English)
â””â”€â”€ custom_inst_qsys.qsys   # Platform Designer System File
```

## Performance Results

Our final benchmarks on Nios II (50MHz) demonstrate massive acceleration:

- **Bypass Mode**: 7.59x faster than CPU memory copy.
- **Arithmetic Acceleration**: **86.14x faster** than pure software division.

---

## License
MIT License
