// Seed: 1198654783
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    output wand id_10,
    input tri id_11,
    input wand id_12,
    output supply0 id_13,
    input uwire id_14,
    output uwire id_15,
    output uwire id_16,
    input wire id_17,
    input wand id_18,
    input tri1 id_19,
    output wor id_20,
    output tri id_21,
    output supply1 id_22,
    input tri1 id_23,
    output wire id_24,
    output tri1 id_25,
    input uwire id_26,
    output wand id_27,
    input tri1 id_28,
    output wand id_29,
    output wor id_30,
    input tri1 id_31,
    output supply1 id_32,
    input supply0 id_33,
    input tri0 id_34,
    input wand id_35,
    output wire id_36,
    input tri0 id_37,
    input wor id_38,
    input tri1 module_0,
    input uwire id_40,
    output uwire id_41,
    output tri id_42,
    output wire id_43,
    input wand id_44,
    output wand id_45,
    output uwire id_46,
    input wand id_47,
    input tri0 id_48,
    output supply1 id_49
);
  wire id_51;
  wire id_52;
  assign id_21 = -1;
  wire id_53;
  logic [-1 : -1 'b0 ||  1] id_54 = 1, id_55;
  integer id_56;
  ;
  timeunit 1ps;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wand id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    input uwire id_6
);
  wire id_8;
  ;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_4,
      id_3,
      id_6,
      id_6,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_1,
      id_1,
      id_6,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_6,
      id_6,
      id_5,
      id_4,
      id_0,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4,
      id_5,
      id_6,
      id_1
  );
  generate
    logic [1 : -1] id_10;
    wire id_11;
  endgenerate
endmodule
