<profile>

<section name = "Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_324_1'" level="0">
<item name = "Date">Sun Oct 12 09:48:14 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">activation_accelerator</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32774, 32774, 0.328 ms, 0.328 ms, 32774, 32774, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_324_1">32772, 32772, 6, 1, 1, 32768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 205, 32, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U111">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln324_fu_146_p2">+, 0, 0, 23, 16, 1</column>
<column name="icmp_ln324_fu_140_p2">icmp, 0, 0, 13, 16, 17</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 16, 32</column>
<column name="i_fu_46">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="i_19_cast29_reg_208">16, 0, 64, 48</column>
<column name="i_fu_46">16, 0, 16, 0</column>
<column name="mul_i_reg_253">32, 0, 32, 0</column>
<column name="tmp_2_reg_243">32, 0, 32, 0</column>
<column name="trunc_ln324_reg_233">2, 0, 2, 0</column>
<column name="y_load_reg_248">32, 0, 32, 0</column>
<column name="i_19_cast29_reg_208">64, 32, 64, 48</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="grp_fu_613_p_din0">out, 32, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="grp_fu_613_p_din1">out, 32, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="grp_fu_613_p_dout0">in, 32, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="grp_fu_613_p_ce">out, 1, ap_ctrl_hs, activation_accelerator_Pipeline_VITIS_LOOP_324_1, return value</column>
<column name="x_address0">out, 13, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 32, ap_memory, x, array</column>
<column name="x_2_address0">out, 13, ap_memory, x_2, array</column>
<column name="x_2_ce0">out, 1, ap_memory, x_2, array</column>
<column name="x_2_q0">in, 32, ap_memory, x_2, array</column>
<column name="x_4_address0">out, 13, ap_memory, x_4, array</column>
<column name="x_4_ce0">out, 1, ap_memory, x_4, array</column>
<column name="x_4_q0">in, 32, ap_memory, x_4, array</column>
<column name="x_6_address0">out, 13, ap_memory, x_6, array</column>
<column name="x_6_ce0">out, 1, ap_memory, x_6, array</column>
<column name="x_6_q0">in, 32, ap_memory, x_6, array</column>
<column name="y_address0">out, 15, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_q0">in, 32, ap_memory, y, array</column>
<column name="x_mask_address0">out, 15, ap_memory, x_mask, array</column>
<column name="x_mask_ce0">out, 1, ap_memory, x_mask, array</column>
<column name="x_mask_we0">out, 1, ap_memory, x_mask, array</column>
<column name="x_mask_d0">out, 32, ap_memory, x_mask, array</column>
</table>
</item>
</section>
</profile>
