// Seed: 2454695041
module module_0 ();
  assign id_0 = id_0;
  assign id_1 = 1;
  type_3(
      id_0 - 1
  );
  assign id_1 = 1'b0 ? 1 : 1'b0 ? id_0 : ~{1, !id_0, 1'h0};
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_6;
endmodule
module module_2 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4
);
  logic id_7;
  assign id_6[1] = 1;
  assign id_5 = 1;
  logic id_8;
  logic id_9;
  assign id_2 = id_9;
  assign id_2 = 1 << 1;
  logic id_10;
  logic id_11;
endmodule
