Mapping logical library work (line 9) to current logical library
digilentspartan3espi_v1_01_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit digilentspartan3espi is
vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3espi
   .prj
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v
1_01_a/hdl/vhdl/InterfaceLct1407.vhd" in Library digilentspartan3espi_v1_01_a.
Entity <InterfaceLct1407> compiled.
Entity <InterfaceLct1407> (Architecture <arch>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v
1_01_a/hdl/vhdl/user_logic.vhd" in Library digilentspartan3espi_v1_01_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v
1_01_a/hdl/vhdl/digilentspartan3espi.vhd" in Library
digilentspartan3espi_v1_01_a.
Entity <digilentspartan3espi> compiled.
Entity <digilentspartan3espi> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = digilentspartan3espi
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores\digilentspartan3espi
   .prj : 13
ERROR:EDK:2091 - PORT:MPLB_Rst - MASTER PLBV46 input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:PLB_MAddrAck - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MBusy - MASTER PLBV46 input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:PLB_MIRQ - MASTER PLBV46 input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:PLB_MRdBTerm - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdDAck - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdDBus - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdErr - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdWdAddr - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRearbitrate - MASTER PLBV46 input port is not defined
   in the HDL source
ERROR:EDK:2091 - PORT:PLB_MSSize - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MTimeout - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MWrBTerm - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MWrDAck - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MWrErr - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_ABus - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_BE - MASTER PLBV46 output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:M_MSize - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_RNW - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_TAttribute - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_UABus - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_abort - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_busLock - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_lockErr - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_priority - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_rdBurst - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_request - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_size - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_type - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_wrBurst - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_wrDBus - MASTER PLBV46 output port is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER PLBV46 parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER PLBV46 parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER PLBV46 parameter is not
   defined in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER PLBV46 parameter is not
   defined in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER PLBV46 parameter is not defined
   in the HDL source
ERROR:EDK:1987 - No port was associated to bus connector MPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector MPLB_Clk!
ERROR:EDK:2091 - PORT:MPLB_Rst - MASTER PLBV46 input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:PLB_MAddrAck - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MBusy - MASTER PLBV46 input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:PLB_MIRQ - MASTER PLBV46 input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:PLB_MRdBTerm - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdDAck - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdDBus - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdErr - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRdWdAddr - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MRearbitrate - MASTER PLBV46 input port is not defined
   in the HDL source
ERROR:EDK:2091 - PORT:PLB_MSSize - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MTimeout - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MWrBTerm - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MWrDAck - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:PLB_MWrErr - MASTER PLBV46 input port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_ABus - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_BE - MASTER PLBV46 output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:M_MSize - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_RNW - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_TAttribute - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_UABus - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_abort - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_busLock - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_lockErr - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_priority - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_rdBurst - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_request - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_size - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_type - MASTER PLBV46 output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:M_wrBurst - MASTER PLBV46 output port is not defined in
   the HDL source
ERROR:EDK:2092 - PORT:M_wrDBus - MASTER PLBV46 output port is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER PLBV46 parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER PLBV46 parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER PLBV46 parameter is not
   defined in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER PLBV46 parameter is not
   defined in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER PLBV46 parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
Copying file InterfaceLct1407.vhd to
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3espi_v1
_01_a/hdl/vhdl/ ...
Copying file user_logic.vhd to
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3espi_v1
_01_a/hdl/vhdl/ ...
Copying file digilentspartan3espi.vhd to
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores/digilentspartan3espi_v1
_01_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
Z:\SysEmp\ProyectoFinal\ProyectoFinalSDE\Proyecto\pcores\digilentspartan3espi_v1
_01_a.

Summary:

  Logical library     : digilentspartan3espi_v1_01_a
  Version             : 1.01.a
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - digilentspartan3espi_v1_01_a\data
  - digilentspartan3espi_v1_01_a\hdl
  - digilentspartan3espi_v1_01_a\hdl\vhdl
  - digilentspartan3espi_v1_01_a\netlist


The following HDL source files will be copied into the
digilentspartan3espi_v1_01_a\hdl\vhdl directory:

  - InterfaceLct1407.vhd
  - user_logic.vhd
  - digilentspartan3espi.vhd

The following files will be created under the digilentspartan3espi_v1_01_a\data
directory:

  - digilentspartan3espi_v2_1_0.mpd
  - digilentspartan3espi_v2_1_0.pao

  - digilentspartan3espi_v2_1_0.bbd

The following netlist file(s) will be copied into the
digilentspartan3espi_v1_01_a\netlist directory:

  - digilentspartan3espi.ngc


