v 20150930 2
C 47500 44600 1 0 0 80386SXLP.sym
{
T 50100 72600 5 10 0 0 0 0 1
footprint=PQFP100
T 49500 51500 5 10 1 1 0 0 1
refdes=CPU1
}
C 49800 44000 1 0 0 gnd-1.sym
N 48100 44600 51500 44600 4
N 49900 44300 49900 44600 4
C 49600 53000 1 0 0 5V-plus-1.sym
N 48500 53000 51100 53000 4
U 45800 48800 45800 52100 10 1
U 45800 52100 39200 52100 10 0
N 46600 48600 46000 48600 4
{
T 46200 48655 5 10 1 1 0 3 1
netname=D15
}
C 46000 48600 1 90 0 busripper-1.sym
{
T 45600 48600 5 8 0 0 90 0 1
device=none
}
N 47500 52600 47500 52000 4
N 46600 48800 46000 48800 4
{
T 46200 48855 5 10 1 1 0 3 1
netname=D14
}
C 46000 48800 1 90 0 busripper-1.sym
{
T 45600 48800 5 8 0 0 90 0 1
device=none
}
N 46600 49000 46000 49000 4
{
T 46200 49055 5 10 1 1 0 3 1
netname=D13
}
C 46000 49000 1 90 0 busripper-1.sym
{
T 45600 49000 5 8 0 0 90 0 1
device=none
}
N 46600 49200 46000 49200 4
{
T 46200 49255 5 10 1 1 0 3 1
netname=D12
}
C 46000 49200 1 90 0 busripper-1.sym
{
T 45600 49200 5 8 0 0 90 0 1
device=none
}
N 46600 49400 46000 49400 4
{
T 46200 49455 5 10 1 1 0 3 1
netname=D11
}
C 46000 49400 1 90 0 busripper-1.sym
{
T 45600 49400 5 8 0 0 90 0 1
device=none
}
N 46600 49600 46000 49600 4
{
T 46200 49655 5 10 1 1 0 3 1
netname=D10
}
C 46000 49600 1 90 0 busripper-1.sym
{
T 45600 49600 5 8 0 0 90 0 1
device=none
}
N 46600 49800 46000 49800 4
{
T 46200 49855 5 10 1 1 0 3 1
netname=D9
}
C 46000 49800 1 90 0 busripper-1.sym
{
T 45600 49800 5 8 0 0 90 0 1
device=none
}
N 46600 50000 46000 50000 4
{
T 46200 50055 5 10 1 1 0 3 1
netname=D8
}
C 46000 50000 1 90 0 busripper-1.sym
{
T 45600 50000 5 8 0 0 90 0 1
device=none
}
N 46600 50200 46000 50200 4
{
T 46200 50255 5 10 1 1 0 3 1
netname=D7
}
C 46000 50200 1 90 0 busripper-1.sym
{
T 45600 50200 5 8 0 0 90 0 1
device=none
}
N 46600 50400 46000 50400 4
{
T 46200 50455 5 10 1 1 0 3 1
netname=D6
}
C 46000 50400 1 90 0 busripper-1.sym
{
T 45600 50400 5 8 0 0 90 0 1
device=none
}
N 46600 50600 46000 50600 4
{
T 46200 50655 5 10 1 1 0 3 1
netname=D5
}
C 46000 50600 1 90 0 busripper-1.sym
{
T 45600 50600 5 8 0 0 90 0 1
device=none
}
N 46600 50800 46000 50800 4
{
T 46200 50855 5 10 1 1 0 3 1
netname=D4
}
C 46000 50800 1 90 0 busripper-1.sym
{
T 45600 50800 5 8 0 0 90 0 1
device=none
}
N 46600 51000 46000 51000 4
{
T 46200 51055 5 10 1 1 0 3 1
netname=D3
}
C 46000 51000 1 90 0 busripper-1.sym
{
T 45600 51000 5 8 0 0 90 0 1
device=none
}
N 46600 51200 46000 51200 4
{
T 46200 51255 5 10 1 1 0 3 1
netname=D2
}
C 46000 51200 1 90 0 busripper-1.sym
{
T 45600 51200 5 8 0 0 90 0 1
device=none
}
N 46600 51400 46000 51400 4
{
T 46200 51455 5 10 1 1 0 3 1
netname=D1
}
C 46000 51400 1 90 0 busripper-1.sym
{
T 45600 51400 5 8 0 0 90 0 1
device=none
}
N 46600 51600 46000 51600 4
{
T 46200 51655 5 10 1 1 0 3 1
netname=D0
}
C 46000 51600 1 90 0 busripper-1.sym
{
T 45600 51600 5 8 0 0 90 0 1
device=none
}
U 53700 47800 53700 54000 10 1
N 52800 47600 53500 47600 4
{
T 53150 47655 5 10 1 1 0 3 1
netname=A23
}
C 53500 47600 1 0 0 busripper-1.sym
{
T 53500 48000 5 8 0 0 0 0 1
device=none
}
N 52800 47800 53500 47800 4
{
T 53150 47855 5 10 1 1 0 3 1
netname=A22
}
C 53500 47800 1 0 0 busripper-1.sym
{
T 53500 48200 5 8 0 0 0 0 1
device=none
}
N 52800 48000 53500 48000 4
{
T 53150 48055 5 10 1 1 0 3 1
netname=A21
}
C 53500 48000 1 0 0 busripper-1.sym
{
T 53500 48400 5 8 0 0 0 0 1
device=none
}
N 52800 48200 53500 48200 4
{
T 53150 48255 5 10 1 1 0 3 1
netname=A20
}
C 53500 48200 1 0 0 busripper-1.sym
{
T 53500 48600 5 8 0 0 0 0 1
device=none
}
N 52800 48400 53500 48400 4
{
T 53150 48455 5 10 1 1 0 3 1
netname=A19
}
C 53500 48400 1 0 0 busripper-1.sym
{
T 53500 48800 5 8 0 0 0 0 1
device=none
}
N 52800 48600 53500 48600 4
{
T 53150 48655 5 10 1 1 0 3 1
netname=A18
}
C 53500 48600 1 0 0 busripper-1.sym
{
T 53500 49000 5 8 0 0 0 0 1
device=none
}
N 52800 48800 53500 48800 4
{
T 53150 48855 5 10 1 1 0 3 1
netname=A17
}
C 53500 48800 1 0 0 busripper-1.sym
{
T 53500 49200 5 8 0 0 0 0 1
device=none
}
N 52800 49000 53500 49000 4
{
T 53150 49055 5 10 1 1 0 3 1
netname=A16
}
C 53500 49000 1 0 0 busripper-1.sym
{
T 53500 49400 5 8 0 0 0 0 1
device=none
}
N 52800 49200 53500 49200 4
{
T 53150 49255 5 10 1 1 0 3 1
netname=A15
}
C 53500 49200 1 0 0 busripper-1.sym
{
T 53500 49600 5 8 0 0 0 0 1
device=none
}
N 52800 49400 53500 49400 4
{
T 53150 49455 5 10 1 1 0 3 1
netname=A14
}
C 53500 49400 1 0 0 busripper-1.sym
{
T 53500 49800 5 8 0 0 0 0 1
device=none
}
N 52800 49600 53500 49600 4
{
T 53150 49655 5 10 1 1 0 3 1
netname=A13
}
C 53500 49600 1 0 0 busripper-1.sym
{
T 53500 50000 5 8 0 0 0 0 1
device=none
}
N 52800 49800 53500 49800 4
{
T 53150 49855 5 10 1 1 0 3 1
netname=A12
}
C 53500 49800 1 0 0 busripper-1.sym
{
T 53500 50200 5 8 0 0 0 0 1
device=none
}
N 52800 50000 53500 50000 4
{
T 53150 50055 5 10 1 1 0 3 1
netname=A11
}
C 53500 50000 1 0 0 busripper-1.sym
{
T 53500 50400 5 8 0 0 0 0 1
device=none
}
N 52800 50200 53500 50200 4
{
T 53150 50255 5 10 1 1 0 3 1
netname=A10
}
C 53500 50200 1 0 0 busripper-1.sym
{
T 53500 50600 5 8 0 0 0 0 1
device=none
}
N 52800 50400 53500 50400 4
{
T 53150 50455 5 10 1 1 0 3 1
netname=A9
}
C 53500 50400 1 0 0 busripper-1.sym
{
T 53500 50800 5 8 0 0 0 0 1
device=none
}
N 52800 50600 53500 50600 4
{
T 53150 50655 5 10 1 1 0 3 1
netname=A8
}
C 53500 50600 1 0 0 busripper-1.sym
{
T 53500 51000 5 8 0 0 0 0 1
device=none
}
N 52800 50800 53500 50800 4
{
T 53150 50855 5 10 1 1 0 3 1
netname=A7
}
C 53500 50800 1 0 0 busripper-1.sym
{
T 53500 51200 5 8 0 0 0 0 1
device=none
}
N 52800 51000 53500 51000 4
{
T 53150 51055 5 10 1 1 0 3 1
netname=A6
}
C 53500 51000 1 0 0 busripper-1.sym
{
T 53500 51400 5 8 0 0 0 0 1
device=none
}
N 52800 51200 53500 51200 4
{
T 53150 51255 5 10 1 1 0 3 1
netname=A5
}
C 53500 51200 1 0 0 busripper-1.sym
{
T 53500 51600 5 8 0 0 0 0 1
device=none
}
N 52800 51400 53500 51400 4
{
T 53150 51455 5 10 1 1 0 3 1
netname=A4
}
C 53500 51400 1 0 0 busripper-1.sym
{
T 53500 51800 5 8 0 0 0 0 1
device=none
}
N 52800 51600 53500 51600 4
{
T 53150 51655 5 10 1 1 0 3 1
netname=A3
}
C 53500 51600 1 0 0 busripper-1.sym
{
T 53500 52000 5 8 0 0 0 0 1
device=none
}
N 52800 51800 53500 51800 4
{
T 53150 51855 5 10 1 1 0 3 1
netname=A2
}
C 53500 51800 1 0 0 busripper-1.sym
{
T 53500 52200 5 8 0 0 0 0 1
device=none
}
N 52800 52000 53500 52000 4
{
T 53150 52055 5 10 1 1 0 3 1
netname=A1
}
C 53500 52000 1 0 0 busripper-1.sym
{
T 53500 52400 5 8 0 0 0 0 1
device=none
}
C 52800 47300 1 0 0 output-2.sym
{
T 53600 47500 5 10 0 0 0 0 1
net=BHE:1
T 53000 48000 5 10 0 0 0 0 1
device=none
T 53700 47400 5 10 1 1 0 1 1
value=BHE
}
C 52800 47100 1 0 0 output-2.sym
{
T 53600 47000 5 10 0 0 0 0 1
net=BLE:1
T 53000 47800 5 10 0 0 0 0 1
device=none
T 53700 47200 5 10 1 1 0 1 1
value=BLE
}
C 52800 46700 1 0 0 output-2.sym
{
T 53600 46900 5 10 0 0 0 0 1
net=WR:1
T 53000 47400 5 10 0 0 0 0 1
device=none
T 53700 46800 5 10 1 1 0 1 1
value=WR
}
C 52800 46500 1 0 0 output-2.sym
{
T 53600 46700 5 10 0 0 0 0 1
net=DC:1
T 53000 47200 5 10 0 0 0 0 1
device=none
T 53700 46600 5 10 1 1 0 1 1
value=DC
}
C 52800 46300 1 0 0 output-2.sym
{
T 53600 46500 5 10 0 0 0 0 1
net=MIO:1
T 53000 47000 5 10 0 0 0 0 1
device=none
T 53700 46400 5 10 1 1 0 1 1
value=MIO
}
C 54500 46200 1 90 0 resistor-1.sym
{
T 54100 46500 5 10 0 0 90 0 1
device=RESISTOR
T 54200 46400 5 10 1 1 90 0 1
refdes=R21
T 54500 46600 5 10 1 1 0 0 1
value=20k
T 54600 46900 5 10 0 1 0 0 1
footprint=RESC2012L
}
C 54200 47100 1 0 0 5V-plus-1.sym
C 55300 46100 1 0 0 output-2.sym
{
T 56100 46300 5 10 0 0 0 0 1
net=LOCK:1
T 55500 46800 5 10 0 0 0 0 1
device=none
T 56200 46200 5 10 1 1 0 1 1
value=LOCK
}
C 51900 45700 1 0 0 output-2.sym
{
T 52700 45900 5 10 0 0 0 0 1
net=PEREQ:1
T 52100 46400 5 10 0 0 0 0 1
device=none
T 52800 45800 5 10 1 1 0 1 1
value=PEREQ
}
C 51900 45500 1 0 0 output-2.sym
{
T 52700 45700 5 10 0 0 0 0 1
net=BUSY:1
T 52100 46200 5 10 0 0 0 0 1
device=none
T 52800 45600 5 10 1 1 0 1 1
value=BUSY
}
C 51900 45300 1 0 0 output-2.sym
{
T 52700 45500 5 10 0 0 0 0 1
net=ERROR:1
T 52100 46000 5 10 0 0 0 0 1
device=none
T 52800 45400 5 10 1 1 0 1 1
value=ERROR
}
C 43300 48300 1 180 0 output-2.sym
{
T 42500 48100 5 10 0 0 180 0 1
net=ADS:1
T 43100 47600 5 10 0 0 180 0 1
device=none
T 42400 48200 5 10 1 1 180 1 1
value=ADS
}
C 46600 47300 1 180 0 output-2.sym
{
T 45800 47100 5 10 0 0 180 0 1
net=HLDA:1
T 46400 46600 5 10 0 0 180 0 1
device=none
T 45700 47200 5 10 1 1 180 1 1
value=HLDA
}
C 46100 52500 1 0 0 input-2.sym
{
T 46100 52800 5 10 0 0 0 0 1
net=CPU_CLK:1
T 46700 53200 5 10 0 0 0 0 1
device=none
T 46600 52600 5 10 1 1 0 7 1
value=CPU_CLK
}
C 45200 47300 1 0 0 input-2.sym
{
T 45200 47600 5 10 0 0 0 0 1
net=HOLD:1
T 45800 48000 5 10 0 0 0 0 1
device=none
T 45700 47400 5 10 1 1 0 7 1
value=HOLD
}
C 46100 46700 1 0 0 input-2.sym
{
T 46100 47000 5 10 0 0 0 0 1
net=INTR:1
T 46700 47400 5 10 0 0 0 0 1
device=none
T 46600 46800 5 10 1 1 0 7 1
value=INTR
}
C 46100 46500 1 0 0 input-2.sym
{
T 46100 46800 5 10 0 0 0 0 1
net=NMI:1
T 46700 47200 5 10 0 0 0 0 1
device=none
T 46600 46600 5 10 1 1 0 7 1
value=NMI
}
C 46100 46300 1 0 0 input-2.sym
{
T 46100 46600 5 10 0 0 0 0 1
net=RESET:1
T 46700 47000 5 10 0 0 0 0 1
device=none
T 46600 46400 5 10 1 1 0 7 1
value=RESET
}
C 46100 46100 1 0 0 input-2.sym
{
T 46100 46400 5 10 0 0 0 0 1
net=FLT:1
T 46700 46800 5 10 0 0 0 0 1
device=none
T 46600 46200 5 10 1 1 0 7 1
value=FLT
}
C 29400 40400 1 0 0 EP4CE22E22C7N.sym
{
T 36700 55000 5 10 0 0 0 0 1
footprint=EQFP144
T 36700 55200 5 10 0 0 0 0 1
device=EP4CE22E22C7N
T 33200 53200 5 10 1 1 0 3 1
refdes=FPGA1
}
N 31500 40400 35100 40400 4
C 33400 40100 1 0 0 gnd-1.sym
N 31600 55200 34200 55200 4
N 34400 55200 36600 55200 4
N 30000 55200 30600 55200 4
N 30800 55200 31400 55200 4
C 32800 55200 1 0 0 generic-power.sym
{
T 33000 55450 5 10 1 1 0 3 1
net=VCC1P2:1
}
C 30900 55300 1 0 0 generic-power.sym
{
T 31100 55550 5 10 1 1 0 3 1
net=VCCD_PLL:1
}
C 30100 55600 1 0 0 generic-power.sym
{
T 30300 55850 5 10 1 1 0 3 1
net=VCCA:1
}
N 31100 55300 31100 55200 4
N 30300 55600 30300 55200 4
C 35300 55200 1 0 0 3.3V-plus-1.sym
C 28000 52700 1 0 0 input-2.sym
{
T 28000 53000 5 10 0 0 0 0 1
net=FPGA_CLK:1
T 28600 53400 5 10 0 0 0 0 1
device=none
T 28500 52800 5 10 1 1 0 7 1
value=FPGA_CLK
}
C 28000 46300 1 0 0 input-2.sym
{
T 28000 46600 5 10 0 0 0 0 1
net=TDI:1
T 28600 47000 5 10 0 0 0 0 1
device=none
T 28500 46400 5 10 1 1 0 7 1
value=TDI
}
C 28000 45900 1 0 0 input-2.sym
{
T 28000 46200 5 10 0 0 0 0 1
net=TCK:1
T 28600 46600 5 10 0 0 0 0 1
device=none
T 28500 46000 5 10 1 1 0 7 1
value=TCK
}
C 28000 45700 1 0 0 input-2.sym
{
T 28000 46000 5 10 0 0 0 0 1
net=TMS:1
T 28600 46400 5 10 0 0 0 0 1
device=none
T 28500 45800 5 10 1 1 0 7 1
value=TMS
}
C 29400 46300 1 180 0 output-2.sym
{
T 28600 46100 5 10 0 0 180 0 1
net=TDO:1
T 29200 45600 5 10 0 0 180 0 1
device=none
T 28500 46200 5 10 1 1 180 1 1
value=TDO
}
U 39200 48600 39200 52100 10 -1
N 37000 48400 39000 48400 4
{
T 38750 48455 5 10 1 1 0 3 1
netname=D15
}
C 39000 48400 1 0 0 busripper-1.sym
{
T 39000 48800 5 8 0 0 0 0 1
device=none
}
N 37000 48600 39000 48600 4
{
T 38750 48655 5 10 1 1 0 3 1
netname=D14
}
C 39000 48600 1 0 0 busripper-1.sym
{
T 39000 49000 5 8 0 0 0 0 1
device=none
}
N 37000 48800 39000 48800 4
{
T 38750 48855 5 10 1 1 0 3 1
netname=D13
}
C 39000 48800 1 0 0 busripper-1.sym
{
T 39000 49200 5 8 0 0 0 0 1
device=none
}
N 37000 49000 39000 49000 4
{
T 38750 49055 5 10 1 1 0 3 1
netname=D12
}
C 39000 49000 1 0 0 busripper-1.sym
{
T 39000 49400 5 8 0 0 0 0 1
device=none
}
N 37000 49200 39000 49200 4
{
T 38750 49255 5 10 1 1 0 3 1
netname=D11
}
C 39000 49200 1 0 0 busripper-1.sym
{
T 39000 49600 5 8 0 0 0 0 1
device=none
}
N 37000 49400 39000 49400 4
{
T 38750 49455 5 10 1 1 0 3 1
netname=D10
}
C 39000 49400 1 0 0 busripper-1.sym
{
T 39000 49800 5 8 0 0 0 0 1
device=none
}
N 37000 49600 39000 49600 4
{
T 38750 49655 5 10 1 1 0 3 1
netname=D9
}
C 39000 49600 1 0 0 busripper-1.sym
{
T 39000 50000 5 8 0 0 0 0 1
device=none
}
N 37000 49800 39000 49800 4
{
T 38750 49855 5 10 1 1 0 3 1
netname=D8
}
C 39000 49800 1 0 0 busripper-1.sym
{
T 39000 50200 5 8 0 0 0 0 1
device=none
}
N 37000 50200 39000 50200 4
{
T 38750 50255 5 10 1 1 0 3 1
netname=D7
}
C 39000 50200 1 0 0 busripper-1.sym
{
T 39000 50600 5 8 0 0 0 0 1
device=none
}
N 37000 50400 39000 50400 4
{
T 38750 50455 5 10 1 1 0 3 1
netname=D6
}
C 39000 50400 1 0 0 busripper-1.sym
{
T 39000 50800 5 8 0 0 0 0 1
device=none
}
N 37000 50600 39000 50600 4
{
T 38750 50655 5 10 1 1 0 3 1
netname=D5
}
C 39000 50600 1 0 0 busripper-1.sym
{
T 39000 51000 5 8 0 0 0 0 1
device=none
}
N 37000 50800 39000 50800 4
{
T 38750 50855 5 10 1 1 0 3 1
netname=D4
}
C 39000 50800 1 0 0 busripper-1.sym
{
T 39000 51200 5 8 0 0 0 0 1
device=none
}
N 37000 51000 39000 51000 4
{
T 38750 51055 5 10 1 1 0 3 1
netname=D3
}
C 39000 51000 1 0 0 busripper-1.sym
{
T 39000 51400 5 8 0 0 0 0 1
device=none
}
N 37000 51200 39000 51200 4
{
T 38750 51255 5 10 1 1 0 3 1
netname=D2
}
C 39000 51200 1 0 0 busripper-1.sym
{
T 39000 51600 5 8 0 0 0 0 1
device=none
}
N 37000 51400 39000 51400 4
{
T 38750 51455 5 10 1 1 0 3 1
netname=D1
}
C 39000 51400 1 0 0 busripper-1.sym
{
T 39000 51800 5 8 0 0 0 0 1
device=none
}
N 37000 51600 39000 51600 4
{
T 38750 51655 5 10 1 1 0 3 1
netname=D0
}
C 39000 51600 1 0 0 busripper-1.sym
{
T 39000 52000 5 8 0 0 0 0 1
device=none
}
U 53700 54000 39500 54000 10 0
U 39500 54000 39500 43600 10 1
N 37000 48200 39300 48200 4
{
T 38700 48255 5 10 1 1 0 3 1
netname=A23
}
C 39300 48200 1 0 0 busripper-1.sym
{
T 39300 48600 5 8 0 0 0 0 1
device=none
}
N 37000 48000 39300 48000 4
{
T 38700 48055 5 10 1 1 0 3 1
netname=A22
}
C 39300 48000 1 0 0 busripper-1.sym
{
T 39300 48400 5 8 0 0 0 0 1
device=none
}
N 37000 47800 39300 47800 4
{
T 38700 47855 5 10 1 1 0 3 1
netname=A21
}
C 39300 47800 1 0 0 busripper-1.sym
{
T 39300 48200 5 8 0 0 0 0 1
device=none
}
N 37000 47400 39300 47400 4
{
T 38700 47455 5 10 1 1 0 3 1
netname=A20
}
C 39300 47400 1 0 0 busripper-1.sym
{
T 39300 47800 5 8 0 0 0 0 1
device=none
}
N 37000 47200 39300 47200 4
{
T 38700 47255 5 10 1 1 0 3 1
netname=A19
}
C 39300 47200 1 0 0 busripper-1.sym
{
T 39300 47600 5 8 0 0 0 0 1
device=none
}
N 37000 47000 39300 47000 4
{
T 38700 47055 5 10 1 1 0 3 1
netname=A18
}
C 39300 47000 1 0 0 busripper-1.sym
{
T 39300 47400 5 8 0 0 0 0 1
device=none
}
N 37000 46800 39300 46800 4
{
T 38700 46855 5 10 1 1 0 3 1
netname=A17
}
C 39300 46800 1 0 0 busripper-1.sym
{
T 39300 47200 5 8 0 0 0 0 1
device=none
}
N 37000 46600 39300 46600 4
{
T 38700 46655 5 10 1 1 0 3 1
netname=A16
}
C 39300 46600 1 0 0 busripper-1.sym
{
T 39300 47000 5 8 0 0 0 0 1
device=none
}
N 37000 46200 39300 46200 4
{
T 38700 46255 5 10 1 1 0 3 1
netname=A15
}
C 39300 46200 1 0 0 busripper-1.sym
{
T 39300 46600 5 8 0 0 0 0 1
device=none
}
N 37000 46000 39300 46000 4
{
T 38700 46055 5 10 1 1 0 3 1
netname=A14
}
C 39300 46000 1 0 0 busripper-1.sym
{
T 39300 46400 5 8 0 0 0 0 1
device=none
}
N 37000 45800 39300 45800 4
{
T 38700 45855 5 10 1 1 0 3 1
netname=A13
}
C 39300 45800 1 0 0 busripper-1.sym
{
T 39300 46200 5 8 0 0 0 0 1
device=none
}
N 37000 45600 39300 45600 4
{
T 38700 45655 5 10 1 1 0 3 1
netname=A12
}
C 39300 45600 1 0 0 busripper-1.sym
{
T 39300 46000 5 8 0 0 0 0 1
device=none
}
N 37000 45200 39300 45200 4
{
T 38700 45255 5 10 1 1 0 3 1
netname=A11
}
C 39300 45200 1 0 0 busripper-1.sym
{
T 39300 45600 5 8 0 0 0 0 1
device=none
}
N 37000 45000 39300 45000 4
{
T 38700 45055 5 10 1 1 0 3 1
netname=A10
}
C 39300 45000 1 0 0 busripper-1.sym
{
T 39300 45400 5 8 0 0 0 0 1
device=none
}
N 37000 44800 39300 44800 4
{
T 38700 44855 5 10 1 1 0 3 1
netname=A9
}
C 39300 44800 1 0 0 busripper-1.sym
{
T 39300 45200 5 8 0 0 0 0 1
device=none
}
N 37000 44600 39300 44600 4
{
T 38700 44655 5 10 1 1 0 3 1
netname=A8
}
C 39300 44600 1 0 0 busripper-1.sym
{
T 39300 45000 5 8 0 0 0 0 1
device=none
}
N 37000 44400 39300 44400 4
{
T 38700 44455 5 10 1 1 0 3 1
netname=A7
}
C 39300 44400 1 0 0 busripper-1.sym
{
T 39300 44800 5 8 0 0 0 0 1
device=none
}
N 37000 44200 39300 44200 4
{
T 38700 44255 5 10 1 1 0 3 1
netname=A6
}
C 39300 44200 1 0 0 busripper-1.sym
{
T 39300 44600 5 8 0 0 0 0 1
device=none
}
N 37000 44000 39300 44000 4
{
T 38700 44055 5 10 1 1 0 3 1
netname=A5
}
C 39300 44000 1 0 0 busripper-1.sym
{
T 39300 44400 5 8 0 0 0 0 1
device=none
}
N 37000 43800 39300 43800 4
{
T 38700 43855 5 10 1 1 0 3 1
netname=A4
}
C 39300 43800 1 0 0 busripper-1.sym
{
T 39300 44200 5 8 0 0 0 0 1
device=none
}
N 37000 43600 39300 43600 4
{
T 38700 43655 5 10 1 1 0 3 1
netname=A3
}
C 39300 43600 1 0 0 busripper-1.sym
{
T 39300 44000 5 8 0 0 0 0 1
device=none
}
N 37000 43400 39300 43400 4
{
T 38700 43455 5 10 1 1 0 3 1
netname=A2
}
C 39300 43400 1 0 0 busripper-1.sym
{
T 39300 43800 5 8 0 0 0 0 1
device=none
}
C 38400 52100 1 180 0 input-2.sym
{
T 38400 51800 5 10 0 0 180 0 1
net=HLDA:1
T 37800 51400 5 10 0 0 180 0 1
device=none
T 37900 52000 5 10 1 1 180 7 1
value=HLDA
}
C 37000 52100 1 0 0 output-2.sym
{
T 37800 52300 5 10 0 0 0 0 1
net=HOLD:1
T 37200 52800 5 10 0 0 0 0 1
device=none
T 37900 52200 5 10 1 1 0 1 1
value=HOLD
}
C 46100 47700 1 0 0 input-2.sym
{
T 46100 48000 5 10 0 0 0 0 1
net=READY:1
T 46700 48400 5 10 0 0 0 0 1
device=none
T 46600 47800 5 10 1 1 0 7 1
value=READY
}
C 37000 52300 1 0 0 output-2.sym
{
T 37800 52500 5 10 0 0 0 0 1
net=READY:1
T 37200 53000 5 10 0 0 0 0 1
device=none
T 37900 52400 5 10 1 1 0 1 1
value=READY
}
C 28000 52300 1 0 0 input-2.sym
{
T 28000 52600 5 10 0 0 0 0 1
net=ADS:1
T 28600 53000 5 10 0 0 0 0 1
device=none
T 28500 52400 5 10 1 1 0 7 1
value=ADS
}
C 38400 52700 1 180 0 input-2.sym
{
T 38400 52400 5 10 0 0 180 0 1
net=BLE:1
T 37800 52000 5 10 0 0 180 0 1
device=none
T 37900 52600 5 10 1 1 180 7 1
value=BLE
}
C 38400 53500 1 180 0 input-2.sym
{
T 38400 53200 5 10 0 0 180 0 1
net=BHE:1
T 37800 52800 5 10 0 0 180 0 1
device=none
T 37900 53400 5 10 1 1 180 7 1
value=BHE
}
N 37000 52800 39300 52800 4
{
T 38800 52855 5 10 1 1 0 3 1
netname=A1
}
C 39300 52800 1 0 0 busripper-1.sym
{
T 39300 53200 5 8 0 0 0 0 1
device=none
}
C 38400 42500 1 180 0 input-2.sym
{
T 38400 42200 5 10 0 0 180 0 1
net=LOCK:1
T 37800 41800 5 10 0 0 180 0 1
device=none
T 37900 42400 5 10 1 1 180 7 1
value=LOCK
}
C 37000 42500 1 0 0 output-2.sym
{
T 37800 42700 5 10 0 0 0 0 1
net=RESET:1
T 37200 43200 5 10 0 0 0 0 1
device=none
T 37900 42600 5 10 1 1 0 1 1
value=RESET
}
C 37000 42700 1 0 0 output-2.sym
{
T 37800 42900 5 10 0 0 0 0 1
net=NMI:1
T 37200 43400 5 10 0 0 0 0 1
device=none
T 37900 42800 5 10 1 1 0 1 1
value=NMI
}
C 37000 42900 1 0 0 output-2.sym
{
T 37800 43100 5 10 0 0 0 0 1
net=INTR:1
T 37200 43600 5 10 0 0 0 0 1
device=none
T 37900 43000 5 10 1 1 0 1 1
value=INTR
}
C 47500 51700 1 180 0 resistor-1.sym
{
T 47200 51300 5 10 0 0 180 0 1
device=RESISTOR
T 47500 51900 5 10 0 1 180 0 1
refdes=R26
T 47100 51800 5 10 0 1 90 0 1
value=121
T 46800 51800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 51500 1 180 0 resistor-1.sym
{
T 47200 51100 5 10 0 0 180 0 1
device=RESISTOR
T 47500 51700 5 10 0 1 180 0 1
refdes=R27
T 47100 51600 5 10 0 1 90 0 1
value=121
T 46800 51600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 51300 1 180 0 resistor-1.sym
{
T 47200 50900 5 10 0 0 180 0 1
device=RESISTOR
T 47500 51500 5 10 0 1 180 0 1
refdes=R28
T 47100 51400 5 10 0 1 90 0 1
value=121
T 46800 51400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 51100 1 180 0 resistor-1.sym
{
T 47200 50700 5 10 0 0 180 0 1
device=RESISTOR
T 47500 51300 5 10 0 1 180 0 1
refdes=R29
T 47100 51200 5 10 0 1 90 0 1
value=121
T 46800 51200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 50900 1 180 0 resistor-1.sym
{
T 47200 50500 5 10 0 0 180 0 1
device=RESISTOR
T 47500 51100 5 10 0 1 180 0 1
refdes=R30
T 47100 51000 5 10 0 1 90 0 1
value=121
T 46800 51000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 50700 1 180 0 resistor-1.sym
{
T 47200 50300 5 10 0 0 180 0 1
device=RESISTOR
T 47500 50900 5 10 0 1 180 0 1
refdes=R31
T 47100 50800 5 10 0 1 90 0 1
value=121
T 46800 50800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 50500 1 180 0 resistor-1.sym
{
T 47200 50100 5 10 0 0 180 0 1
device=RESISTOR
T 47500 50700 5 10 0 1 180 0 1
refdes=R32
T 47100 50600 5 10 0 1 90 0 1
value=121
T 46800 50600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 50300 1 180 0 resistor-1.sym
{
T 47200 49900 5 10 0 0 180 0 1
device=RESISTOR
T 47500 50500 5 10 0 1 180 0 1
refdes=R33
T 47100 50400 5 10 0 1 90 0 1
value=121
T 46800 50400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 50100 1 180 0 resistor-1.sym
{
T 47200 49700 5 10 0 0 180 0 1
device=RESISTOR
T 47500 50300 5 10 0 1 180 0 1
refdes=R34
T 47100 50200 5 10 0 1 90 0 1
value=121
T 46800 50200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 49900 1 180 0 resistor-1.sym
{
T 47200 49500 5 10 0 0 180 0 1
device=RESISTOR
T 47500 50100 5 10 0 1 180 0 1
refdes=R35
T 47100 50000 5 10 0 1 90 0 1
value=121
T 46800 50000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 49700 1 180 0 resistor-1.sym
{
T 47200 49300 5 10 0 0 180 0 1
device=RESISTOR
T 47500 49900 5 10 0 1 180 0 1
refdes=R36
T 47100 49800 5 10 0 1 90 0 1
value=121
T 46800 49800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 49500 1 180 0 resistor-1.sym
{
T 47200 49100 5 10 0 0 180 0 1
device=RESISTOR
T 47500 49700 5 10 0 1 180 0 1
refdes=R37
T 47100 49600 5 10 0 1 90 0 1
value=121
T 46800 49600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 49300 1 180 0 resistor-1.sym
{
T 47200 48900 5 10 0 0 180 0 1
device=RESISTOR
T 47500 49500 5 10 0 1 180 0 1
refdes=R38
T 47100 49400 5 10 0 1 90 0 1
value=121
T 46800 49400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 49100 1 180 0 resistor-1.sym
{
T 47200 48700 5 10 0 0 180 0 1
device=RESISTOR
T 47500 49300 5 10 0 1 180 0 1
refdes=R39
T 47100 49200 5 10 0 1 90 0 1
value=121
T 46800 49200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 48900 1 180 0 resistor-1.sym
{
T 47200 48500 5 10 0 0 180 0 1
device=RESISTOR
T 47500 49100 5 10 0 1 180 0 1
refdes=R40
T 47100 49000 5 10 0 1 90 0 1
value=121
T 46800 49000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 48700 1 180 0 resistor-1.sym
{
T 47200 48300 5 10 0 0 180 0 1
device=RESISTOR
T 47500 48900 5 10 0 1 180 0 1
refdes=R41
T 47100 48800 5 10 0 1 90 0 1
value=121
T 46800 48800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 52100 1 180 0 resistor-1.sym
{
T 52500 51700 5 10 0 0 180 0 1
device=RESISTOR
T 52800 52300 5 10 0 1 180 0 1
refdes=R42
T 52400 52200 5 10 0 1 90 0 1
value=121
T 52100 52200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 51900 1 180 0 resistor-1.sym
{
T 52500 51500 5 10 0 0 180 0 1
device=RESISTOR
T 52800 52100 5 10 0 1 180 0 1
refdes=R43
T 52400 52000 5 10 0 1 90 0 1
value=121
T 52100 52000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 51700 1 180 0 resistor-1.sym
{
T 52500 51300 5 10 0 0 180 0 1
device=RESISTOR
T 52800 51900 5 10 0 1 180 0 1
refdes=R44
T 52400 51800 5 10 0 1 90 0 1
value=121
T 52100 51800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 51500 1 180 0 resistor-1.sym
{
T 52500 51100 5 10 0 0 180 0 1
device=RESISTOR
T 52800 51700 5 10 0 1 180 0 1
refdes=R45
T 52400 51600 5 10 0 1 90 0 1
value=121
T 52100 51600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 51300 1 180 0 resistor-1.sym
{
T 52500 50900 5 10 0 0 180 0 1
device=RESISTOR
T 52800 51500 5 10 0 1 180 0 1
refdes=R46
T 52400 51400 5 10 0 1 90 0 1
value=121
T 52100 51400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 51100 1 180 0 resistor-1.sym
{
T 52500 50700 5 10 0 0 180 0 1
device=RESISTOR
T 52800 51300 5 10 0 1 180 0 1
refdes=R47
T 52400 51200 5 10 0 1 90 0 1
value=121
T 52100 51200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 50900 1 180 0 resistor-1.sym
{
T 52500 50500 5 10 0 0 180 0 1
device=RESISTOR
T 52800 51100 5 10 0 1 180 0 1
refdes=R48
T 52400 51000 5 10 0 1 90 0 1
value=121
T 52100 51000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 50700 1 180 0 resistor-1.sym
{
T 52500 50300 5 10 0 0 180 0 1
device=RESISTOR
T 52800 50900 5 10 0 1 180 0 1
refdes=R49
T 52400 50800 5 10 0 1 90 0 1
value=121
T 52100 50800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 50500 1 180 0 resistor-1.sym
{
T 52500 50100 5 10 0 0 180 0 1
device=RESISTOR
T 52800 50700 5 10 0 1 180 0 1
refdes=R50
T 52400 50600 5 10 0 1 90 0 1
value=121
T 52100 50600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 50300 1 180 0 resistor-1.sym
{
T 52500 49900 5 10 0 0 180 0 1
device=RESISTOR
T 52800 50500 5 10 0 1 180 0 1
refdes=R51
T 52400 50400 5 10 0 1 90 0 1
value=121
T 52100 50400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 50100 1 180 0 resistor-1.sym
{
T 52500 49700 5 10 0 0 180 0 1
device=RESISTOR
T 52800 50300 5 10 0 1 180 0 1
refdes=R52
T 52400 50200 5 10 0 1 90 0 1
value=121
T 52100 50200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 49900 1 180 0 resistor-1.sym
{
T 52500 49500 5 10 0 0 180 0 1
device=RESISTOR
T 52800 50100 5 10 0 1 180 0 1
refdes=R53
T 52400 50000 5 10 0 1 90 0 1
value=121
T 52100 50000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 49700 1 180 0 resistor-1.sym
{
T 52500 49300 5 10 0 0 180 0 1
device=RESISTOR
T 52800 49900 5 10 0 1 180 0 1
refdes=R54
T 52400 49800 5 10 0 1 90 0 1
value=121
T 52100 49800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 49500 1 180 0 resistor-1.sym
{
T 52500 49100 5 10 0 0 180 0 1
device=RESISTOR
T 52800 49700 5 10 0 1 180 0 1
refdes=R55
T 52400 49600 5 10 0 1 90 0 1
value=121
T 52100 49600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 49300 1 180 0 resistor-1.sym
{
T 52500 48900 5 10 0 0 180 0 1
device=RESISTOR
T 52800 49500 5 10 0 1 180 0 1
refdes=R56
T 52400 49400 5 10 0 1 90 0 1
value=121
T 52100 49400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 49100 1 180 0 resistor-1.sym
{
T 52500 48700 5 10 0 0 180 0 1
device=RESISTOR
T 52800 49300 5 10 0 1 180 0 1
refdes=R57
T 52400 49200 5 10 0 1 90 0 1
value=121
T 52100 49200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 48900 1 180 0 resistor-1.sym
{
T 52500 48500 5 10 0 0 180 0 1
device=RESISTOR
T 52800 49100 5 10 0 1 180 0 1
refdes=R58
T 52400 49000 5 10 0 1 90 0 1
value=121
T 52100 49000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 48700 1 180 0 resistor-1.sym
{
T 52500 48300 5 10 0 0 180 0 1
device=RESISTOR
T 52800 48900 5 10 0 1 180 0 1
refdes=R59
T 52400 48800 5 10 0 1 90 0 1
value=121
T 52100 48800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 48500 1 180 0 resistor-1.sym
{
T 52500 48100 5 10 0 0 180 0 1
device=RESISTOR
T 52800 48700 5 10 0 1 180 0 1
refdes=R60
T 52400 48600 5 10 0 1 90 0 1
value=121
T 52100 48600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 48300 1 180 0 resistor-1.sym
{
T 52500 47900 5 10 0 0 180 0 1
device=RESISTOR
T 52800 48500 5 10 0 1 180 0 1
refdes=R61
T 52400 48400 5 10 0 1 90 0 1
value=121
T 52100 48400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 48100 1 180 0 resistor-1.sym
{
T 52500 47700 5 10 0 0 180 0 1
device=RESISTOR
T 52800 48300 5 10 0 1 180 0 1
refdes=R62
T 52400 48200 5 10 0 1 90 0 1
value=121
T 52100 48200 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 47900 1 180 0 resistor-1.sym
{
T 52500 47500 5 10 0 0 180 0 1
device=RESISTOR
T 52800 48100 5 10 0 1 180 0 1
refdes=R63
T 52400 48000 5 10 0 1 90 0 1
value=121
T 52100 48000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 47700 1 180 0 resistor-1.sym
{
T 52500 47300 5 10 0 0 180 0 1
device=RESISTOR
T 52800 47900 5 10 0 1 180 0 1
refdes=R64
T 52400 47800 5 10 0 1 90 0 1
value=121
T 52100 47800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 47500 1 180 0 resistor-1.sym
{
T 52500 47100 5 10 0 0 180 0 1
device=RESISTOR
T 52800 47700 5 10 0 1 180 0 1
refdes=R65
T 52400 47600 5 10 0 1 90 0 1
value=121
T 52100 47600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 47300 1 180 0 resistor-1.sym
{
T 52500 46900 5 10 0 0 180 0 1
device=RESISTOR
T 52800 47500 5 10 0 1 180 0 1
refdes=R66
T 52400 47400 5 10 0 1 90 0 1
value=121
T 52100 47400 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 46900 1 180 0 resistor-1.sym
{
T 52500 46500 5 10 0 0 180 0 1
device=RESISTOR
T 52800 47100 5 10 0 1 180 0 1
refdes=R67
T 52400 47000 5 10 0 1 90 0 1
value=121
T 52100 47000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 46700 1 180 0 resistor-1.sym
{
T 52500 46300 5 10 0 0 180 0 1
device=RESISTOR
T 52800 46900 5 10 0 1 180 0 1
refdes=R68
T 52400 46800 5 10 0 1 90 0 1
value=121
T 52100 46800 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 52800 46500 1 180 0 resistor-1.sym
{
T 52500 46100 5 10 0 0 180 0 1
device=RESISTOR
T 52800 46700 5 10 0 1 180 0 1
refdes=R69
T 52400 46600 5 10 0 1 90 0 1
value=121
T 52100 46600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 47500 47300 1 180 0 resistor-1.sym
{
T 47200 46900 5 10 0 0 180 0 1
device=RESISTOR
T 47500 47500 5 10 0 1 180 0 1
refdes=R70
T 47100 47400 5 10 0 1 90 0 1
value=121
T 46800 47400 5 10 0 1 90 0 1
footprint=RESC2012L
}
N 46600 47400 47500 47400 4
C 28900 48100 1 0 0 nc-left-1.sym
{
T 28900 48500 5 10 0 0 0 0 1
value=NoConnection
T 28900 48900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 28000 47900 1 0 0 input-2.sym
{
T 28000 48200 5 10 0 0 0 0 1
net=MSEL0:1
T 28600 48600 5 10 0 0 0 0 1
device=none
T 28500 48000 5 10 1 1 0 7 1
value=MSEL0
}
C 28000 47700 1 0 0 input-2.sym
{
T 28000 48000 5 10 0 0 0 0 1
net=MSEL1:1
T 28600 48400 5 10 0 0 0 0 1
device=none
T 28500 47800 5 10 1 1 0 7 1
value=MSEL1
}
C 28000 47500 1 0 0 input-2.sym
{
T 28000 47800 5 10 0 0 0 0 1
net=MSEL2:1
T 28600 48200 5 10 0 0 0 0 1
device=none
T 28500 47600 5 10 1 1 0 7 1
value=MSEL2
}
C 28000 47300 1 0 0 input-2.sym
{
T 28000 47600 5 10 0 0 0 0 1
net=DATA0:1
T 28600 48000 5 10 0 0 0 0 1
device=none
T 28500 47400 5 10 1 1 0 7 1
value=DATA0
}
C 29400 46900 1 180 0 output-2.sym
{
T 28600 46700 5 10 0 0 180 0 1
net=ASDO:1
T 29200 46200 5 10 0 0 180 0 1
device=none
T 28500 46800 5 10 1 1 180 1 1
value=ASDO
}
C 29400 47100 1 180 0 output-2.sym
{
T 28600 46900 5 10 0 0 180 0 1
net=nCSO:1
T 29200 46400 5 10 0 0 180 0 1
device=none
T 28500 47000 5 10 1 1 180 1 1
value=nCSO
}
C 29400 47300 1 180 0 output-2.sym
{
T 28600 47100 5 10 0 0 180 0 1
net=DCLK:1
T 29200 46600 5 10 0 0 180 0 1
device=none
T 28500 47200 5 10 1 1 180 1 1
value=DCLK
}
C 29400 48700 1 180 0 output-2.sym
{
T 28600 48500 5 10 0 0 180 0 1
net=RAMCS:1
T 29200 48000 5 10 0 0 180 0 1
device=none
T 28500 48600 5 10 1 1 180 1 1
value=RAMCS
}
C 37000 53500 1 0 0 output-2.sym
{
T 37800 53700 5 10 0 0 0 0 1
net=LED_TST:1
T 37200 54200 5 10 0 0 0 0 1
device=none
T 37900 53600 5 10 1 1 0 1 1
value=LED_TST
}
C 34500 56100 1 90 0 capacitor-1.sym
{
T 33800 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 34000 56500 5 10 1 1 90 0 1
refdes=C48
T 33600 56300 5 10 0 0 90 0 1
symversion=0.1
T 34400 56300 5 10 1 1 0 0 1
value=100n
T 34500 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
}
C 35300 56100 1 90 0 capacitor-1.sym
{
T 34600 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 34400 56300 5 10 0 0 90 0 1
symversion=0.1
T 35300 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 34800 56500 5 10 1 1 90 0 1
refdes=C49
T 35200 56300 5 10 1 1 0 0 1
value=100n
}
C 36000 56100 1 90 0 capacitor-1.sym
{
T 35300 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 35100 56300 5 10 0 0 90 0 1
symversion=0.1
T 36000 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 35500 56500 5 10 1 1 90 0 1
refdes=C50
T 35900 56300 5 10 1 1 0 0 1
value=100n
}
C 36700 56100 1 90 0 capacitor-1.sym
{
T 36000 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 56300 5 10 0 0 90 0 1
symversion=0.1
T 36700 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 36200 56500 5 10 1 1 90 0 1
refdes=C51
T 36600 56300 5 10 1 1 0 0 1
value=100n
}
C 37400 56100 1 90 0 capacitor-1.sym
{
T 36700 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 36500 56300 5 10 0 0 90 0 1
symversion=0.1
T 37400 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 36900 56500 5 10 1 1 90 0 1
refdes=C52
T 37300 56300 5 10 1 1 0 0 1
value=100n
}
C 38100 56100 1 90 0 capacitor-1.sym
{
T 37400 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 37200 56300 5 10 0 0 90 0 1
symversion=0.1
T 38100 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 37600 56500 5 10 1 1 90 0 1
refdes=C53
T 38000 56300 5 10 1 1 0 0 1
value=100n
}
C 38800 56100 1 90 0 capacitor-1.sym
{
T 38100 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 37900 56300 5 10 0 0 90 0 1
symversion=0.1
T 38800 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 38300 56500 5 10 1 1 90 0 1
refdes=C54
T 38700 56300 5 10 1 1 0 0 1
value=100n
}
C 39500 56100 1 90 0 capacitor-1.sym
{
T 38800 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 38600 56300 5 10 0 0 90 0 1
symversion=0.1
T 39500 56100 5 10 0 0 0 0 1
footprint=CAPC2012L
T 39000 56500 5 10 1 1 90 0 1
refdes=C55
T 39400 56300 5 10 1 1 0 0 1
value=100n
}
C 30200 56900 1 90 0 capacitor-1.sym
{
T 29500 57100 5 10 0 0 90 0 1
device=CAPACITOR
T 29300 57100 5 10 0 0 90 0 1
symversion=0.1
T 30200 56900 5 10 0 0 0 0 1
footprint=CAPC2012L
T 29700 57300 5 10 1 1 90 0 1
refdes=C56
T 30100 57100 5 10 1 1 0 0 1
value=100n
}
C 31500 56900 1 90 0 capacitor-1.sym
{
T 30800 57100 5 10 0 0 90 0 1
device=CAPACITOR
T 30600 57100 5 10 0 0 90 0 1
symversion=0.1
T 31500 56900 5 10 0 0 0 0 1
footprint=CAPC2012L
T 31000 57300 5 10 1 1 90 0 1
refdes=C57
T 31400 57100 5 10 1 1 0 0 1
value=100n
}
C 32700 56900 1 90 0 capacitor-1.sym
{
T 32000 57100 5 10 0 0 90 0 1
device=CAPACITOR
T 31800 57100 5 10 0 0 90 0 1
symversion=0.1
T 32700 56900 5 10 0 0 0 0 1
footprint=CAPC2012L
T 32200 57300 5 10 1 1 90 0 1
refdes=C58
T 32600 57100 5 10 1 1 0 0 1
value=100n
}
N 34300 56100 39300 56100 4
N 34300 57000 39300 57000 4
C 36600 57000 1 0 0 3.3V-plus-1.sym
C 36700 55800 1 0 0 gnd-1.sym
C 32400 56600 1 0 0 gnd-1.sym
C 31200 56600 1 0 0 gnd-1.sym
C 29900 56600 1 0 0 gnd-1.sym
C 29800 57800 1 0 0 generic-power.sym
{
T 30000 58050 5 10 1 1 0 3 1
net=VCCA:1
}
C 31100 57800 1 0 0 generic-power.sym
{
T 31300 58050 5 10 1 1 0 3 1
net=VCCD_PLL:1
}
C 55100 51800 1 90 0 capacitor-1.sym
{
T 54400 52000 5 10 0 0 90 0 1
device=CAPACITOR
T 54600 52200 5 10 1 1 90 0 1
refdes=C59
T 54200 52000 5 10 0 0 90 0 1
symversion=0.1
T 55000 52000 5 10 1 1 0 0 1
value=100n
T 55100 51800 5 10 0 0 0 0 1
footprint=CAPC2012L
}
C 56000 51800 1 90 0 capacitor-1.sym
{
T 55300 52000 5 10 0 0 90 0 1
device=CAPACITOR
T 55500 52200 5 10 1 1 90 0 1
refdes=C60
T 55100 52000 5 10 0 0 90 0 1
symversion=0.1
T 55900 52000 5 10 1 1 0 0 1
value=100n
T 56000 51800 5 10 0 0 0 0 1
footprint=CAPC2012L
}
C 56800 51800 1 90 0 capacitor-1.sym
{
T 56100 52000 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 52200 5 10 1 1 90 0 1
refdes=C61
T 55900 52000 5 10 0 0 90 0 1
symversion=0.1
T 56700 52000 5 10 1 1 0 0 1
value=100n
T 56800 51800 5 10 0 0 0 0 1
footprint=CAPC2012L
}
C 57600 51800 1 90 0 capacitor-1.sym
{
T 56900 52000 5 10 0 0 90 0 1
device=CAPACITOR
T 57100 52200 5 10 1 1 90 0 1
refdes=C62
T 56700 52000 5 10 0 0 90 0 1
symversion=0.1
T 57500 52000 5 10 1 1 0 0 1
value=100n
T 57600 51800 5 10 0 0 0 0 1
footprint=CAPC2012L
}
N 54900 52700 57400 52700 4
N 54900 51800 57400 51800 4
C 56100 51500 1 0 0 gnd-1.sym
C 56000 52700 1 0 0 5V-plus-1.sym
C 32300 57800 1 0 0 generic-power.sym
{
T 32500 58050 5 10 1 1 0 3 1
net=VCC1P2:1
}
C 45100 48500 1 90 0 resistor-1.sym
{
T 44700 48800 5 10 0 0 90 0 1
device=RESISTOR
T 44800 48600 5 10 1 1 90 0 1
refdes=R83
T 45200 49100 5 10 1 1 0 0 1
value=20k
T 45200 49200 5 10 0 1 0 0 1
footprint=RESC2012L
}
N 47500 48000 45000 48000 4
N 45000 48000 45000 48500 4
C 44800 49400 1 0 0 5V-plus-1.sym
C 29400 48900 1 180 0 output-2.sym
{
T 28600 48700 5 10 0 0 180 0 1
net=RAMWE:1
T 29200 48200 5 10 0 0 180 0 1
device=none
T 28500 48800 5 10 1 1 180 1 1
value=RAMWE
}
C 38400 41500 1 180 0 input-2.sym
{
T 38400 41200 5 10 0 0 180 0 1
net=MIO:1
T 37800 40800 5 10 0 0 180 0 1
device=none
T 37900 41400 5 10 1 1 180 7 1
value=MIO
}
C 38400 41700 1 180 0 input-2.sym
{
T 38400 41400 5 10 0 0 180 0 1
net=DC:1
T 37800 41000 5 10 0 0 180 0 1
device=none
T 37900 41600 5 10 1 1 180 7 1
value=DC
}
C 38400 41900 1 180 0 input-2.sym
{
T 38400 41600 5 10 0 0 180 0 1
net=WR:1
T 37800 41200 5 10 0 0 180 0 1
device=none
T 37900 41800 5 10 1 1 180 7 1
value=WR
}
C 37000 41900 1 0 0 output-2.sym
{
T 37900 42100 5 10 0 0 0 0 1
net=UART_RX:1
T 37200 42600 5 10 0 0 0 0 1
device=none
T 37900 42000 5 10 1 1 0 1 1
value=UART_RX
}
C 38400 42300 1 180 0 input-2.sym
{
T 38400 42000 5 10 0 0 180 0 1
net=UART_TX:1
T 37800 41600 5 10 0 0 180 0 1
device=none
T 37900 42200 5 10 1 1 180 7 1
value=UART_TX
}
C 44200 48300 1 180 0 resistor-1.sym
{
T 43900 47900 5 10 0 0 180 0 1
device=RESISTOR
T 44200 48500 5 10 0 1 180 0 1
refdes=R84
T 43800 48400 5 10 0 1 90 0 1
value=47k
T 43500 48400 5 10 0 1 90 0 1
footprint=RESC2012L
}
N 44200 48200 47500 48200 4
C 55300 46300 1 180 0 resistor-1.sym
{
T 55000 45900 5 10 0 0 180 0 1
device=RESISTOR
T 55300 46500 5 10 0 1 180 0 1
refdes=R85
T 54900 46400 5 10 0 1 90 0 1
value=47k
T 54600 46400 5 10 0 1 90 0 1
footprint=RESC2012L
}
N 51900 46200 54400 46200 4
C 27800 53300 1 0 0 gnd-1.sym
N 27900 53600 29400 53600 4
C 28700 53900 1 90 0 resistor-1.sym
{
T 28300 54200 5 10 0 0 90 0 1
device=RESISTOR
T 28500 54000 5 10 1 1 90 0 1
refdes=R90
T 28200 54500 5 10 1 1 0 0 1
value=10k
T 28800 54600 5 10 0 1 0 0 1
footprint=RESC2012L
}
C 29300 53900 1 90 0 resistor-1.sym
{
T 28900 54200 5 10 0 0 90 0 1
device=RESISTOR
T 29100 54000 5 10 1 1 90 0 1
refdes=R91
T 28800 54500 5 10 1 1 0 0 1
value=10k
T 29400 54600 5 10 0 1 0 0 1
footprint=RESC2012L
}
N 29400 53200 28600 53200 4
N 28600 53200 28600 53900 4
N 29400 53400 29200 53400 4
N 29200 53400 29200 53900 4
C 28700 54800 1 0 0 3.3V-plus-1.sym
N 28600 54800 29200 54800 4
C 28100 49200 1 90 0 resistor-1.sym
{
T 27700 49500 5 10 0 0 90 0 1
device=RESISTOR
T 27900 49300 5 10 1 1 90 0 1
refdes=R92
T 27600 49800 5 10 1 1 0 0 1
value=10k
T 28200 49900 5 10 0 1 0 0 1
footprint=RESC2012L
}
C 27800 50100 1 0 0 3.3V-plus-1.sym
N 29400 49200 28000 49200 4
