xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Sep 18, 2024 at 10:53:54 UTC
xrun
	-f run.f
		-uvmhome /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d
		-incdir ../sv
		+UVM_VERBOSITY=UVM_MEDIUM
		+UVM_TESTNAME=base_test
		../sv/yapp_pkg.sv
		top.sv

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_MEDIUM

file: ../sv/yapp_pkg.sv
package yapp_pkg;
               |
xmvlog: *W,TSNSPK (../sv/yapp_pkg.sv,1|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.yapp_pkg:sv
		errors: 0, warnings: 1
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		yapp_pkg
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x23bfa6ae>
			streams:  44, words: 30957
		worklib.yapp_pkg:sv <0x406745d2>
			streams: 442, words: 484706
		worklib.cdns_uvm_pkg:sv <0x70878bd9>
			streams: 172, words: 248139
		worklib.cdns_uvmapi:svp <0x21c63de2>
			streams:  27, words: 28687
		worklib.cdns_assert2uvm_pkg:sv <0x1ee02a2e>
			streams:   3, words:  1654
		worklib.uvm_pkg:sv <0x2f7c4fa7>
			streams: 4536, words: 6802376
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                        Instances  Unique
		Modules:                        1       1
		Verilog packages:               5       5
		Registers:                 13,664  10,203
		Named events:                   4      12
		Initial blocks:               283     155
		Parallel blocks:               26      27
		Assertions:                     2       2
		SV Class declarations:        199     313
		SV Class specializations:     378     378
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xcelium> source /tools/cadence/XCELIUM/24.03.004/tools/xcelium/files/xmsimrc
xcelium> source /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (24.03-s004)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------
Name                         Type                     Size  Value     
----------------------------------------------------------------------
uvm_test_top                 base_test                -     @2575     
  tb                         router_tb                -     @2639     
    env                      yapp_env                 -     @2681     
      yapp_agent             yapp_tx_agent            -     @2711     
        driver               yapp_tx_driver           -     @2743     
          rsp_port           uvm_analysis_port        -     @2876     
          seq_item_port      uvm_seq_item_pull_port   -     @2825     
        monitor              yapp_tx_monitor          -     @2746     
        sequencer            yapp_tx_sequencer        -     @2908     
          rsp_export         uvm_analysis_export      -     @2966     
          seq_item_export    uvm_seq_item_pull_imp    -     @3514     
          arbitration_queue  array                    0     -         
          lock_queue         array                    0     -         
          num_last_reqs      integral                 32    'd1       
          num_last_rsps      integral                 32    'd1       
        is_active            uvm_active_passive_enum  1     UVM_ACTIVE
----------------------------------------------------------------------

UVM_INFO ../sv/yapp_tx_monitor.sv(15) @ 0: uvm_test_top.tb.env.yapp_agent.monitor [MSG] runing yapp_tx_monitor run_phase
xmsim: *E,TRNULLID: NULL pointer dereference.
          File: /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/tlm1/uvm_sqr_connections.svh, line = 45, pos = 50
         Scope: worklib.uvm_pkg::uvm_seq_item_pull_port#(yapp_pkg::yapp_packet,yapp_pkg::yapp_packet)@2775_3.get_next_item
          Time: 0 FS + 33
Verilog Stack Trace:
0: task worklib.uvm_pkg::uvm_seq_item_pull_port#(yapp_pkg::yapp_packet,yapp_pkg::yapp_packet)@2775_3.get_next_item at /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/tlm1/uvm_sqr_connections.svh:45
1: task worklib.yapp_pkg::yapp_tx_driver@2743_6.run_phase at ../sv/yapp_tx_driver.sv:15
2: task worklib.uvm_pkg::uvm_run_phase@1245_2.exec_task at /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_common_phases.svh:245
3: process in worklib.uvm_pkg::uvm_task_phase@1245_2.execute.unmblk1 at /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_task_phase.svh:150


/tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/tlm1/uvm_sqr_connections.svh:45   `UVM_SEQ_ITEM_PULL_IMP(this.m_if, REQ, RSP, t, t)
xcelium> exit
TOOL:	xrun(64)	24.03-s004: Exiting on Sep 18, 2024 at 10:54:08 UTC  (total: 00:00:14)
