<stg><name>kernel_Pipeline_VITIS_LOOP_104_7</name>


<trans_list>

<trans id="207" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %iy = alloca i32 1

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %w_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_1_reload

]]></Node>
<StgValue><ssdm name="w_1_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 1, i4 %iy

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 %w_1_reload_read, i64 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc136:0 %iy_1 = load i4 %iy

]]></Node>
<StgValue><ssdm name="iy_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
for.inc136:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc136:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc136:3 %icmp_ln104 = icmp_eq  i4 %iy_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc136:4 %br_ln104 = br i1 %icmp_ln104, void %for.inc136.split, void %for.end138.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc136.split:3 %shl_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %iy_1, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc136.split:5 %or_ln106 = or i11 %shl_ln4, i11 112

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
for.inc136.split:6 %zext_ln106_1 = zext i11 %or_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:7 %add_ln106 = add i64 %zext_ln106_1, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc136.split:8 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln106, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc136.split:45 %add_ln104 = add i4 %iy_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136.split:46 %store_ln104 = store i4 %add_ln104, i4 %iy

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="61">
<![CDATA[
for.inc136.split:9 %sext_ln106 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:10 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln106

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="64" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="65" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="11">
<![CDATA[
for.inc136.split:4 %zext_ln106 = zext i11 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:11 %data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_8_req"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:13 %add_ln106_1 = add i64 %zext_ln106, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc136.split:14 %trunc_ln106_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln106_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="71" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:12 %data = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="61">
<![CDATA[
for.inc136.split:15 %sext_ln106_1 = sext i61 %trunc_ln106_1

]]></Node>
<StgValue><ssdm name="sext_ln106_1"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:16 %gmem0_addr_4 = getelementptr i64 %gmem0, i64 %sext_ln106_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc136.split:17 %gmem0_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_req"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="64">
<![CDATA[
for.inc136.split:37 %trunc_ln508 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="76" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc136.split:18 %write_ln106 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_4, i64 %data, i8 255

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:19 %gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="78" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:19 %gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="79" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:19 %gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="80" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:19 %gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="81" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:19 %gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_10_resp"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc136.split:20 %or_ln107 = or i11 %shl_ln4, i11 8

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
for.inc136.split:21 %zext_ln107 = zext i11 %or_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:22 %add_ln107 = add i64 %zext_ln107, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc136.split:23 %trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln107, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="86" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="61">
<![CDATA[
for.inc136.split:24 %sext_ln107 = sext i61 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="87" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:25 %gmem0_addr_5 = getelementptr i64 %gmem0, i64 %sext_ln107

]]></Node>
<StgValue><ssdm name="gmem0_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="89" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="90" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="91" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="92" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="93" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="94" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="95" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:26 %data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="data_9_req"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc136.split:28 %or_ln107_1 = or i11 %shl_ln4, i11 120

]]></Node>
<StgValue><ssdm name="or_ln107_1"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc136.split:29 %zext_ln107_1 = zext i11 %or_ln107_1

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="98" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:30 %add_ln107_1 = add i64 %zext_ln107_1, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="99" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc136.split:31 %trunc_ln107_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln107_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="100" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136.split:27 %data_2 = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="101" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="61">
<![CDATA[
for.inc136.split:32 %sext_ln107_1 = sext i61 %trunc_ln107_1

]]></Node>
<StgValue><ssdm name="sext_ln107_1"/></StgValue>
</operation>

<operation id="102" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:33 %gmem0_addr_6 = getelementptr i64 %gmem0, i64 %sext_ln107_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc136.split:34 %gmem0_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_req"/></StgValue>
</operation>

<operation id="104" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="63" op_0_bw="64">
<![CDATA[
for.inc136.split:40 %trunc_ln508_2 = trunc i64 %data_2

]]></Node>
<StgValue><ssdm name="trunc_ln508_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="105" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc136.split:35 %write_ln107 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_6, i64 %data_2, i8 255

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="106" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc136.split:38 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="107" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
for.inc136.split:39 %bitcast_ln526 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln526"/></StgValue>
</operation>

<operation id="108" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc136.split:41 %t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_2

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="109" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
for.inc136.split:42 %bitcast_ln526_2 = bitcast i64 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln526_2"/></StgValue>
</operation>

<operation id="110" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:43 %add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="111" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:36 %gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_resp"/></StgValue>
</operation>

<operation id="112" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:43 %add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="113" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:36 %gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_resp"/></StgValue>
</operation>

<operation id="114" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:43 %add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="115" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:36 %gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_resp"/></StgValue>
</operation>

<operation id="116" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:43 %add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="117" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:36 %gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_resp"/></StgValue>
</operation>

<operation id="118" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:43 %add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="119" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc136.split:0 %w_load_2 = load i64 %w

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="120" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc136.split:36 %gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_12_resp"/></StgValue>
</operation>

<operation id="121" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:44 %w_3 = dadd i64 %w_load_2, i64 %add5

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="130" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end138.exitStub:0 %w_load = load i64 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="131" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end138.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_5_out, i64 %w_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="132" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.end138.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="122" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:44 %w_3 = dadd i64 %w_load_2, i64 %add5

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="123" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:44 %w_3 = dadd i64 %w_load_2, i64 %add5

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="124" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:44 %w_3 = dadd i64 %w_load_2, i64 %add5

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="125" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc136.split:1 %speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln86"/></StgValue>
</operation>

<operation id="126" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc136.split:2 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="127" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:44 %w_3 = dadd i64 %w_load_2, i64 %add5

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="128" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136.split:47 %store_ln104 = store i64 %w_3, i64 %w

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="129" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.inc136.split:48 %br_ln104 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="208" name="w_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_1_reload"/></StgValue>
</port>
<port id="209" name="gmem0" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="210" name="v" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v"/></StgValue>
</port>
<port id="211" name="w_5_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_5_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="213" from="StgValue_212" to="w" fromId="212" toId="38">
</dataflow>
<dataflow id="214" from="StgValue_212" to="iy" fromId="212" toId="39">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="215" toId="40">
</dataflow>
<dataflow id="217" from="gmem0" to="specinterface_ln0" fromId="209" toId="40">
</dataflow>
<dataflow id="219" from="empty" to="specinterface_ln0" fromId="218" toId="40">
</dataflow>
<dataflow id="221" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="40">
</dataflow>
<dataflow id="222" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="40">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="223" toId="40">
</dataflow>
<dataflow id="225" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="40">
</dataflow>
<dataflow id="227" from="StgValue_226" to="specinterface_ln0" fromId="226" toId="40">
</dataflow>
<dataflow id="229" from="empty_1" to="specinterface_ln0" fromId="228" toId="40">
</dataflow>
<dataflow id="231" from="empty_2" to="specinterface_ln0" fromId="230" toId="40">
</dataflow>
<dataflow id="232" from="empty_0" to="specinterface_ln0" fromId="223" toId="40">
</dataflow>
<dataflow id="234" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="40">
</dataflow>
<dataflow id="235" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="40">
</dataflow>
<dataflow id="236" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="40">
</dataflow>
<dataflow id="237" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="40">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="223" toId="40">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="223" toId="40">
</dataflow>
<dataflow id="241" from="StgValue_240" to="specinterface_ln0" fromId="240" toId="40">
</dataflow>
<dataflow id="242" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="40">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.ap_auto.i64" to="v_read" fromId="243" toId="41">
</dataflow>
<dataflow id="245" from="v" to="v_read" fromId="210" toId="41">
</dataflow>
<dataflow id="247" from="_ssdm_op_Read.ap_auto.double" to="w_1_reload_read" fromId="246" toId="42">
</dataflow>
<dataflow id="248" from="w_1_reload" to="w_1_reload_read" fromId="208" toId="42">
</dataflow>
<dataflow id="250" from="StgValue_249" to="store_ln0" fromId="249" toId="43">
</dataflow>
<dataflow id="251" from="iy" to="store_ln0" fromId="39" toId="43">
</dataflow>
<dataflow id="252" from="w_1_reload_read" to="store_ln0" fromId="42" toId="44">
</dataflow>
<dataflow id="253" from="w" to="store_ln0" fromId="38" toId="44">
</dataflow>
<dataflow id="254" from="iy" to="iy_1" fromId="39" toId="46">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="255" toId="47">
</dataflow>
<dataflow id="257" from="gmem0" to="specbitsmap_ln0" fromId="209" toId="47">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="258" toId="48">
</dataflow>
<dataflow id="260" from="StgValue_240" to="specpipeline_ln0" fromId="240" toId="48">
</dataflow>
<dataflow id="261" from="StgValue_220" to="specpipeline_ln0" fromId="220" toId="48">
</dataflow>
<dataflow id="262" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="263" from="StgValue_220" to="specpipeline_ln0" fromId="220" toId="48">
</dataflow>
<dataflow id="265" from="p_str" to="specpipeline_ln0" fromId="264" toId="48">
</dataflow>
<dataflow id="266" from="iy_1" to="icmp_ln104" fromId="46" toId="49">
</dataflow>
<dataflow id="268" from="StgValue_267" to="icmp_ln104" fromId="267" toId="49">
</dataflow>
<dataflow id="269" from="icmp_ln104" to="br_ln104" fromId="49" toId="50">
</dataflow>
<dataflow id="271" from="_ssdm_op_BitConcatenate.i11.i4.i7" to="shl_ln4" fromId="270" toId="51">
</dataflow>
<dataflow id="272" from="iy_1" to="shl_ln4" fromId="46" toId="51">
</dataflow>
<dataflow id="274" from="StgValue_273" to="shl_ln4" fromId="273" toId="51">
</dataflow>
<dataflow id="275" from="shl_ln4" to="or_ln106" fromId="51" toId="52">
</dataflow>
<dataflow id="277" from="StgValue_276" to="or_ln106" fromId="276" toId="52">
</dataflow>
<dataflow id="278" from="or_ln106" to="zext_ln106_1" fromId="52" toId="53">
</dataflow>
<dataflow id="279" from="zext_ln106_1" to="add_ln106" fromId="53" toId="54">
</dataflow>
<dataflow id="280" from="v_read" to="add_ln106" fromId="41" toId="54">
</dataflow>
<dataflow id="282" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln" fromId="281" toId="55">
</dataflow>
<dataflow id="283" from="add_ln106" to="trunc_ln" fromId="54" toId="55">
</dataflow>
<dataflow id="285" from="StgValue_284" to="trunc_ln" fromId="284" toId="55">
</dataflow>
<dataflow id="287" from="StgValue_286" to="trunc_ln" fromId="286" toId="55">
</dataflow>
<dataflow id="288" from="iy_1" to="add_ln104" fromId="46" toId="56">
</dataflow>
<dataflow id="289" from="StgValue_249" to="add_ln104" fromId="249" toId="56">
</dataflow>
<dataflow id="290" from="add_ln104" to="store_ln104" fromId="56" toId="57">
</dataflow>
<dataflow id="291" from="iy" to="store_ln104" fromId="39" toId="57">
</dataflow>
<dataflow id="292" from="trunc_ln" to="sext_ln106" fromId="55" toId="58">
</dataflow>
<dataflow id="293" from="gmem0" to="gmem0_addr" fromId="209" toId="59">
</dataflow>
<dataflow id="294" from="sext_ln106" to="gmem0_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="296" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="60">
</dataflow>
<dataflow id="297" from="gmem0_addr" to="data_8_req" fromId="59" toId="60">
</dataflow>
<dataflow id="298" from="StgValue_212" to="data_8_req" fromId="212" toId="60">
</dataflow>
<dataflow id="299" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="61">
</dataflow>
<dataflow id="300" from="gmem0_addr" to="data_8_req" fromId="59" toId="61">
</dataflow>
<dataflow id="301" from="StgValue_212" to="data_8_req" fromId="212" toId="61">
</dataflow>
<dataflow id="302" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="62">
</dataflow>
<dataflow id="303" from="gmem0_addr" to="data_8_req" fromId="59" toId="62">
</dataflow>
<dataflow id="304" from="StgValue_212" to="data_8_req" fromId="212" toId="62">
</dataflow>
<dataflow id="305" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="63">
</dataflow>
<dataflow id="306" from="gmem0_addr" to="data_8_req" fromId="59" toId="63">
</dataflow>
<dataflow id="307" from="StgValue_212" to="data_8_req" fromId="212" toId="63">
</dataflow>
<dataflow id="308" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="64">
</dataflow>
<dataflow id="309" from="gmem0_addr" to="data_8_req" fromId="59" toId="64">
</dataflow>
<dataflow id="310" from="StgValue_212" to="data_8_req" fromId="212" toId="64">
</dataflow>
<dataflow id="311" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="65">
</dataflow>
<dataflow id="312" from="gmem0_addr" to="data_8_req" fromId="59" toId="65">
</dataflow>
<dataflow id="313" from="StgValue_212" to="data_8_req" fromId="212" toId="65">
</dataflow>
<dataflow id="314" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="66">
</dataflow>
<dataflow id="315" from="gmem0_addr" to="data_8_req" fromId="59" toId="66">
</dataflow>
<dataflow id="316" from="StgValue_212" to="data_8_req" fromId="212" toId="66">
</dataflow>
<dataflow id="317" from="shl_ln4" to="zext_ln106" fromId="51" toId="67">
</dataflow>
<dataflow id="318" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_8_req" fromId="295" toId="68">
</dataflow>
<dataflow id="319" from="gmem0_addr" to="data_8_req" fromId="59" toId="68">
</dataflow>
<dataflow id="320" from="StgValue_212" to="data_8_req" fromId="212" toId="68">
</dataflow>
<dataflow id="321" from="zext_ln106" to="add_ln106_1" fromId="67" toId="69">
</dataflow>
<dataflow id="322" from="v_read" to="add_ln106_1" fromId="41" toId="69">
</dataflow>
<dataflow id="323" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln106_1" fromId="281" toId="70">
</dataflow>
<dataflow id="324" from="add_ln106_1" to="trunc_ln106_1" fromId="69" toId="70">
</dataflow>
<dataflow id="325" from="StgValue_284" to="trunc_ln106_1" fromId="284" toId="70">
</dataflow>
<dataflow id="326" from="StgValue_286" to="trunc_ln106_1" fromId="286" toId="70">
</dataflow>
<dataflow id="328" from="_ssdm_op_Read.m_axi.i64P1A" to="data" fromId="327" toId="71">
</dataflow>
<dataflow id="329" from="gmem0_addr" to="data" fromId="59" toId="71">
</dataflow>
<dataflow id="330" from="trunc_ln106_1" to="sext_ln106_1" fromId="70" toId="72">
</dataflow>
<dataflow id="331" from="gmem0" to="gmem0_addr_4" fromId="209" toId="73">
</dataflow>
<dataflow id="332" from="sext_ln106_1" to="gmem0_addr_4" fromId="72" toId="73">
</dataflow>
<dataflow id="334" from="_ssdm_op_WriteReq.m_axi.i64P1A" to="gmem0_addr_10_req" fromId="333" toId="74">
</dataflow>
<dataflow id="335" from="gmem0_addr_4" to="gmem0_addr_10_req" fromId="73" toId="74">
</dataflow>
<dataflow id="336" from="StgValue_212" to="gmem0_addr_10_req" fromId="212" toId="74">
</dataflow>
<dataflow id="337" from="data" to="trunc_ln508" fromId="71" toId="75">
</dataflow>
<dataflow id="339" from="_ssdm_op_Write.m_axi.i64P1A" to="write_ln106" fromId="338" toId="76">
</dataflow>
<dataflow id="340" from="gmem0_addr_4" to="write_ln106" fromId="73" toId="76">
</dataflow>
<dataflow id="341" from="data" to="write_ln106" fromId="71" toId="76">
</dataflow>
<dataflow id="343" from="StgValue_342" to="write_ln106" fromId="342" toId="76">
</dataflow>
<dataflow id="345" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_10_resp" fromId="344" toId="77">
</dataflow>
<dataflow id="346" from="gmem0_addr_4" to="gmem0_addr_10_resp" fromId="73" toId="77">
</dataflow>
<dataflow id="347" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_10_resp" fromId="344" toId="78">
</dataflow>
<dataflow id="348" from="gmem0_addr_4" to="gmem0_addr_10_resp" fromId="73" toId="78">
</dataflow>
<dataflow id="349" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_10_resp" fromId="344" toId="79">
</dataflow>
<dataflow id="350" from="gmem0_addr_4" to="gmem0_addr_10_resp" fromId="73" toId="79">
</dataflow>
<dataflow id="351" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_10_resp" fromId="344" toId="80">
</dataflow>
<dataflow id="352" from="gmem0_addr_4" to="gmem0_addr_10_resp" fromId="73" toId="80">
</dataflow>
<dataflow id="353" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_10_resp" fromId="344" toId="81">
</dataflow>
<dataflow id="354" from="gmem0_addr_4" to="gmem0_addr_10_resp" fromId="73" toId="81">
</dataflow>
<dataflow id="355" from="shl_ln4" to="or_ln107" fromId="51" toId="82">
</dataflow>
<dataflow id="357" from="StgValue_356" to="or_ln107" fromId="356" toId="82">
</dataflow>
<dataflow id="358" from="or_ln107" to="zext_ln107" fromId="82" toId="83">
</dataflow>
<dataflow id="359" from="zext_ln107" to="add_ln107" fromId="83" toId="84">
</dataflow>
<dataflow id="360" from="v_read" to="add_ln107" fromId="41" toId="84">
</dataflow>
<dataflow id="361" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln1" fromId="281" toId="85">
</dataflow>
<dataflow id="362" from="add_ln107" to="trunc_ln1" fromId="84" toId="85">
</dataflow>
<dataflow id="363" from="StgValue_284" to="trunc_ln1" fromId="284" toId="85">
</dataflow>
<dataflow id="364" from="StgValue_286" to="trunc_ln1" fromId="286" toId="85">
</dataflow>
<dataflow id="365" from="trunc_ln1" to="sext_ln107" fromId="85" toId="86">
</dataflow>
<dataflow id="366" from="gmem0" to="gmem0_addr_5" fromId="209" toId="87">
</dataflow>
<dataflow id="367" from="sext_ln107" to="gmem0_addr_5" fromId="86" toId="87">
</dataflow>
<dataflow id="368" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="88">
</dataflow>
<dataflow id="369" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="88">
</dataflow>
<dataflow id="370" from="StgValue_212" to="data_9_req" fromId="212" toId="88">
</dataflow>
<dataflow id="371" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="89">
</dataflow>
<dataflow id="372" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="89">
</dataflow>
<dataflow id="373" from="StgValue_212" to="data_9_req" fromId="212" toId="89">
</dataflow>
<dataflow id="374" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="90">
</dataflow>
<dataflow id="375" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="90">
</dataflow>
<dataflow id="376" from="StgValue_212" to="data_9_req" fromId="212" toId="90">
</dataflow>
<dataflow id="377" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="91">
</dataflow>
<dataflow id="378" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="91">
</dataflow>
<dataflow id="379" from="StgValue_212" to="data_9_req" fromId="212" toId="91">
</dataflow>
<dataflow id="380" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="92">
</dataflow>
<dataflow id="381" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="92">
</dataflow>
<dataflow id="382" from="StgValue_212" to="data_9_req" fromId="212" toId="92">
</dataflow>
<dataflow id="383" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="93">
</dataflow>
<dataflow id="384" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="93">
</dataflow>
<dataflow id="385" from="StgValue_212" to="data_9_req" fromId="212" toId="93">
</dataflow>
<dataflow id="386" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="94">
</dataflow>
<dataflow id="387" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="94">
</dataflow>
<dataflow id="388" from="StgValue_212" to="data_9_req" fromId="212" toId="94">
</dataflow>
<dataflow id="389" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="data_9_req" fromId="295" toId="95">
</dataflow>
<dataflow id="390" from="gmem0_addr_5" to="data_9_req" fromId="87" toId="95">
</dataflow>
<dataflow id="391" from="StgValue_212" to="data_9_req" fromId="212" toId="95">
</dataflow>
<dataflow id="392" from="shl_ln4" to="or_ln107_1" fromId="51" toId="96">
</dataflow>
<dataflow id="394" from="StgValue_393" to="or_ln107_1" fromId="393" toId="96">
</dataflow>
<dataflow id="395" from="or_ln107_1" to="zext_ln107_1" fromId="96" toId="97">
</dataflow>
<dataflow id="396" from="zext_ln107_1" to="add_ln107_1" fromId="97" toId="98">
</dataflow>
<dataflow id="397" from="v_read" to="add_ln107_1" fromId="41" toId="98">
</dataflow>
<dataflow id="398" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln107_1" fromId="281" toId="99">
</dataflow>
<dataflow id="399" from="add_ln107_1" to="trunc_ln107_1" fromId="98" toId="99">
</dataflow>
<dataflow id="400" from="StgValue_284" to="trunc_ln107_1" fromId="284" toId="99">
</dataflow>
<dataflow id="401" from="StgValue_286" to="trunc_ln107_1" fromId="286" toId="99">
</dataflow>
<dataflow id="402" from="_ssdm_op_Read.m_axi.i64P1A" to="data_2" fromId="327" toId="100">
</dataflow>
<dataflow id="403" from="gmem0_addr_5" to="data_2" fromId="87" toId="100">
</dataflow>
<dataflow id="404" from="trunc_ln107_1" to="sext_ln107_1" fromId="99" toId="101">
</dataflow>
<dataflow id="405" from="gmem0" to="gmem0_addr_6" fromId="209" toId="102">
</dataflow>
<dataflow id="406" from="sext_ln107_1" to="gmem0_addr_6" fromId="101" toId="102">
</dataflow>
<dataflow id="407" from="_ssdm_op_WriteReq.m_axi.i64P1A" to="gmem0_addr_12_req" fromId="333" toId="103">
</dataflow>
<dataflow id="408" from="gmem0_addr_6" to="gmem0_addr_12_req" fromId="102" toId="103">
</dataflow>
<dataflow id="409" from="StgValue_212" to="gmem0_addr_12_req" fromId="212" toId="103">
</dataflow>
<dataflow id="410" from="data_2" to="trunc_ln508_2" fromId="100" toId="104">
</dataflow>
<dataflow id="411" from="_ssdm_op_Write.m_axi.i64P1A" to="write_ln107" fromId="338" toId="105">
</dataflow>
<dataflow id="412" from="gmem0_addr_6" to="write_ln107" fromId="102" toId="105">
</dataflow>
<dataflow id="413" from="data_2" to="write_ln107" fromId="100" toId="105">
</dataflow>
<dataflow id="414" from="StgValue_342" to="write_ln107" fromId="342" toId="105">
</dataflow>
<dataflow id="416" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="t" fromId="415" toId="106">
</dataflow>
<dataflow id="418" from="StgValue_417" to="t" fromId="417" toId="106">
</dataflow>
<dataflow id="419" from="trunc_ln508" to="t" fromId="75" toId="106">
</dataflow>
<dataflow id="420" from="t" to="bitcast_ln526" fromId="106" toId="107">
</dataflow>
<dataflow id="421" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="t_2" fromId="415" toId="108">
</dataflow>
<dataflow id="422" from="StgValue_417" to="t_2" fromId="417" toId="108">
</dataflow>
<dataflow id="423" from="trunc_ln508_2" to="t_2" fromId="104" toId="108">
</dataflow>
<dataflow id="424" from="t_2" to="bitcast_ln526_2" fromId="108" toId="109">
</dataflow>
<dataflow id="425" from="bitcast_ln526" to="add5" fromId="107" toId="110">
</dataflow>
<dataflow id="426" from="bitcast_ln526_2" to="add5" fromId="109" toId="110">
</dataflow>
<dataflow id="427" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_12_resp" fromId="344" toId="111">
</dataflow>
<dataflow id="428" from="gmem0_addr_6" to="gmem0_addr_12_resp" fromId="102" toId="111">
</dataflow>
<dataflow id="429" from="bitcast_ln526" to="add5" fromId="107" toId="112">
</dataflow>
<dataflow id="430" from="bitcast_ln526_2" to="add5" fromId="109" toId="112">
</dataflow>
<dataflow id="431" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_12_resp" fromId="344" toId="113">
</dataflow>
<dataflow id="432" from="gmem0_addr_6" to="gmem0_addr_12_resp" fromId="102" toId="113">
</dataflow>
<dataflow id="433" from="bitcast_ln526" to="add5" fromId="107" toId="114">
</dataflow>
<dataflow id="434" from="bitcast_ln526_2" to="add5" fromId="109" toId="114">
</dataflow>
<dataflow id="435" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_12_resp" fromId="344" toId="115">
</dataflow>
<dataflow id="436" from="gmem0_addr_6" to="gmem0_addr_12_resp" fromId="102" toId="115">
</dataflow>
<dataflow id="437" from="bitcast_ln526" to="add5" fromId="107" toId="116">
</dataflow>
<dataflow id="438" from="bitcast_ln526_2" to="add5" fromId="109" toId="116">
</dataflow>
<dataflow id="439" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_12_resp" fromId="344" toId="117">
</dataflow>
<dataflow id="440" from="gmem0_addr_6" to="gmem0_addr_12_resp" fromId="102" toId="117">
</dataflow>
<dataflow id="441" from="bitcast_ln526" to="add5" fromId="107" toId="118">
</dataflow>
<dataflow id="442" from="bitcast_ln526_2" to="add5" fromId="109" toId="118">
</dataflow>
<dataflow id="443" from="w" to="w_load_2" fromId="38" toId="119">
</dataflow>
<dataflow id="444" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_12_resp" fromId="344" toId="120">
</dataflow>
<dataflow id="445" from="gmem0_addr_6" to="gmem0_addr_12_resp" fromId="102" toId="120">
</dataflow>
<dataflow id="446" from="w_load_2" to="w_3" fromId="119" toId="121">
</dataflow>
<dataflow id="447" from="add5" to="w_3" fromId="118" toId="121">
</dataflow>
<dataflow id="448" from="w_load_2" to="w_3" fromId="119" toId="122">
</dataflow>
<dataflow id="449" from="add5" to="w_3" fromId="118" toId="122">
</dataflow>
<dataflow id="450" from="w_load_2" to="w_3" fromId="119" toId="123">
</dataflow>
<dataflow id="451" from="add5" to="w_3" fromId="118" toId="123">
</dataflow>
<dataflow id="452" from="w_load_2" to="w_3" fromId="119" toId="124">
</dataflow>
<dataflow id="453" from="add5" to="w_3" fromId="118" toId="124">
</dataflow>
<dataflow id="455" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln86" fromId="454" toId="125">
</dataflow>
<dataflow id="457" from="StgValue_456" to="speclooptripcount_ln86" fromId="456" toId="125">
</dataflow>
<dataflow id="458" from="StgValue_456" to="speclooptripcount_ln86" fromId="456" toId="125">
</dataflow>
<dataflow id="459" from="StgValue_456" to="speclooptripcount_ln86" fromId="456" toId="125">
</dataflow>
<dataflow id="461" from="_ssdm_op_SpecLoopName" to="specloopname_ln104" fromId="460" toId="126">
</dataflow>
<dataflow id="463" from="empty_15" to="specloopname_ln104" fromId="462" toId="126">
</dataflow>
<dataflow id="464" from="w_load_2" to="w_3" fromId="119" toId="127">
</dataflow>
<dataflow id="465" from="add5" to="w_3" fromId="118" toId="127">
</dataflow>
<dataflow id="466" from="w_3" to="store_ln104" fromId="127" toId="128">
</dataflow>
<dataflow id="467" from="w" to="store_ln104" fromId="38" toId="128">
</dataflow>
<dataflow id="468" from="w" to="w_load" fromId="38" toId="130">
</dataflow>
<dataflow id="470" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="469" toId="131">
</dataflow>
<dataflow id="471" from="w_5_out" to="write_ln0" fromId="211" toId="131">
</dataflow>
<dataflow id="472" from="w_load" to="write_ln0" fromId="130" toId="131">
</dataflow>
<dataflow id="473" from="icmp_ln104" to="StgValue_2" fromId="49" toId="2">
</dataflow>
<dataflow id="474" from="icmp_ln104" to="StgValue_3" fromId="49" toId="3">
</dataflow>
<dataflow id="475" from="icmp_ln104" to="StgValue_4" fromId="49" toId="4">
</dataflow>
<dataflow id="476" from="icmp_ln104" to="StgValue_5" fromId="49" toId="5">
</dataflow>
<dataflow id="477" from="icmp_ln104" to="StgValue_32" fromId="49" toId="32">
</dataflow>
</dataflows>


</stg>
