
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1244.391 ; gain = 9.895
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_CU_2' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/game_CU_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (2#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_6' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (3#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_6' (4#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6157] synthesizing module 'alu_16_7' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/alu_16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16_11' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/adder_16_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/adder_16_11.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/adder_16_11.v:30]
INFO: [Synth 8-6155] done synthesizing module 'adder_16_11' (5#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/adder_16_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16_12' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/boolean_16_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16_12' (6#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/boolean_16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16_13' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/shifter_16_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/shifter_16_13.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16_13' (7#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/shifter_16_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_16_14' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/compare_16_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_16_14' (8#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/compare_16_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/alu_16_7.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_7' (9#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/alu_16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'dice_8' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/dice_8.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_15' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/edge_detector_15.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_15' (10#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/edge_detector_15.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (11#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_17' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/pn_gen_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_17' (12#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/pn_gen_17.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'M_numhold_q_reg' and it is trimmed from '5' to '3' bits. [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/dice_8.v:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'M_numhold_d_reg' and it is trimmed from '5' to '3' bits. [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/dice_8.v:54]
INFO: [Synth 8-6155] done synthesizing module 'dice_8' (13#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/dice_8.v:11]
WARNING: [Synth 8-6014] Unused sequential element M_temp_q_reg was removed.  [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/game_CU_2.v:528]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_2' (14#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/game_CU_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'dice_seg_3' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/dice_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dice_seg_3' (15#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/dice_seg_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'display_player_score_4' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/display_player_score_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_9' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/multi_seven_seg_9.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_18' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_18' (16#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_19' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/seven_seg_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_19' (17#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/seven_seg_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_20' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/decoder_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_20' (18#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/decoder_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_9' (19#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/multi_seven_seg_9.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/display_player_score_4.v:33]
INFO: [Synth 8-6155] done synthesizing module 'display_player_score_4' (20#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/display_player_score_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port display_dice_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn[5] in module compare_16_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_16_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_16_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_16_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1244.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1244.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_q_reg' in module 'game_CU_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_game |                00000000000000001 |                            00000
            P2_TURN_game |                00000000000000010 |                            01001
            P2_ROLL_game |                00000000000000100 |                            01010
       RESET_P2CURR_game |                00000000000001000 |                            01100
       UPDATEP2CURR_game |                00000000000010000 |                            01011
        UPDATEP2ACC_game |                00000000000100000 |                            01101
            CHKP250_game |                00000000001000000 |                            01111
      BRANCHP2CHECK_game |                00000000010000000 |                            01110
            P1_TURN_game |                00000000100000000 |                            00001
            P1_ROLL_game |                00000001000000000 |                            00010
       RESET_P1CURR_game |                00000010000000000 |                            00100
       UPDATEP1CURR_game |                00000100000000000 |                            00011
        UPDATEP1ACC_game |                00001000000000000 |                            00101
            CHKP150_game |                00010000000000000 |                            00111
      BRANCHP1CHECK_game |                00100000000000000 |                            00110
              P1WIN_game |                01000000000000000 |                            01000
              P2WIN_game |                10000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_q_reg' using encoding 'one-hot' in module 'game_CU_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'game/diceroll/edge_rng' (edge_detector_15) to 'game/diceroll/edge_seed'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 12    
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 6     
	  17 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 1     
	  17 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	  17 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
	  17 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port display_dice_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+-------------------------------------+---------------+----------------+
|Module Name            | RTL Object                          | Depth x Width | Implemented As | 
+-----------------------+-------------------------------------+---------------+----------------+
|display_player_score_4 | M_seg_display_values                | 128x8         | LUT            | 
|au_top_0               | display_p1curr/M_seg_display_values | 128x8         | LUT            | 
|au_top_0               | display_p1acc/M_seg_display_values  | 128x8         | LUT            | 
|au_top_0               | display_p2curr/M_seg_display_values | 128x8         | LUT            | 
|au_top_0               | display_p2acc/M_seg_display_values  | 128x8         | LUT            | 
+-----------------------+-------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_16_11 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adder_16_11 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1244.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1292.215 ; gain = 47.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    51|
|3     |DSP48E1 |     2|
|4     |LUT1    |    18|
|5     |LUT2    |    95|
|6     |LUT3    |    20|
|7     |LUT4    |    98|
|8     |LUT5    |    85|
|9     |LUT6    |   146|
|10    |FDRE    |   325|
|11    |FDSE    |    52|
|12    |IBUF    |     7|
|13    |OBUF    |    55|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1294.223 ; gain = 49.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1294.223 ; gain = 49.832
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1294.223 ; gain = 49.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1299.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1305.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 456c4f7a
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 1305.730 ; gain = 61.340
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game4/work/vivado/Game4/Game4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 18:00:15 2022...
