<root>
    <import name="logic-unit"/>
    <import name="adder-logic"/>
    <import name="alu-util"/>

    <module name="alu">

        <instance name="add-sub"        type="8-bit-arithmetic-unit"/>
        <instance name="logic"          type="8-bit-logic-unit"/>
        <instance name="select-add-sub" type="8-bit-select"/>
        <instance name="select-logic"   type="8-bit-select"/>

        <signalvec size="8" from="add-sub.SUM" to="select-add-sub.INPUT"/>
        <signalvec size="8" from="logic.Y"     to="select-logic.INPUT"/>

        <!-- select lines for output-->
        <input name="SELECT-ADD-SUB" to="select-add-sub.SELECT"/>
        <input name="SELECT-LOGIC"   to="select-logic.SELECT"/>

        <!-- input lines to change the behavior of the ALU -->



    </module>
</root>