<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.316+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_BREADY' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.134+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWUSER' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.120+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWREGION' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.110+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWQOS' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.100+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWPROT' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.089+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWCACHE' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.075+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWLOCK' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.066+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWBURST' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.051+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWSIZE' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.039+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWLEN' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.028+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWID' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:44.011+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWADDR' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:43.997+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWVALID' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:43.975+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARUSER' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.305+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARREGION' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.296+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARQOS' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.286+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARPROT' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.276+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARCACHE' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.266+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARLOCK' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.255+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARBURST' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.244+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARSIZE' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.235+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARLEN' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.227+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARID' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.210+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARADDR' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.199+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARVALID' to 0." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:41.189+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dma_master_test_Pipeline_VITIS_LOOP_120_2' (loop 'VITIS_LOOP_120_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln122', dma-master-test.cpp:122) and 'fcmp' operation ('cmp2', dma-master-test.cpp:122).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:38.161+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_120_2' (dma-master-test.cpp:121:9) in function 'dma_master_test'." projectName="dma-master-test" solutionName="dma-master-test" date="2023-04-27T23:04:34.923+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
