<html>
<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<link rel=Preview href="./index_files/preview.wmf">
<link rel=Edit-Time-Data href="./index_files/editdata.mso">
<title>TEST PLAN</title>
<style><!--
.Normal
	{font-size:10.0pt;
	font-family:Arial;
	letter-spacing:-.25pt;}
.MsoBodyText
	{text-align:justify;
	line-height:12.0pt;
	font-size:10.0pt;
	font-family:Arial;
	letter-spacing:-.25pt;}
.CompanyName
	{font-size:16.0pt;
	font-family:"Arial Black";
	letter-spacing:-1.25pt;}
.TitleCover
	{line-height:32.0pt;
	tab-stops:0in;
	border:none;
	padding:0in;
	font-size:32.0pt;
	font-family:"Arial Black";
	letter-spacing:-2.4pt;
	font-weight:bold;}
.ReturnAddress
	{line-height:8.0pt;
	tab-stops:1.5in;
	font-size:7.0pt;
	font-family:Arial;}
.SubtitleCover
	{line-height:24.0pt;
	border:none;
	padding:0in;
	font-size:24.0pt;
	font-family:Arial;
	letter-spacing:-1.5pt;}
-->
</style>
</head>
<body lang=EN-US link=blue vlink=blue class="Normal" bgcolor="#FFFFFF" text="#000000">
<table border=0 cellspacing=0 cellpadding=0 width=815>
  <tr> 
    <td width=272 valign=top class="Normal"> <p class=CompanyName>Group Over-Drive</p></td>
    <td width=272 valign=top class="Normal"> <p class=ReturnAddress>Ankit Garg                                
        garg.13@osu.edu</p>
      <p class=ReturnAddress>Clifton L. Snyder                     snyder.496@osu.edu</p>
      <p class=ReturnAddress>Steve Harman                         harman.30@osu.edu</p>
      <p class=ReturnAddress>Mike Young                             young.772@osu.edu</p></td>
    <td width=272 valign=top class="Normal">&nbsp; </td>
  </tr>
</table>
<div style='border:none;border-top:solid windowtext 6.0pt;padding:31.0pt 0in 0in 0in'> 
  <p class=TitleCover>Test Plan</p>
</div>
<div style='border:none;border-top:solid windowtext .75pt;padding:24.0pt 0in 0in 0in'> 
  <p class=SubtitleCover>Test Plan for Simulator</p>
</div>
<p class=MsoBodyText>Lab1 Test Plan</p>
<p>Description:<br>
  Our&quot;w03-560 Machine is designed into four elements: Memory, Processor,<br>
  Machine, and Simulator. The Memory element is responsible as the major component 
  <br>
  for loading input information into the machine. The Machine and Processor elements<br>
  work along with the Simulator element in simulating the interpretation of the 
  <br>
  machinine's instruction(s).</p>
<p>Format: names of files used for testing<br>
  ts_i - a file containing the header and text records<br>
  ts_2 - a secondary input file for the IO instruction(s)<br>
  ts_o - program output for the IO instruction(s)<br>
  ts_to - trace output <br>
  the test script is designed as the following:<br>
  -----------------------------------------------------------------------------------<br>
  1) running the Simulator, giving it the four files<br>
  &quot;Simulator ts_i ts_2 ts_o ts_to&quot;</p>
<p>2) the contents of each input file in the call will be displayed below it <br>
  ts_i:<br>
  (its contents)</p>
<p>ts_2:<br>
  (its contents)</p>
<p>===================================================================================<br>
  3) the contents of each output in the call will be displayed below it<br>
  ts_o:<br>
  (its contents)</p>
<p>ts_to:<br>
  (its contents)</p>
<p>4) the comments and/or reasoning for each testing<br>
  COMMENT:<br>
  ===================================================================================</p>
<p>Testing:<br>
  Case 1<br>
  -----------------------------------------------------------------------------------<br>
  Simulator ts_i ts_o ts_to<br>
  ts_i:<br>
  H64SAMPLE6403<br>
  T64030a7<br>
  T6501066<br>
  T6600008<br>
  ===================================================================================<br>
  Usage: Simulator &lt;executable_input&gt; &lt;program_input&gt; &lt;program_output&gt; 
  &lt;trace_output&gt;</p>
<p>COMMENT:<br>
  The first test did not run because the call was invalid. It was missing the 
  second-<br>
  ary input file &quot;ts_2&quot;. This invalid call was to check whether Simulator 
  had opened <br>
  all the lines of input and output to each pertaining file.<br>
  ===================================================================================</p>
<p>Case 2<br>
  -----------------------------------------------------------------------------------<br>
  Simulator ts_2 ts_i ts_o ts_to<br>
  ts_i:<br>
  H64SAMPLE6403<br>
  T64030a7<br>
  T6501066<br>
  T6600008</p>
<p>ts_2:<br>
  testcase<br>
  ===================================================================================</p>
<p>ts_o:</p>
<p>ts_to:<br>
  Error Code #8</p>
<p>COMMENT:<br>
  The second test was valid call except the input files were mixed up in the wrong 
  <br>
  order. The simulator reported in the file &quot;ts_to&quot; that there was an 
  illegal char-<br>
  acter in the input record. This test was actually a mistake in the call and 
  had <br>
  reported back that an error did occur.<br>
  ====================================================================================</p>
<p>Case 3<br>
  -----------------------------------------------------------------------------------<br>
  Simulator ts_i ts_2 ts_o ts_to<br>
  ts_i:<br>
  H64SAMPLE6403<br>
  T64030a7<br>
  T6501066<br>
  T6600008</p>
<p>ts_2:<br>
  testcase<br>
  ===================================================================================</p>
<p>ts_o:</p>
<p> Being Program Output:<br>
  <br>
  ts_to:<br>
  Initial Register, PC, and Memory values:<br>
  R0: 0<br>
  R1: 0<br>
  R2: 0<br>
  R3: 0<br>
  PC: 100</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:30a7 101:1066 102:8 103:c0c0<br>
  104:c0c0 105:c0c0 106:c0c0 107:c0c0 108:c0c0 109:c0c0 110:c0c0 111:c0c0<br>
  112:c0c0 113:c0c0 114:c0c0 115:c0c0 116:c0c0 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:c0c0 163:c0c0 164:c0c0 165:c0c0 166:c0c0 167:c0c0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  Instruction#1</p>
<p>Old PC: 100<br>
  New PC: 101<br>
  LD<br>
  Address: 167<br>
  Address Content: c0c0<br>
  Register: 3<br>
  Old Contents: 0<br>
  New Contents: c0c0</p>
<p>Instruction#2</p>
<p>Old PC: 101<br>
  New PC: 102<br>
  LD<br>
  Address: 102<br>
  Address Content: 8<br>
  Register: 1<br>
  Old Contents: 0<br>
  New Contents: 8</p>
<p>Instruction#3</p>
<p>Old PC: 102<br>
  New PC: 103<br>
  LD<br>
  Address: 8<br>
  Address Content: c0c0<br>
  Register: 0<br>
  Old Contents: 0<br>
  New Contents: c0c0</p>
<p>Instruction#4</p>
<p>Error Code #1</p>
<p>Instruction#5</p>
<p>Error Code #1</p>
<p>Instruction#6</p>
<p>Error Code #1</p>
<p>Instruction#7</p>
<p>Error Code #1</p>
<p>Instruction#8</p>
<p>Error Code #1</p>
<p>Instruction#9</p>
<p>Error Code #1</p>
<p>Instruction#a</p>
<p>Error Code #1</p>
<p>Instruction#b</p>
<p>Error Code #1</p>
<p>Instruction#c</p>
<p>Error Code #1</p>
<p>Instruction#d</p>
<p>Error Code #1</p>
<p>Instruction#e</p>
<p>Error Code #1</p>
<p>Instruction#f</p>
<p>Error Code #1</p>
<p>Instruction#10</p>
<p>Error Code #1</p>
<p>Instruction#11</p>
<p>Error Code #1</p>
<p>Instruction#12</p>
<p>Error Code #1</p>
<p>Instruction#13</p>
<p>Error Code #1</p>
<p>Instruction#14</p>
<p>Error Code #1</p>
<p>Instruction#15</p>
<p>Error Code #1</p>
<p>Instruction#16</p>
<p>Error Code #1</p>
<p>Instruction#17</p>
<p>Error Code #1</p>
<p>Instruction#18</p>
<p>Error Code #1</p>
<p>Instruction#19</p>
<p>Error Code #1</p>
<p>Instruction#1a</p>
<p>Error Code #1</p>
<p>Instruction#1b</p>
<p>Error Code #1</p>
<p>Instruction#1c</p>
<p>Error Code #1</p>
<p>Instruction#1d</p>
<p>Error Code #1</p>
<p>Instruction#1e</p>
<p>Error Code #1</p>
<p>Instruction#1f</p>
<p>Error Code #1</p>
<p>Instruction#20</p>
<p>Error Code #1</p>
<p>Instruction#21</p>
<p>Error Code #1</p>
<p>Instruction#22</p>
<p>Error Code #1</p>
<p>Instruction#23</p>
<p>Error Code #1</p>
<p>Instruction#24</p>
<p>Error Code #1</p>
<p>Instruction#25</p>
<p>Error Code #1</p>
<p>Instruction#26</p>
<p>Error Code #1</p>
<p>Instruction#27</p>
<p>Error Code #1</p>
<p>Instruction#28</p>
<p>Error Code #1</p>
<p>Instruction#29</p>
<p>Error Code #1</p>
<p>Instruction#2a</p>
<p>Error Code #1</p>
<p>Instruction#2b</p>
<p>Error Code #1</p>
<p>Instruction#2c</p>
<p>Error Code #1</p>
<p>Instruction#2d</p>
<p>Error Code #1</p>
<p>Instruction#2e</p>
<p>Error Code #1</p>
<p>Instruction#2f</p>
<p>Error Code #1</p>
<p>Instruction#30</p>
<p>Error Code #1</p>
<p>Instruction#31</p>
<p>Error Code #1</p>
<p>Instruction#32</p>
<p>Error Code #1</p>
<p>Instruction#33</p>
<p>Error Code #1</p>
<p>Instruction#34</p>
<p>Error Code #1</p>
<p>Instruction#35</p>
<p>Error Code #1</p>
<p>Instruction#36</p>
<p>Error Code #1</p>
<p>Instruction#37</p>
<p>Error Code #1</p>
<p>Instruction#38</p>
<p>Error Code #1</p>
<p>Instruction#39</p>
<p>Error Code #1</p>
<p>Instruction#3a</p>
<p>Error Code #1</p>
<p>Instruction#3b</p>
<p>Error Code #1</p>
<p>Instruction#3c</p>
<p>Error Code #1</p>
<p>Instruction#3d</p>
<p>Error Code #1</p>
<p>Instruction#3e</p>
<p>Error Code #1</p>
<p>Instruction#3f</p>
<p>Error Code #1</p>
<p>Instruction#40</p>
<p>Error Code #1</p>
<p>Instruction#41</p>
<p>Error Code #1</p>
<p>Instruction#42</p>
<p>Error Code #1</p>
<p>Instruction#43</p>
<p>Error Code #1</p>
<p>Instruction#44</p>
<p>Error Code #1</p>
<p>Instruction#45</p>
<p>Error Code #1</p>
<p>Instruction#46</p>
<p>Error Code #1</p>
<p>Instruction#47</p>
<p>Error Code #1</p>
<p>Instruction#48</p>
<p>Error Code #1</p>
<p>Instruction#49</p>
<p>Error Code #1</p>
<p>Instruction#4a</p>
<p>Error Code #1</p>
<p>Instruction#4b</p>
<p>Error Code #1</p>
<p>Instruction#4c</p>
<p>Error Code #1</p>
<p>Instruction#4d</p>
<p>Error Code #1</p>
<p>Instruction#4e</p>
<p>Error Code #1</p>
<p>Instruction#4f</p>
<p>Error Code #1</p>
<p>Instruction#50</p>
<p>Error Code #1</p>
<p>Instruction#51</p>
<p>Error Code #1</p>
<p>Instruction#52</p>
<p>Error Code #1</p>
<p>Instruction#53</p>
<p>Error Code #1</p>
<p>Instruction#54</p>
<p>Error Code #1</p>
<p>Instruction#55</p>
<p>Error Code #1</p>
<p>Instruction#56</p>
<p>Error Code #1</p>
<p>Instruction#57</p>
<p>Error Code #1</p>
<p>Instruction#58</p>
<p>Error Code #1</p>
<p>Instruction#59</p>
<p>Error Code #1</p>
<p>Instruction#5a</p>
<p>Error Code #1</p>
<p>Instruction#5b</p>
<p>Error Code #1</p>
<p>Instruction#5c</p>
<p>Error Code #1</p>
<p>Instruction#5d</p>
<p>Error Code #1</p>
<p>Instruction#5e</p>
<p>Error Code #1</p>
<p>Instruction#5f</p>
<p>Error Code #1</p>
<p>Instruction#60</p>
<p>Error Code #1</p>
<p>Instruction#61</p>
<p>Error Code #1</p>
<p>Instruction#62</p>
<p>Error Code #1</p>
<p>Instruction#63</p>
<p>Error Code #1</p>
<p>Instruction#64</p>
<p>Error Code #1</p>
<p>Instruction#65</p>
<p>Error Code #1</p>
<p>Instruction#66</p>
<p>Error Code #1</p>
<p>Instruction#67</p>
<p>Error Code #1</p>
<p>Instruction#68</p>
<p>Error Code #1</p>
<p>Instruction#69</p>
<p>Error Code #1</p>
<p>Instruction#6a</p>
<p>Error Code #1</p>
<p>Instruction#6b</p>
<p>Error Code #1</p>
<p>Instruction#6c</p>
<p>Error Code #1</p>
<p>Instruction#6d</p>
<p>Error Code #1</p>
<p>Instruction#6e</p>
<p>Error Code #1</p>
<p>Instruction#6f</p>
<p>Error Code #1</p>
<p>Instruction#70</p>
<p>Error Code #1</p>
<p>Instruction#71</p>
<p>Error Code #1</p>
<p>Instruction#72</p>
<p>Error Code #1</p>
<p>Instruction#73</p>
<p>Error Code #1</p>
<p>Instruction#74</p>
<p>Error Code #1</p>
<p>Instruction#75</p>
<p>Error Code #1</p>
<p>Instruction#76</p>
<p>Error Code #1</p>
<p>Instruction#77</p>
<p>Error Code #1</p>
<p>Instruction#78</p>
<p>Error Code #1</p>
<p>Instruction#79</p>
<p>Error Code #1</p>
<p>Instruction#7a</p>
<p>Error Code #1</p>
<p>Instruction#7b</p>
<p>Error Code #1</p>
<p>Instruction#7c</p>
<p>Error Code #1</p>
<p>Instruction#7d</p>
<p>Error Code #1</p>
<p>Instruction#7e</p>
<p>Error Code #1</p>
<p>Instruction#7f</p>
<p>Error Code #1</p>
<p>Instruction#80</p>
<p>Error Code #1</p>
<p>Instruction#81</p>
<p>Error Code #1</p>
<p>Instruction#82</p>
<p>Error Code #1</p>
<p>Instruction#83</p>
<p>Error Code #1</p>
<p>Instruction#84</p>
<p>Error Code #1</p>
<p>Instruction#85</p>
<p>Error Code #1</p>
<p>Instruction#86</p>
<p>Error Code #1</p>
<p>Instruction#87</p>
<p>Error Code #1</p>
<p>Instruction#88</p>
<p>Error Code #1</p>
<p>Instruction#89</p>
<p>Error Code #1</p>
<p>Instruction#8a</p>
<p>Error Code #1</p>
<p>Instruction#8b</p>
<p>Error Code #1</p>
<p>Instruction#8c</p>
<p>Error Code #1</p>
<p>Instruction#8d</p>
<p>Error Code #1</p>
<p>Instruction#8e</p>
<p>Error Code #1</p>
<p>Instruction#8f</p>
<p>Error Code #1</p>
<p>Instruction#90</p>
<p>Error Code #1</p>
<p>Instruction#91</p>
<p>Error Code #1</p>
<p>Instruction#92</p>
<p>Error Code #1</p>
<p>Instruction#93</p>
<p>Error Code #1</p>
<p>Instruction#94</p>
<p>Error Code #1</p>
<p>Instruction#95</p>
<p>Error Code #1</p>
<p>Instruction#96</p>
<p>Error Code #1</p>
<p>Instruction#97</p>
<p>Error Code #1</p>
<p>Instruction#98</p>
<p>Error Code #1</p>
<p>Instruction#99</p>
<p>Error Code #1</p>
<p>Instruction#9a</p>
<p>Error Code #1</p>
<p>Instruction#9b</p>
<p>Error Code #1</p>
<p>Instruction#9c</p>
<p>Error Code #1</p>
<p>Instruction#9d</p>
<p>Error Code #9<br>
  Final Register, PC, and Memory Values:<br>
  R0: c0c0<br>
  R1: 8<br>
  R2: 0<br>
  R3: c0c0<br>
  PC: 256</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:30a7 101:1066 102:8 103:c0c0<br>
  104:c0c0 105:c0c0 106:c0c0 107:c0c0 108:c0c0 109:c0c0 110:c0c0 111:c0c0<br>
  112:c0c0 113:c0c0 114:c0c0 115:c0c0 116:c0c0 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:c0c0 163:c0c0 164:c0c0 165:c0c0 166:c0c0 167:c0c0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p>COMMENT:<br>
  The third test used the correct order for files of Case 2. There were three 
  <br>
  loading instructions. Each instruction was interpreted at all the 256 memory 
  <br>
  addresses. After the three instructions, the simulator reported &quot;no<br>
  op&quot; for rest of output until the PC &gt;200 and the final values for the 
  <br>
  registers and memory was reported in the file &quot;ts_to&quot;. The file &quot;ts_o&quot; 
  <br>
  remains because no output instruction was identified.<br>
  ============================================================================</p>
<p>Case 4<br>
  -----------------------------------------------------------------------------------<br>
  Simulator ts_i ts_2 ts_o ts_to<br>
  ts_i<br>
  H64SAMPLE6411<br>
  T64B0070<br>
  T65B1071<br>
  T66B2070<br>
  T67B3071<br>
  T680106D<br>
  T690046D<br>
  T6A3106F<br>
  T6B90402<br>
  T6CC0C00<br>
  T6D00001<br>
  T6E00005<br>
  T6F00002</p>
<p>ts_2<br>
  testcase<br>
  ===================================================================================</p>
<p>ts_o:</p>
<p>Being Program Output:</p>
<p>256</p>
<p>Dump Register, PC, and Memory Values:<br>
  R0: 28<br>
  R1: 1<br>
  R2: 0<br>
  R3: 0<br>
  PC: 109</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:b0070 101:b1071 102:b2070 103:b3071<br>
  104:106d 105:46d 106:3106f 107:90402 108:c0c00 109:1 110:5 111:2<br>
  112:100 113:20200 114:20200 115:20200 116:20200 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:c0c0 163:c0c0 164:c0c0 165:c0c0 166:c0c0 167:c0c0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  :End Program Output</p>
<p>ts_to:<br>
  Initial Register, PC, and Memory values:<br>
  R0: 0<br>
  R1: 0<br>
  R2: 0<br>
  R3: 0<br>
  PC: 100</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:b0070 101:b1071 102:b2070 103:b3071<br>
  104:106d 105:46d 106:3106f 107:90402 108:c0c00 109:1 110:5 111:2<br>
  112:c0c0 113:c0c0 114:c0c0 115:c0c0 116:c0c0 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:c0c0 163:c0c0 164:c0c0 165:c0c0 166:c0c0 167:c0c0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  Instruction#1</p>
<p>Old PC: 100<br>
  New PC: 101<br>
  IO, R=0<br>
  Input Value:256<br>
  Address:112<br>
  Old Value:c0c0<br>
  New Value:256</p>
<p>Instruction#2</p>
<p>Old PC: 101<br>
  New PC: 102<br>
  IO, R=1<br>
  Input Value: <br>
  Address:113<br>
  Old Value:c0c0<br>
  New Value:20200</p>
<p>Address:114<br>
  Old Value:c0c0<br>
  New Value:20200</p>
<p>Address:115<br>
  Old Value:c0c0<br>
  New Value:20200</p>
<p>Address:116<br>
  Old Value:c0c0<br>
  New Value:20200</p>
<p>Instruction#3</p>
<p>Old PC: 102<br>
  New PC: 103<br>
  IO, R=2<br>
  Outputting Address:70</p>
<p>Instruction#4</p>
<p>Old PC: 103<br>
  New PC: 104<br>
  IO, R=3<br>
  Outputting Addresses:113 through 117</p>
<p>Instruction#5</p>
<p>Old PC: 104<br>
  New PC: 105<br>
  LD<br>
  Address: 109<br>
  Address Content: 1<br>
  Register: 1<br>
  Old Contents: 0<br>
  New Contents: 1</p>
<p>Instruction#6</p>
<p>Old PC: 105<br>
  New PC: 106<br>
  LD<br>
  Address: 110<br>
  Address Content: 5<br>
  Register: 0<br>
  Old Contents: 0<br>
  New Contents: 5</p>
<p>Instruction#7</p>
<p>Old PC: 106<br>
  New PC: 107<br>
  Error Code #4</p>
<p>Error Code #4</p>
<p>Instruction#8</p>
<p>Old PC: 107<br>
  New PC: 108<br>
  SHL<br>
  Register: 0<br>
  Shift by 3 bits<br>
  Original Content: 5<br>
  New Content: 28</p>
<p>Instruction#9</p>
<p>Old PC: 108<br>
  New PC: 109<br>
  BR: R=0, X=3</p>
<p>Final Register, PC, and Memory Values:<br>
  R0: 28<br>
  R1: 1<br>
  R2: 0<br>
  R3: 0<br>
  PC: 109</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:b0070 101:b1071 102:b2070 103:b3071<br>
  104:106d 105:46d 106:3106f 107:90402 108:c0c00 109:1 110:5 111:2<br>
  112:100 113:20200 114:20200 115:20200 116:20200 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:c0c0 163:c0c0 164:c0c0 165:c0c0 166:c0c0 167:c0c0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  Program ended normally.</p>
<p>COMMENT:<br>
  The fourth test involved a more robust input in the file &quot;ts_i&quot;. It 
  is the sample<br>
  input file from the write of Lab1 in our packet. The script contains an example 
  of <br>
  all the machine's instructions. The sample input file was used to check for 
  more <br>
  errors and the correctness of our program.<br>
  ===================================================================================</p>
<p>Case 5<br>
  -----------------------------------------------------------------------------------<br>
  Simulator ts_2 ts_i ts_o ts_to<br>
  ts_i:<br>
  H64SAMPLE6408<br>
  T6412001<br>
  T65220A2<br>
  T66220A3<br>
  T67B10A4<br>
  T68B30A4<br>
  T69110FF<br>
  T6A610A2<br>
  T6BC0C00</p>
<p>ts_2:<br>
  hello<br>
  ===================================================================================<br>
  ts_o:<br>
  Being Program Output:</p>
<p> hello</p>
<p>Dump Register, PC, and Memory Values:</p>
<p>R0:0<br>
  R1:ff<br>
  R2:1<br>
  R3:0<br>
  PC: 108</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:12001 101:220a2 102:220a3 103:b10a4<br>
  104:b30a4 105:110ff 106:610a2 107:c0c00 108:c0c0 109:c0c0 110:c0c0 111:c0c0<br>
  112:c0c0 113:c0c0 114:c0c0 115:c0c0 116:c0c0 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:1 163:1 164:20200 165:20680 166:656c0 167:6c6f0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  :End Program Output</p>
<p>ts_to:<br>
  Initial Register, PC, and Memory values:</p>
<p>R0:0<br>
  R1:0<br>
  R2:0<br>
  R3:0<br>
  PC: 100</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:12001 101:220a2 102:220a3 103:b10a4<br>
  104:b30a4 105:110ff 106:610a2 107:c0c00 108:c0c0 109:c0c0 110:c0c0 111:c0c0<br>
  112:c0c0 113:c0c0 114:c0c0 115:c0c0 116:c0c0 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:c0c0 163:c0c0 164:c0c0 165:c0c0 166:c0c0 167:c0c0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  Instruction#1</p>
<p>Old PC: 100<br>
  New PC: 101<br>
  LDI<br>
  S(X): 1<br>
  Register: 2<br>
  Old Contents: 0<br>
  New Contents: 1</p>
<p>Instruction#2</p>
<p>Old PC: 101<br>
  New PC: 102<br>
  ST<br>
  Register: 2<br>
  Register Contents: 1<br>
  Address: 162<br>
  Old Contents: c0c0<br>
  New Contents: 1</p>
<p>Instruction#3</p>
<p>Old PC: 102<br>
  New PC: 103<br>
  ST<br>
  Register: 2<br>
  Register Contents: 1<br>
  Address: 163<br>
  Old Contents: c0c0<br>
  New Contents: 1</p>
<p>Instruction#4</p>
<p>Old PC: 103<br>
  New PC: 104<br>
  IO, R=1<br>
  Input Value: hello<br>
  Address:164<br>
  Old Value:c0c0<br>
  New Value:20200</p>
<p>Address:165<br>
  Old Value:c0c0<br>
  New Value:20680</p>
<p>Address:166<br>
  Old Value:c0c0<br>
  New Value:656c0</p>
<p>Address:167<br>
  Old Value:c0c0<br>
  New Value:6c6f0</p>
<p>Instruction#5</p>
<p>Old PC: 104<br>
  New PC: 105<br>
  IO, R=3<br>
  Outputting Addresses:164 through 168</p>
<p>Instruction#6</p>
<p>Old PC: 105<br>
  New PC: 106<br>
  LDI<br>
  S(X): ff<br>
  Register: 1<br>
  Old Contents: 0<br>
  New Contents: ff</p>
<p>Instruction#7</p>
<p>Old PC: 106<br>
  New PC: 107<br>
  DIV<br>
  Register: 1<br>
  Register Contents: ffValue to divide: 1<br>
  New Contents: 255</p>
<p>Instruction#8</p>
<p>Old PC: 107<br>
  New PC: 108<br>
  BR: R=0, X=3</p>
<p>Final Register, PC, and Memory Values:</p>
<p>R0:0<br>
  R1:ff<br>
  R2:1<br>
  R3:0<br>
  PC: 108</p>
<p>Memory Values:<br>
  0:c0c0 1:c0c0 2:c0c0 3:c0c0 4:c0c0 5:c0c0 6:c0c0 7:c0c0<br>
  8:c0c0 9:c0c0 10:c0c0 11:c0c0 12:c0c0 13:c0c0 14:c0c0 15:c0c0<br>
  16:c0c0 17:c0c0 18:c0c0 19:c0c0 20:c0c0 21:c0c0 22:c0c0 23:c0c0<br>
  24:c0c0 25:c0c0 26:c0c0 27:c0c0 28:c0c0 29:c0c0 30:c0c0 31:c0c0<br>
  32:c0c0 33:c0c0 34:c0c0 35:c0c0 36:c0c0 37:c0c0 38:c0c0 39:c0c0<br>
  40:c0c0 41:c0c0 42:c0c0 43:c0c0 44:c0c0 45:c0c0 46:c0c0 47:c0c0<br>
  48:c0c0 49:c0c0 50:c0c0 51:c0c0 52:c0c0 53:c0c0 54:c0c0 55:c0c0<br>
  56:c0c0 57:c0c0 58:c0c0 59:c0c0 60:c0c0 61:c0c0 62:c0c0 63:c0c0<br>
  64:c0c0 65:c0c0 66:c0c0 67:c0c0 68:c0c0 69:c0c0 70:c0c0 71:c0c0<br>
  72:c0c0 73:c0c0 74:c0c0 75:c0c0 76:c0c0 77:c0c0 78:c0c0 79:c0c0<br>
  80:c0c0 81:c0c0 82:c0c0 83:c0c0 84:c0c0 85:c0c0 86:c0c0 87:c0c0<br>
  88:c0c0 89:c0c0 90:c0c0 91:c0c0 92:c0c0 93:c0c0 94:c0c0 95:c0c0<br>
  96:c0c0 97:c0c0 98:c0c0 99:c0c0 100:12001 101:220a2 102:220a3 103:b10a4<br>
  104:b30a4 105:110ff 106:610a2 107:c0c00 108:c0c0 109:c0c0 110:c0c0 111:c0c0<br>
  112:c0c0 113:c0c0 114:c0c0 115:c0c0 116:c0c0 117:c0c0 118:c0c0 119:c0c0<br>
  120:c0c0 121:c0c0 122:c0c0 123:c0c0 124:c0c0 125:c0c0 126:c0c0 127:c0c0<br>
  128:c0c0 129:c0c0 130:c0c0 131:c0c0 132:c0c0 133:c0c0 134:c0c0 135:c0c0<br>
  136:c0c0 137:c0c0 138:c0c0 139:c0c0 140:c0c0 141:c0c0 142:c0c0 143:c0c0<br>
  144:c0c0 145:c0c0 146:c0c0 147:c0c0 148:c0c0 149:c0c0 150:c0c0 151:c0c0<br>
  152:c0c0 153:c0c0 154:c0c0 155:c0c0 156:c0c0 157:c0c0 158:c0c0 159:c0c0<br>
  160:c0c0 161:c0c0 162:1 163:1 164:20200 165:20680 166:656c0 167:6c6f0<br>
  168:c0c0 169:c0c0 170:c0c0 171:c0c0 172:c0c0 173:c0c0 174:c0c0 175:c0c0<br>
  176:c0c0 177:c0c0 178:c0c0 179:c0c0 180:c0c0 181:c0c0 182:c0c0 183:c0c0<br>
  184:c0c0 185:c0c0 186:c0c0 187:c0c0 188:c0c0 189:c0c0 190:c0c0 191:c0c0<br>
  192:c0c0 193:c0c0 194:c0c0 195:c0c0 196:c0c0 197:c0c0 198:c0c0 199:c0c0<br>
  200:c0c0 201:c0c0 202:c0c0 203:c0c0 204:c0c0 205:c0c0 206:c0c0 207:c0c0<br>
  208:c0c0 209:c0c0 210:c0c0 211:c0c0 212:c0c0 213:c0c0 214:c0c0 215:c0c0<br>
  216:c0c0 217:c0c0 218:c0c0 219:c0c0 220:c0c0 221:c0c0 222:c0c0 223:c0c0<br>
  224:c0c0 225:c0c0 226:c0c0 227:c0c0 228:c0c0 229:c0c0 230:c0c0 231:c0c0<br>
  232:c0c0 233:c0c0 234:c0c0 235:c0c0 236:c0c0 237:c0c0 238:c0c0 239:c0c0<br>
  240:c0c0 241:c0c0 242:c0c0 243:c0c0 244:c0c0 245:c0c0 246:c0c0 247:c0c0<br>
  248:c0c0 249:c0c0 250:c0c0 251:c0c0 252:c0c0 253:c0c0 254:c0c0 255:c0c0</p>
<p><br>
  Program ended normally.</p>
<p>COMMENT:<br>
  The fifth test includes several different instructions: loading, loading constants,<br>
  storing, arithmetic(division), input/output and an unconditional branch. The 
  script<br>
  is to check some instructions not in the sample input file from the packet i.e, 
  the<br>
  arithmetic division and the unconditional branch, along with building an exact 
  and <br>
  complete program.<br>
  ======================================================================================== 
  <br>
</p>
<br clear=all

style='page-break-before:always;'>
</body>
</html>
