@I [HLS-10] Running 'C:/Xilinx2016/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Peachy' on host 'desktop-sg5d71v' (Windows NT_amd64 version 6.2) on Mon Feb 08 23:55:36 +0700 2016
            in directory 'F:/FPGA/exp'
@I [HLS-10] Opening project 'F:/FPGA/exp/DispCheck'.
@I [HLS-10] Opening solution 'F:/FPGA/exp/DispCheck/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
TDATA of AXI4-Stream interface 'sig' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface.
TDATA of AXI4-Stream interface 'sigRef' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface.
TDATA of AXI4-Stream interface 'cmp' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2016/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 08 23:55:47 2016...
@I [IMPL-8] Starting RTL evaluation using Vivado ...

F:\FPGA\exp\DispCheck\solution1\impl\verilog>vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Mon Feb 08 23:55:55 2016] Launched synth_1...
Run output will be captured here: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Feb 08 23:55:55 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log cmpy_complex_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source cmpy_complex_top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source cmpy_complex_top.tcl -notrace
Command: synth_design -top cmpy_complex_top -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 266.129 ; gain = 94.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_lv40_0 bound to: 40'b0000000000000000000000000000000000000000 
	Parameter ap_const_lv20_0 bound to: 20'b00000000000000000000 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_refAtans_V' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V.v:11]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_refAtans_V_memcore' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V_memcore.v:66]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_refAtans_V_memcore_ram' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V_memcore.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_refAtans_V_memcore_ram' (1#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_refAtans_V_memcore' (2#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_refAtans_V' (3#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_refAtans_V.v:11]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_Loop_1_proc143' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b001 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 3'b010 
	Parameter ap_ST_st15_fsm_2 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv31_0 bound to: 31'b0000000000000000000000000000000 
	Parameter ap_const_lv31_1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:80]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_myatan2_complex_ap_fixed_s' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_myatan2_complex_ap_fixed_s.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_myatan2_complex_ap_fixed_s.v:53]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_cordic_base' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv4_B bound to: 4'b1011 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv21_1 bound to: 21'b000000000000000000001 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv20_CDBC0 bound to: 20'b11001101101111000000 
	Parameter ap_const_lv20_6487F bound to: 20'b01100100100001111111 
	Parameter ap_const_lv20_9B781 bound to: 20'b10011011011110000001 
	Parameter ap_const_lv20_32440 bound to: 20'b00110010010001000000 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_true bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:2801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:3089]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_cordic_base' (4#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:10]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_myatan2_complex_ap_fixed_s' (5#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_myatan2_complex_ap_fixed_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_Loop_1_proc143' (6#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:10]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_Loop_2_proc' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b001 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 3'b010 
	Parameter ap_ST_st36_fsm_2 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv31_0 bound to: 31'b0000000000000000000000000000000 
	Parameter ap_const_lv31_1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv18_1 bound to: 18'b000000000000000001 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv19_0 bound to: 19'b0000000000000000000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv12_1 bound to: 12'b000000000001 
	Parameter ap_const_lv18_0 bound to: 18'b000000000000000000 
	Parameter ap_const_lv77_4A8E89B935 bound to: 77'b00000000000000000000000000000000000000100101010001110100010011011100100110101 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_4C bound to: 76 - type: integer 
	Parameter ap_const_lv77_0 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv20_0 bound to: 20'b00000000000000000000 
	Parameter ap_const_lv20_80000 bound to: 20'b10000000000000000000 
	Parameter ap_const_lv38_0 bound to: 38'b00000000000000000000000000000000000000 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv21_20000 bound to: 21'b000100000000000000000 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv40_0 bound to: 40'b0000000000000000000000000000000000000000 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:121]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_cordic_base_1' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base_1.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv21_6DECB bound to: 21'b001101101111011001011 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv21_1 bound to: 21'b000000000000000000001 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_logic_0 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_cordic_base_1' (7#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base_1.v:10]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_fxp_sqrt_20_2_20_2_s' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_lv21_100001 bound to: 21'b100000000000000000001 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv22_180000 bound to: 22'b0110000000000000000000 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv22_1 bound to: 22'b0000000000000000000001 
	Parameter ap_const_lv21_0 bound to: 21'b000000000000000000000 
	Parameter ap_const_lv22_340000 bound to: 22'b1101000000000000000000 
	Parameter ap_const_lv22_2C0000 bound to: 22'b1011000000000000000000 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv19_0 bound to: 19'b0000000000000000000 
	Parameter ap_const_lv22_20000 bound to: 22'b0000100000000000000000 
	Parameter ap_const_lv22_60000 bound to: 22'b0001100000000000000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv18_0 bound to: 18'b000000000000000000 
	Parameter ap_const_lv22_10000 bound to: 22'b0000010000000000000000 
	Parameter ap_const_lv22_30000 bound to: 22'b0000110000000000000000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv17_0 bound to: 17'b00000000000000000 
	Parameter ap_const_lv22_8000 bound to: 22'b0000001000000000000000 
	Parameter ap_const_lv22_18000 bound to: 22'b0000011000000000000000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv22_4000 bound to: 22'b0000000100000000000000 
	Parameter ap_const_lv22_C000 bound to: 22'b0000001100000000000000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv15_0 bound to: 15'b000000000000000 
	Parameter ap_const_lv22_2000 bound to: 22'b0000000010000000000000 
	Parameter ap_const_lv22_6000 bound to: 22'b0000000110000000000000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv14_0 bound to: 14'b00000000000000 
	Parameter ap_const_lv22_1000 bound to: 22'b0000000001000000000000 
	Parameter ap_const_lv22_3000 bound to: 22'b0000000011000000000000 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv13_0 bound to: 13'b0000000000000 
	Parameter ap_const_lv22_800 bound to: 22'b0000000000100000000000 
	Parameter ap_const_lv22_1800 bound to: 22'b0000000001100000000000 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv22_400 bound to: 22'b0000000000010000000000 
	Parameter ap_const_lv22_C00 bound to: 22'b0000000000110000000000 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv22_200 bound to: 22'b0000000000001000000000 
	Parameter ap_const_lv22_600 bound to: 22'b0000000000011000000000 
	Parameter ap_const_lv12_1 bound to: 12'b000000000001 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv22_100 bound to: 22'b0000000000000100000000 
	Parameter ap_const_lv22_300 bound to: 22'b0000000000001100000000 
	Parameter ap_const_lv13_1 bound to: 13'b0000000000001 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv22_80 bound to: 22'b0000000000000010000000 
	Parameter ap_const_lv22_180 bound to: 22'b0000000000000110000000 
	Parameter ap_const_lv14_1 bound to: 14'b00000000000001 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv22_40 bound to: 22'b0000000000000001000000 
	Parameter ap_const_lv22_C0 bound to: 22'b0000000000000011000000 
	Parameter ap_const_lv15_1 bound to: 15'b000000000000001 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv22_20 bound to: 22'b0000000000000000100000 
	Parameter ap_const_lv22_60 bound to: 22'b0000000000000001100000 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv22_10 bound to: 22'b0000000000000000010000 
	Parameter ap_const_lv22_30 bound to: 22'b0000000000000000110000 
	Parameter ap_const_lv17_1 bound to: 17'b00000000000000001 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv22_8 bound to: 22'b0000000000000000001000 
	Parameter ap_const_lv22_18 bound to: 22'b0000000000000000011000 
	Parameter ap_const_lv18_1 bound to: 18'b000000000000000001 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv22_4 bound to: 22'b0000000000000000000100 
	Parameter ap_const_lv22_C bound to: 22'b0000000000000000001100 
	Parameter ap_const_lv19_1 bound to: 19'b0000000000000000001 
	Parameter ap_const_lv22_2 bound to: 22'b0000000000000000000010 
	Parameter ap_const_lv22_6 bound to: 22'b0000000000000000000110 
	Parameter ap_const_lv20_1 bound to: 20'b00000000000000000001 
	Parameter ap_const_lv22_3 bound to: 22'b0000000000000000000011 
	Parameter ap_const_lv22_0 bound to: 22'b0000000000000000000000 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_logic_0 bound to: 1'b0 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:452]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:808]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_fxp_sqrt_20_2_20_2_s' (8#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:10]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_mul_40ns_38s_77_7' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_40ns_38s_77_7.v:43]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 38 - type: integer 
	Parameter dout_WIDTH bound to: 77 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_40ns_38s_77_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0' (9#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_40ns_38s_77_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_mul_40ns_38s_77_7' (10#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_40ns_38s_77_7.v:43]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_mul_19ns_20s_39_3' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0' (11#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_mul_19ns_20s_39_3' (12#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v:35]
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_mul_mul_10s_18s_28_1' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_mul_10s_18s_28_1.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_mul_10s_18s_28_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0' (13#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_mul_10s_18s_28_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_mul_mul_10s_18s_28_1' (14#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_mul_10s_18s_28_1.v:14]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top_Loop_2_proc' (15#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_cmpy_complex_top_nL_channel' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_nL_channel.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_cmpy_complex_top_nL_channel_shiftReg' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_nL_channel.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_cmpy_complex_top_nL_channel_shiftReg' (16#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_nL_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_cmpy_complex_top_nL_channel' (17#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_nL_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_cmpy_complex_top_factor_V_channel' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_factor_V_channel.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_cmpy_complex_top_factor_V_channel_shiftReg' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_factor_V_channel.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_cmpy_complex_top_factor_V_channel_shiftReg' (18#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_factor_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_cmpy_complex_top_factor_V_channel' (19#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/FIFO_cmpy_complex_top_factor_V_channel.v:45]
INFO: [Synth 8-256] done synthesizing module 'cmpy_complex_top' (20#1) [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.v:12]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[31]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[30]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[29]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[28]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[27]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[26]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[25]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[24]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[23]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[22]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[21]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[20]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[19]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[18]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[17]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[16]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[15]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[14]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[13]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[12]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[11]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[10]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[9]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[8]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[7]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[6]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[5]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[4]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[3]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[2]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[1]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[0]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[31]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[30]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[29]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[28]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[27]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[26]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[25]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[24]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[23]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[22]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[21]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[20]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[19]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[18]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[17]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[16]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[15]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[14]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[13]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[12]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[11]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[10]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[9]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[8]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[7]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[6]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[5]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[4]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[3]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[2]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[1]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 328.086 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 328.086 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.xdc]
Finished Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 648.805 ; gain = 1.152
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_1038_reg_9848_reg[0:0]' into 'tmp_1030_reg_9766_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1301]
INFO: [Synth 8-4471] merging register 'tmp_768_reg_8643_reg[0:0]' into 'tmp_750_reg_8491_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1387]
INFO: [Synth 8-4471] merging register 'tmp_838_reg_8889_reg[0:0]' into 'tmp_822_reg_8782_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1423]
INFO: [Synth 8-4471] merging register 'tmp_928_reg_9340_reg[0:0]' into 'tmp_915_reg_9223_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1469]
INFO: [Synth 8-4471] merging register 'tmp_978_reg_9541_reg[0:0]' into 'tmp_967_reg_9454_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_cordic_base.v:1495]
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_8206_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_8194_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_fu_199_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_193_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_8200_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it11_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:353]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it10_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:352]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it9_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:352]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it8_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it7_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:359]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it6_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:358]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it5_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:357]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it4_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it3_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:355]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it2_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:354]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_i_i_i_reg_90_pp0_it1_reg' and it is trimmed from '31' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_1_proc143.v:344]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_8_reg_1913_reg[0:0]' into 'tmp_4_reg_1896_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:408]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:440]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:442]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:444]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:446]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:448]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:450]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:452]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:454]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:456]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:416]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:418]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:420]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:422]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:424]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:426]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:428]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:430]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:432]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:434]
INFO: [Synth 8-4471] merging register 'tmp_1072_reg_1099_reg[0:0]' into 'tmp_1073_reg_1104_reg[0:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1002]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_i5_reg_1110_reg' and it is trimmed from '20' to '19' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1031]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_16_reg_1084_reg' and it is trimmed from '20' to '19' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:999]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1066_reg_1074_reg' and it is trimmed from '21' to '20' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1052]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it8_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:891]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it7_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:890]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it6_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:889]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it5_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:888]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it4_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:887]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it3_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:886]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_2_i_reg_1028_pp0_it2_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:885]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_2_i_reg_1028_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:985]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_8_reg_998_reg' and it is trimmed from '18' to '17' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1021]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1057_reg_1003_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1022]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_23_i_fu_446_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 19    
	   2 Input     21 Bit       Adders := 130   
	   3 Input     20 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1071  
+---Registers : 
	               77 Bit    Registers := 6     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 69    
	               19 Bit    Registers := 23    
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 21    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 797   
+---Multipliers : 
	                38x41  Multipliers := 1     
+---RAMs : 
	              80K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 20    
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 171   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cmpy_complex_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module cmpy_complex_top_refAtans_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	              80K Bit         RAMs := 1     
Module cmpy_complex_top_refAtans_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module cmpy_complex_top_cordic_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 41    
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 366   
+---Registers : 
	               20 Bit    Registers := 20    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 249   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
Module cmpy_complex_top_myatan2_complex_ap_fixed_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cmpy_complex_top_Loop_1_proc143 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module cmpy_complex_top_cordic_base_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 47    
+---XORs : 
	   2 Input      1 Bit         XORs := 339   
+---Registers : 
	               20 Bit    Registers := 21    
	                1 Bit    Registers := 161   
Module cmpy_complex_top_fxp_sqrt_20_2_20_2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 19    
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 20    
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
+---Multipliers : 
	                38x41  Multipliers := 1     
Module cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module cmpy_complex_top_Loop_2_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 22    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 9     
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FIFO_cmpy_complex_top_nL_channel_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_cmpy_complex_top_nL_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_cmpy_complex_top_factor_V_channel_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FIFO_cmpy_complex_top_factor_V_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "grp_cmpy_complex_top_cordic_base_fu_32/sel_tmp_fu_8194_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_cmpy_complex_top_cordic_base_fu_32/sel_tmp4_fu_8206_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_8194_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_8206_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_18_reg_2054_reg' and it is trimmed from '18' to '17' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:382]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_16_reg_2037_reg' and it is trimmed from '16' to '15' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:381]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_14_reg_2020_reg' and it is trimmed from '14' to '13' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_12_reg_2003_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:379]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_10_reg_1986_reg' and it is trimmed from '10' to '9' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:378]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_9_reg_1969_reg' and it is trimmed from '12' to '11' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:387]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_7_reg_1952_reg' and it is trimmed from '14' to '13' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_5_reg_1935_reg' and it is trimmed from '16' to '15' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:385]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_3_reg_1918_reg' and it is trimmed from '18' to '17' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0353_1_1_reg_1902_reg' and it is trimmed from '20' to '19' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_fxp_sqrt_20_2_20_2_s.v:383]
INFO: [Synth 8-4471] merging register 'cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/b_reg0_reg[19:0]' into 'cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/b_reg0_reg[19:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v:24]
INFO: [Synth 8-4471] merging register 'cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/b_reg0_reg[19:0]' into 'cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/b_reg0_reg[19:0]' [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_mul_19ns_20s_39_3.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_145_reg_1079_reg' and it is trimmed from '20' to '19' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1058]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_1069_reg' and it is trimmed from '77' to '76' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:979]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1066_reg_1074_reg' and it is trimmed from '20' to '19' bits. [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top_Loop_2_proc.v:1052]
DSP Report: Generating DSP cmpy_complex_top_mul_mul_10s_18s_28_1_U14/cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register OP2_V_reg_984_reg is absorbed into DSP cmpy_complex_top_mul_mul_10s_18s_28_1_U14/cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U/p.
DSP Report: operator cmpy_complex_top_mul_mul_10s_18s_28_1_U14/cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U/p is absorbed into DSP cmpy_complex_top_mul_mul_10s_18s_28_1_U14/cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U/p.
DSP Report: Generating DSP cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: register cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: operator cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: operator cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U13/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: Generating DSP cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: register cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: operator cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: operator cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_19ns_20s_39_3_U12/cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U/tmp_product.
DSP Report: Generating DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A*B2)')'.
DSP Report: register B is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff1_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff2_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: register cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff3_reg is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
DSP Report: operator cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/tmp_product is absorbed into DSP cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg.
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[31]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[30]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[29]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[28]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[27]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[26]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[25]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[24]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[23]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[22]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[21]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[20]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[19]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[18]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[17]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[16]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[15]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[14]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[13]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[12]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[11]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[10]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[9]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[8]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[7]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[6]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[5]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[4]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[3]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[2]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[1]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLExp[0]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[31]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[30]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[29]
WARNING: [Synth 8-3331] design cmpy_complex_top has unconnected port nLen[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 648.805 ; gain = 477.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------+------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------+
|Module Name      | RTL Object                                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name          | 
+-----------------+------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------+
|cmpy_complex_top | refAtans_V_U/cmpy_complex_top_refAtans_V_memcore_U/cmpy_complex_top_refAtans_V_memcore_ram_U/ram_reg | 4 K x 20(READ_FIRST)   | W |   | 4 K x 20(WRITE_FIRST)  |   | R | Port A and B | 1      | 2      | cmpy_complex_top/extram__2 | 
+-----------------+------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+-----------------------------+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                 | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cmpy_complex_top_Loop_2_proc | A*B2                        | No           | 18     | 10     | 48     | 25     | 28     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|cmpy_complex_top_Loop_2_proc | A2*B2                       | No           | 20     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|cmpy_complex_top_Loop_2_proc | A2*B2                       | No           | 20     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|cmpy_complex_top_Loop_2_proc | (A2*B2)'                    | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|cmpy_complex_top_Loop_2_proc | ((PCIN>>17)+(A*B2)')'       | No           | 21     | 18     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|cmpy_complex_top_Loop_2_proc | (PCIN+(A2*B'')')'           | No           | 24     | 18     | 48     | 25     | 48     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|cmpy_complex_top_Loop_2_proc | ((PCIN>>17)+(A''*B'')')'    | No           | 21     | 18     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|cmpy_complex_top_Loop_2_proc | ((PCIN>>17)+(ACIN''*B'')')' | No           | 21     | 7      | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
+-----------------------------+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_11_reg_8298_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_13_reg_8303_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_15_reg_8308_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_17_reg_8313_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_3_reg_8293_reg[0] )
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_680_reg_8278_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_46_reg_8373_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_48_reg_8378_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_50_reg_8383_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_52_reg_8388_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/sel_tmp2_reg_8284_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_phiprechg_p_Val2_s_reg_126pp0_it2_reg[1] )
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_751_reg_8558_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[2] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_752_reg_8563_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[3] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[2] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_769_reg_8648_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_753_reg_8568_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[4] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[3] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_770_reg_8653_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_754_reg_8573_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[5] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[4] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_771_reg_8658_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_755_reg_8578_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[6] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[5] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_772_reg_8663_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_756_reg_8583_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[7] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[6] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_773_reg_8668_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_757_reg_8588_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[8] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[7] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_774_reg_8673_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_758_reg_8593_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[9] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[8] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_775_reg_8678_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_759_reg_8598_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[10] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[9] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_776_reg_8683_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_760_reg_8603_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[11] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[10] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_777_reg_8688_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_761_reg_8608_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[12] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[11] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_778_reg_8693_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_762_reg_8613_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[13] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[12] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_779_reg_8698_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_763_reg_8618_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[14] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[13] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_780_reg_8703_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_764_reg_8623_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[15] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[14] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_781_reg_8708_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_765_reg_8628_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[16] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[15] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_782_reg_8713_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_766_reg_8633_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[17] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[16] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_783_reg_8718_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_767_reg_8638_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[18] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[17] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_784_reg_8723_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[18] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_785_reg_8728_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[19] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_786_reg_8733_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[19] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_750_reg_8491_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1058_reg_1008_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1057_reg_1003_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\p_Val2_8_reg_998_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1989_i_reg_1013_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\p_Val2_8_reg_998_reg[1] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1989_i_reg_1013_reg[1] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\p_Val2_8_reg_998_reg[2] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1989_i_reg_1013_reg[2] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\p_Val2_8_reg_998_reg[3] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1989_i_reg_1013_reg[3] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\p_Val2_8_reg_998_reg[4] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1989_i_reg_1013_reg[4] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1058_reg_1008_reg[1] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/\tmp_1057_reg_1003_reg[1] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_phiprechg_p_Val2_s_reg_126pp0_it3_reg[1] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_823_reg_8814_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[4] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_824_reg_8819_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[5] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_825_reg_8824_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[6] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_826_reg_8829_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[7] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[4] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_839_reg_8894_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_827_reg_8834_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[8] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[5] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_840_reg_8899_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_828_reg_8839_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[9] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[6] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_841_reg_8904_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_829_reg_8844_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[10] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[7] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_842_reg_8909_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_830_reg_8849_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[11] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[8] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_843_reg_8914_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_831_reg_8854_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[12] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[9] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_844_reg_8919_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_832_reg_8859_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[13] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[10] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_845_reg_8924_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_833_reg_8864_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[14] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[11] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_846_reg_8929_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_834_reg_8869_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[15] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[12] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_847_reg_8934_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_835_reg_8874_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[16] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[13] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_848_reg_8939_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_836_reg_8879_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[17] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[14] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_849_reg_8944_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_837_reg_8884_reg[0] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[18] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[15] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_850_reg_8949_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[16] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_851_reg_8954_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[17] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_852_reg_8959_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[18] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_853_reg_8964_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_2_reg_8772_reg[19] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_854_reg_8969_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_160_2_reg_8777_reg[19] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_822_reg_8782_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_11_reg_8298_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_13_reg_8303_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_15_reg_8308_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_17_reg_8313_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_3_reg_8293_reg[0] )
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_680_reg_8278_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_46_reg_8373_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_48_reg_8378_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_50_reg_8383_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_52_reg_8388_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_54_reg_8393_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_54_reg_8393_reg[0] ' (FDE) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\sel_tmp2_reg_8284_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249/\p_0353_1_1_reg_1902_reg[0] ' (FD) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249/\p_0353_1_18_reg_2054_reg[0] '
INFO: [Synth 8-3886] merging instance 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249/\p_0353_1_1_reg_1902_reg[1] ' (FD) to 'cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249/\p_0353_1_18_reg_2054_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_4_reg_9024_reg[6] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_901_reg_9109_reg[0] '
INFO: [Synth 8-3886] merging instance '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_154_4_reg_9024_reg[7] ' (FDE) to '\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_902_reg_9114_reg[0] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\ap_reg_phiprechg_p_Val2_s_reg_126pp0_it2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_ppstg_p_Result_6_reg_8448_pp0_it8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_ppstg_p_Result_6_reg_8448_pp0_it8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/tmp_1980_i_i_reg_148_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\ap_reg_ppstg_p_Result_6_reg_8448_pp0_it8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\ap_reg_ppstg_p_Result_6_reg_8448_pp0_it8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249/\p_0353_1_18_reg_2054_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249/\p_0353_1_18_reg_2054_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/\cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_1_fu_244/\p_Result_224_1_reg_7925_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_1_fu_244/\tmp_405_reg_8134_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/tmp_reg_134_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/\tmp_19_reg_8318_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_680_reg_8278_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_46_reg_8373_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_48_reg_8378_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_50_reg_8383_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_52_reg_8388_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_54_reg_8393_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_3_reg_8293_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_11_reg_8298_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_13_reg_8303_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_15_reg_8308_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_17_reg_8313_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_19_reg_8318_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_769_reg_8648_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_770_reg_8653_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_771_reg_8658_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_772_reg_8663_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_773_reg_8668_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_774_reg_8673_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_751_reg_8558_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_752_reg_8563_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_753_reg_8568_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_754_reg_8573_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_755_reg_8578_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_756_reg_8583_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_757_reg_8588_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_758_reg_8593_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_759_reg_8598_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_760_reg_8603_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_761_reg_8608_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_762_reg_8613_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_763_reg_8618_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_764_reg_8623_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_765_reg_8628_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_766_reg_8633_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_767_reg_8638_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_823_reg_8814_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_824_reg_8819_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_825_reg_8824_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_826_reg_8829_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_827_reg_8834_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_828_reg_8839_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_829_reg_8844_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_830_reg_8849_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_831_reg_8854_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_832_reg_8859_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_833_reg_8864_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_834_reg_8869_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_835_reg_8874_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_836_reg_8879_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_837_reg_8884_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_916_reg_9280_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_917_reg_9285_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_918_reg_9290_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_919_reg_9295_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_920_reg_9300_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_921_reg_9305_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_922_reg_9310_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_923_reg_9315_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_924_reg_9320_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_925_reg_9325_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_926_reg_9330_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_927_reg_9335_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_968_reg_9491_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_969_reg_9496_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_970_reg_9501_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_971_reg_9506_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_972_reg_9511_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_973_reg_9516_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_974_reg_9521_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_975_reg_9526_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_976_reg_9531_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_977_reg_9536_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1031_reg_9813_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1032_reg_9818_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1033_reg_9823_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1034_reg_9828_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1035_reg_9833_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1036_reg_9838_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/tmp_1037_reg_9843_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_phiprechg_p_Val2_s_reg_126pp0_it2_reg[1] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_CS_fsm_reg[0] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it1_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it2_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it3_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it4_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it5_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it6_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it7_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it8_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it9_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/ap_reg_ppiten_pp0_it10_reg ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[2] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[3] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[2] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[4] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[3] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[5] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[4] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_8_reg_8486_reg[6] ) is unused and will be removed from module cmpy_complex_top.
WARNING: [Synth 8-3332] Sequential element (\cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/p_Result_4_reg_8481_reg[5] ) is unused and will be removed from module cmpy_complex_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_1_fu_244/\p_Result_230_1_reg_7930_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 648.805 ; gain = 477.539
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 648.805 ; gain = 477.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 683.539 ; gain = 512.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 703.023 ; gain = 531.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 727.699 ; gain = 556.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cmpy_complex_top | cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_ppstg_p_Result_6_reg_8448_pp0_it8_reg[1]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_phiprechg_p_Val2_s_reg_126pp0_it9_reg[0]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_ppstg_tmp_711_reg_8452_pp0_it3_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_ppstg_rev_reg_8467_pp0_it3_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_1_proc143_U0/grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102/grp_cmpy_complex_top_cordic_base_fu_32/ap_reg_ppstg_p_Result_166_11_reg_9893_pp0_it9_reg[3] | 5      | 4     | NO           | YES                | YES               | 4      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_1_proc143_U0/ap_reg_ppstg_i_i_i_reg_90_pp0_it11_reg[10]                                                                                                         | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_p_Result_6_reg_8448_pp0_it8_reg[1]                                                               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_phiprechg_p_Val2_s_reg_126pp0_it9_reg[0]                                                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_tmp_711_reg_8452_pp0_it3_reg[0]                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_rev_reg_8467_pp0_it3_reg[0]                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_fu_238/ap_reg_ppstg_p_Result_166_11_reg_9893_pp0_it9_reg[3]                                                          | 5      | 4     | NO           | YES                | YES               | 4      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_1_fu_244/p_Result_230_10_reg_8776_reg[4]                                                                             | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/grp_cmpy_complex_top_cordic_base_1_fu_244/p_Result_230_12_reg_8875_reg[2]                                                                             | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_18_i_reg_989_pp0_it9_reg[0]                                                                                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16_reg[0]                                                                                                         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_18_i_reg_989_pp0_it29_reg[0]                                                                                                         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32_reg[0]                                                                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_p_2_i_reg_1028_pp0_it8_reg[10]                                                                                                           | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it30_reg[18]                                                                                                      | 19     | 19    | NO           | NO                 | YES               | 0      | 19      | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_1064_reg_1058_pp0_it16_reg[0]                                                                                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it20_reg[7]                                                                                                      | 18     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[16]                                                     | 4      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppiten_pp0_it9_reg                                                                                                                             | 8      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|cmpy_complex_top | cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppiten_pp0_it32_reg                                                                                                                            | 23     | 1     | YES          | NO                 | NO                | 0      | 1       | 
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   836|
|2     |DSP48E1_1 |     2|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |DSP48E1_6 |     1|
|6     |DSP48E1_7 |     1|
|7     |DSP48E1_8 |     1|
|8     |DSP48E1_9 |     1|
|9     |LUT1      |   756|
|10    |LUT2      |  1725|
|11    |LUT3      |  1252|
|12    |LUT4      |   294|
|13    |LUT5      |   113|
|14    |LUT6      |   112|
|15    |RAMB18E1  |     1|
|16    |RAMB36E1  |     2|
|17    |SRL16E    |    64|
|18    |SRLC32E   |    28|
|19    |FDRE      |  2441|
|20    |FDSE      |     7|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                   |Module                                          |Cells |
+------+-----------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                        |                                                |  7639|
|2     |  cmpy_complex_top_Loop_1_proc143_U0                       |cmpy_complex_top_Loop_1_proc143                 |  1802|
|3     |    grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102 |cmpy_complex_top_myatan2_complex_ap_fixed_s     |  1514|
|4     |      grp_cmpy_complex_top_cordic_base_fu_32               |cmpy_complex_top_cordic_base_2                  |  1514|
|5     |  cmpy_complex_top_Loop_2_proc_U0                          |cmpy_complex_top_Loop_2_proc                    |  5304|
|6     |    cmpy_complex_top_mul_19ns_20s_39_3_U12                 |cmpy_complex_top_mul_19ns_20s_39_3              |   138|
|7     |      cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U         |cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_1    |   138|
|8     |    cmpy_complex_top_mul_19ns_20s_39_3_U13                 |cmpy_complex_top_mul_19ns_20s_39_3_0            |   138|
|9     |      cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U         |cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0      |   138|
|10    |    cmpy_complex_top_mul_40ns_38s_77_7_U11                 |cmpy_complex_top_mul_40ns_38s_77_7              |   195|
|11    |      cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U         |cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0      |   195|
|12    |    cmpy_complex_top_mul_mul_10s_18s_28_1_U14              |cmpy_complex_top_mul_mul_10s_18s_28_1           |    61|
|13    |      cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U      |cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0   |    61|
|14    |    grp_cmpy_complex_top_cordic_base_1_fu_244              |cmpy_complex_top_cordic_base_1                  |  1467|
|15    |    grp_cmpy_complex_top_cordic_base_fu_238                |cmpy_complex_top_cordic_base                    |  1493|
|16    |    grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249       |cmpy_complex_top_fxp_sqrt_20_2_20_2_s           |   903|
|17    |  factor_V_channel_U                                       |FIFO_cmpy_complex_top_factor_V_channel          |    41|
|18    |    U_FIFO_cmpy_complex_top_factor_V_channel_ram           |FIFO_cmpy_complex_top_factor_V_channel_shiftReg |    30|
|19    |  nL_channel_U                                             |FIFO_cmpy_complex_top_nL_channel                |   104|
|20    |    U_FIFO_cmpy_complex_top_nL_channel_ram                 |FIFO_cmpy_complex_top_nL_channel_shiftReg       |    96|
|21    |  refAtans_V_U                                             |cmpy_complex_top_refAtans_V                     |    33|
|22    |    cmpy_complex_top_refAtans_V_memcore_U                  |cmpy_complex_top_refAtans_V_memcore             |    21|
|23    |      cmpy_complex_top_refAtans_V_memcore_ram_U            |cmpy_complex_top_refAtans_V_memcore_ram         |    21|
+------+-----------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 727.699 ; gain = 556.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1125 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 727.699 ; gain = 216.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 727.699 ; gain = 556.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 337 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 727.699 ; gain = 540.570
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 727.699 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 08 23:57:45 2016...
[Mon Feb 08 23:57:50 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 204.453 ; gain = 5.973
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.xdc]
Finished Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/cmpy_complex_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 477.047 ; gain = 272.594
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 477.047 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 934.133 ; gain = 457.086
[Mon Feb 08 23:58:23 2016] Launched impl_1...
Run output will be captured here: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/runme.log
[Mon Feb 08 23:58:23 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log cmpy_complex_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source cmpy_complex_top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source cmpy_complex_top.tcl -notrace
Command: open_checkpoint F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/cmpy_complex_top.dcp
INFO: [Netlist 29-17] Analyzing 844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-10556-/dcp/cmpy_complex_top.xdc]
Finished Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-10556-/dcp/cmpy_complex_top.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 474.125 ; gain = 286.254
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 477.781 ; gain = 3.656
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: fcff06bb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ac4eb41f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 931.230 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 70 cells.
Phase 2 Constant Propagation | Checksum: f0724ed1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 931.230 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2657 unconnected nets.
INFO: [Opt 31-11] Eliminated 42 unconnected cells.
Phase 3 Sweep | Checksum: dbeb1ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 931.230 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 931.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: dbeb1ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 931.230 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 153435199

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1072.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: 153435199

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.391 ; gain = 141.160
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1072.391 ; gain = 598.266
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/cmpy_complex_top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1072.391 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1072.391 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e4dd75bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 135142359

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 18e174610

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 18e174610

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 18e174610

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 18e174610

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18e174610

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c015306d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c015306d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc7b51dd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 159c1a55c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 159c1a55c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d768526f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d768526f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 159c45460

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 159c45460

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 159c45460

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 159c45460

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 159c45460

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18bb5fbc6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18bb5fbc6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1b5606f95

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1b5606f95

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1b5606f95

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 9013fe59

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 9013fe59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 9013fe59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.206. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 89abd6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: d1c94652

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d1c94652

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1072.391 ; gain = 0.000
Ending Placer Task | Checksum: 8edbf5b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1072.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1072.391 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.391 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1072.391 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1072.391 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1072.391 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 143be5b04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1072.391 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 1d3790579
----- Checksum: : 1359a4c37 : 9ddeb942 

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1072.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3bef9821 ConstDB: 0 ShapeSum: 7fd7e4c4 RouteDB: 9ddeb942

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "prealign_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prealign_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prealign_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sig_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sig_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cmp_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cmp_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nL[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nL[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "factor_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "factor_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sigRef_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sigRef_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 6411255a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1078.102 ; gain = 5.711

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6411255a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1080.105 ; gain = 7.715

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6411255a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1087.211 ; gain = 14.820
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d03170b7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1091.180 ; gain = 18.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.217  | TNS=0.000  | WHS=-0.204 | THS=-27.513|

Phase 2 Router Initialization | Checksum: 1b3299add

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ff28a711

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d0ede7cb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.230  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cf16d1d4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641
Phase 4 Rip-up And Reroute | Checksum: 1cf16d1d4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15fcb2b18

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.230  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15fcb2b18

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15fcb2b18

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641
Phase 5 Delay and Skew Optimization | Checksum: 15fcb2b18

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13bb5c8c1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.230  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1ac2fa42c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.690794 %
  Global Horizontal Routing Utilization  = 0.812796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1abc35fc0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abc35fc0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c6967dfe

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.230  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c6967dfe

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1113.031 ; gain = 40.641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1113.031 ; gain = 40.641
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1113.031 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/cmpy_complex_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Feb 09 00:00:50 2016...
[Tue Feb 09 00:00:54 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:31 . Memory (MB): peak = 947.277 ; gain = 5.020
INFO: [Netlist 29-17] Analyzing 838 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/.Xil/Vivado-10604-/dcp/cmpy_complex_top.xdc]
Finished Parsing XDC File [F:/FPGA/exp/DispCheck/solution1/impl/verilog/.Xil/Vivado-10604-/dcp/cmpy_complex_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.983 . Memory (MB): peak = 1051.008 ; gain = 4.934
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1051.008 ; gain = 4.934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1137.527 ; gain = 0.316


Implementation tool: Xilinx Vivado v.2015.4
Device target:       xc7z020clg484-1
Report date:         Tue Feb 09 00:01:02 +0700 2016

#=== Resource usage ===
SLICE:         1043
LUT:           3218
FF:            2421
DSP:              8
BRAM:             5
SRL:             76
#=== Final timing ===
CP required:    10.000
CP achieved:    7.769
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Feb 09 00:01:02 2016...
