$comment
	File created using the following command:
		vcd file project_1.msim.vcd -direction
$end
$date
	Mon Jul 04 12:41:12 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module read_vlg_vec_tst $end
$var reg 18 ! buffer1_o [17:0] $end
$var reg 18 " buffer2_o [17:0] $end
$var reg 18 # buffer3_o [17:0] $end
$var reg 18 $ buffer4_o [17:0] $end
$var reg 1 % clk $end
$var wire 1 & buffer1_open [17] $end
$var wire 1 ' buffer1_open [16] $end
$var wire 1 ( buffer1_open [15] $end
$var wire 1 ) buffer1_open [14] $end
$var wire 1 * buffer1_open [13] $end
$var wire 1 + buffer1_open [12] $end
$var wire 1 , buffer1_open [11] $end
$var wire 1 - buffer1_open [10] $end
$var wire 1 . buffer1_open [9] $end
$var wire 1 / buffer1_open [8] $end
$var wire 1 0 buffer1_open [7] $end
$var wire 1 1 buffer1_open [6] $end
$var wire 1 2 buffer1_open [5] $end
$var wire 1 3 buffer1_open [4] $end
$var wire 1 4 buffer1_open [3] $end
$var wire 1 5 buffer1_open [2] $end
$var wire 1 6 buffer1_open [1] $end
$var wire 1 7 buffer1_open [0] $end
$var wire 1 8 buffer2_open [17] $end
$var wire 1 9 buffer2_open [16] $end
$var wire 1 : buffer2_open [15] $end
$var wire 1 ; buffer2_open [14] $end
$var wire 1 < buffer2_open [13] $end
$var wire 1 = buffer2_open [12] $end
$var wire 1 > buffer2_open [11] $end
$var wire 1 ? buffer2_open [10] $end
$var wire 1 @ buffer2_open [9] $end
$var wire 1 A buffer2_open [8] $end
$var wire 1 B buffer2_open [7] $end
$var wire 1 C buffer2_open [6] $end
$var wire 1 D buffer2_open [5] $end
$var wire 1 E buffer2_open [4] $end
$var wire 1 F buffer2_open [3] $end
$var wire 1 G buffer2_open [2] $end
$var wire 1 H buffer2_open [1] $end
$var wire 1 I buffer2_open [0] $end
$var wire 1 J buffer3_open [17] $end
$var wire 1 K buffer3_open [16] $end
$var wire 1 L buffer3_open [15] $end
$var wire 1 M buffer3_open [14] $end
$var wire 1 N buffer3_open [13] $end
$var wire 1 O buffer3_open [12] $end
$var wire 1 P buffer3_open [11] $end
$var wire 1 Q buffer3_open [10] $end
$var wire 1 R buffer3_open [9] $end
$var wire 1 S buffer3_open [8] $end
$var wire 1 T buffer3_open [7] $end
$var wire 1 U buffer3_open [6] $end
$var wire 1 V buffer3_open [5] $end
$var wire 1 W buffer3_open [4] $end
$var wire 1 X buffer3_open [3] $end
$var wire 1 Y buffer3_open [2] $end
$var wire 1 Z buffer3_open [1] $end
$var wire 1 [ buffer3_open [0] $end
$var wire 1 \ buffer4_open [17] $end
$var wire 1 ] buffer4_open [16] $end
$var wire 1 ^ buffer4_open [15] $end
$var wire 1 _ buffer4_open [14] $end
$var wire 1 ` buffer4_open [13] $end
$var wire 1 a buffer4_open [12] $end
$var wire 1 b buffer4_open [11] $end
$var wire 1 c buffer4_open [10] $end
$var wire 1 d buffer4_open [9] $end
$var wire 1 e buffer4_open [8] $end
$var wire 1 f buffer4_open [7] $end
$var wire 1 g buffer4_open [6] $end
$var wire 1 h buffer4_open [5] $end
$var wire 1 i buffer4_open [4] $end
$var wire 1 j buffer4_open [3] $end
$var wire 1 k buffer4_open [2] $end
$var wire 1 l buffer4_open [1] $end
$var wire 1 m buffer4_open [0] $end
$var wire 1 n disp [1] $end
$var wire 1 o disp [0] $end
$var wire 1 p read $end
$var wire 1 q sampler $end
$scope module i1 $end
$var wire 1 r gnd $end
$var wire 1 s vcc $end
$var wire 1 t unknown $end
$var tri1 1 u devclrn $end
$var tri1 1 v devpor $end
$var tri1 1 w devoe $end
$var wire 1 x buffer1_o[0]~input_o $end
$var wire 1 y buffer1_o[1]~input_o $end
$var wire 1 z buffer1_o[2]~input_o $end
$var wire 1 { buffer1_o[3]~input_o $end
$var wire 1 | buffer1_o[4]~input_o $end
$var wire 1 } buffer1_o[5]~input_o $end
$var wire 1 ~ buffer1_o[6]~input_o $end
$var wire 1 !! buffer1_o[7]~input_o $end
$var wire 1 "! buffer1_o[8]~input_o $end
$var wire 1 #! buffer1_o[9]~input_o $end
$var wire 1 $! buffer1_o[10]~input_o $end
$var wire 1 %! buffer1_o[11]~input_o $end
$var wire 1 &! buffer1_o[12]~input_o $end
$var wire 1 '! buffer1_o[13]~input_o $end
$var wire 1 (! buffer1_o[14]~input_o $end
$var wire 1 )! buffer1_o[15]~input_o $end
$var wire 1 *! buffer1_o[16]~input_o $end
$var wire 1 +! buffer1_o[17]~input_o $end
$var wire 1 ,! buffer2_o[0]~input_o $end
$var wire 1 -! buffer2_o[1]~input_o $end
$var wire 1 .! buffer2_o[2]~input_o $end
$var wire 1 /! buffer2_o[3]~input_o $end
$var wire 1 0! buffer2_o[4]~input_o $end
$var wire 1 1! buffer2_o[5]~input_o $end
$var wire 1 2! buffer2_o[6]~input_o $end
$var wire 1 3! buffer2_o[7]~input_o $end
$var wire 1 4! buffer2_o[8]~input_o $end
$var wire 1 5! buffer2_o[9]~input_o $end
$var wire 1 6! buffer2_o[10]~input_o $end
$var wire 1 7! buffer2_o[11]~input_o $end
$var wire 1 8! buffer2_o[12]~input_o $end
$var wire 1 9! buffer2_o[13]~input_o $end
$var wire 1 :! buffer2_o[14]~input_o $end
$var wire 1 ;! buffer2_o[15]~input_o $end
$var wire 1 <! buffer2_o[16]~input_o $end
$var wire 1 =! buffer2_o[17]~input_o $end
$var wire 1 >! buffer3_o[0]~input_o $end
$var wire 1 ?! buffer3_o[1]~input_o $end
$var wire 1 @! buffer3_o[2]~input_o $end
$var wire 1 A! buffer3_o[3]~input_o $end
$var wire 1 B! buffer3_o[4]~input_o $end
$var wire 1 C! buffer3_o[5]~input_o $end
$var wire 1 D! buffer3_o[6]~input_o $end
$var wire 1 E! buffer3_o[7]~input_o $end
$var wire 1 F! buffer3_o[8]~input_o $end
$var wire 1 G! buffer3_o[9]~input_o $end
$var wire 1 H! buffer3_o[10]~input_o $end
$var wire 1 I! buffer3_o[11]~input_o $end
$var wire 1 J! buffer3_o[12]~input_o $end
$var wire 1 K! buffer3_o[13]~input_o $end
$var wire 1 L! buffer3_o[14]~input_o $end
$var wire 1 M! buffer3_o[15]~input_o $end
$var wire 1 N! buffer3_o[16]~input_o $end
$var wire 1 O! buffer3_o[17]~input_o $end
$var wire 1 P! buffer4_o[0]~input_o $end
$var wire 1 Q! buffer4_o[1]~input_o $end
$var wire 1 R! buffer4_o[2]~input_o $end
$var wire 1 S! buffer4_o[3]~input_o $end
$var wire 1 T! buffer4_o[4]~input_o $end
$var wire 1 U! buffer4_o[5]~input_o $end
$var wire 1 V! buffer4_o[6]~input_o $end
$var wire 1 W! buffer4_o[7]~input_o $end
$var wire 1 X! buffer4_o[8]~input_o $end
$var wire 1 Y! buffer4_o[9]~input_o $end
$var wire 1 Z! buffer4_o[10]~input_o $end
$var wire 1 [! buffer4_o[11]~input_o $end
$var wire 1 \! buffer4_o[12]~input_o $end
$var wire 1 ]! buffer4_o[13]~input_o $end
$var wire 1 ^! buffer4_o[14]~input_o $end
$var wire 1 _! buffer4_o[15]~input_o $end
$var wire 1 `! buffer4_o[16]~input_o $end
$var wire 1 a! buffer4_o[17]~input_o $end
$var wire 1 b! disp[0]~output_o $end
$var wire 1 c! disp[1]~output_o $end
$var wire 1 d! buffer1_open[0]~output_o $end
$var wire 1 e! buffer1_open[1]~output_o $end
$var wire 1 f! buffer1_open[2]~output_o $end
$var wire 1 g! buffer1_open[3]~output_o $end
$var wire 1 h! buffer1_open[4]~output_o $end
$var wire 1 i! buffer1_open[5]~output_o $end
$var wire 1 j! buffer1_open[6]~output_o $end
$var wire 1 k! buffer1_open[7]~output_o $end
$var wire 1 l! buffer1_open[8]~output_o $end
$var wire 1 m! buffer1_open[9]~output_o $end
$var wire 1 n! buffer1_open[10]~output_o $end
$var wire 1 o! buffer1_open[11]~output_o $end
$var wire 1 p! buffer1_open[12]~output_o $end
$var wire 1 q! buffer1_open[13]~output_o $end
$var wire 1 r! buffer1_open[14]~output_o $end
$var wire 1 s! buffer1_open[15]~output_o $end
$var wire 1 t! buffer1_open[16]~output_o $end
$var wire 1 u! buffer1_open[17]~output_o $end
$var wire 1 v! buffer2_open[0]~output_o $end
$var wire 1 w! buffer2_open[1]~output_o $end
$var wire 1 x! buffer2_open[2]~output_o $end
$var wire 1 y! buffer2_open[3]~output_o $end
$var wire 1 z! buffer2_open[4]~output_o $end
$var wire 1 {! buffer2_open[5]~output_o $end
$var wire 1 |! buffer2_open[6]~output_o $end
$var wire 1 }! buffer2_open[7]~output_o $end
$var wire 1 ~! buffer2_open[8]~output_o $end
$var wire 1 !" buffer2_open[9]~output_o $end
$var wire 1 "" buffer2_open[10]~output_o $end
$var wire 1 #" buffer2_open[11]~output_o $end
$var wire 1 $" buffer2_open[12]~output_o $end
$var wire 1 %" buffer2_open[13]~output_o $end
$var wire 1 &" buffer2_open[14]~output_o $end
$var wire 1 '" buffer2_open[15]~output_o $end
$var wire 1 (" buffer2_open[16]~output_o $end
$var wire 1 )" buffer2_open[17]~output_o $end
$var wire 1 *" buffer3_open[0]~output_o $end
$var wire 1 +" buffer3_open[1]~output_o $end
$var wire 1 ," buffer3_open[2]~output_o $end
$var wire 1 -" buffer3_open[3]~output_o $end
$var wire 1 ." buffer3_open[4]~output_o $end
$var wire 1 /" buffer3_open[5]~output_o $end
$var wire 1 0" buffer3_open[6]~output_o $end
$var wire 1 1" buffer3_open[7]~output_o $end
$var wire 1 2" buffer3_open[8]~output_o $end
$var wire 1 3" buffer3_open[9]~output_o $end
$var wire 1 4" buffer3_open[10]~output_o $end
$var wire 1 5" buffer3_open[11]~output_o $end
$var wire 1 6" buffer3_open[12]~output_o $end
$var wire 1 7" buffer3_open[13]~output_o $end
$var wire 1 8" buffer3_open[14]~output_o $end
$var wire 1 9" buffer3_open[15]~output_o $end
$var wire 1 :" buffer3_open[16]~output_o $end
$var wire 1 ;" buffer3_open[17]~output_o $end
$var wire 1 <" buffer4_open[0]~output_o $end
$var wire 1 =" buffer4_open[1]~output_o $end
$var wire 1 >" buffer4_open[2]~output_o $end
$var wire 1 ?" buffer4_open[3]~output_o $end
$var wire 1 @" buffer4_open[4]~output_o $end
$var wire 1 A" buffer4_open[5]~output_o $end
$var wire 1 B" buffer4_open[6]~output_o $end
$var wire 1 C" buffer4_open[7]~output_o $end
$var wire 1 D" buffer4_open[8]~output_o $end
$var wire 1 E" buffer4_open[9]~output_o $end
$var wire 1 F" buffer4_open[10]~output_o $end
$var wire 1 G" buffer4_open[11]~output_o $end
$var wire 1 H" buffer4_open[12]~output_o $end
$var wire 1 I" buffer4_open[13]~output_o $end
$var wire 1 J" buffer4_open[14]~output_o $end
$var wire 1 K" buffer4_open[15]~output_o $end
$var wire 1 L" buffer4_open[16]~output_o $end
$var wire 1 M" buffer4_open[17]~output_o $end
$var wire 1 N" read~output_o $end
$var wire 1 O" clk~input_o $end
$var wire 1 P" freqdividerer|Add0~5_sumout $end
$var wire 1 Q" freqdividerer|Add0~2 $end
$var wire 1 R" freqdividerer|Add0~93_sumout $end
$var wire 1 S" freqdividerer|Add0~94 $end
$var wire 1 T" freqdividerer|Add0~89_sumout $end
$var wire 1 U" freqdividerer|Add0~90 $end
$var wire 1 V" freqdividerer|Add0~85_sumout $end
$var wire 1 W" freqdividerer|Add0~86 $end
$var wire 1 X" freqdividerer|Add0~81_sumout $end
$var wire 1 Y" freqdividerer|Add0~82 $end
$var wire 1 Z" freqdividerer|Add0~73_sumout $end
$var wire 1 [" freqdividerer|Add0~74 $end
$var wire 1 \" freqdividerer|Add0~77_sumout $end
$var wire 1 ]" freqdividerer|Add0~78 $end
$var wire 1 ^" freqdividerer|Add0~69_sumout $end
$var wire 1 _" freqdividerer|Add0~70 $end
$var wire 1 `" freqdividerer|Add0~65_sumout $end
$var wire 1 a" freqdividerer|Add0~66 $end
$var wire 1 b" freqdividerer|Add0~61_sumout $end
$var wire 1 c" freqdividerer|Add0~62 $end
$var wire 1 d" freqdividerer|Add0~57_sumout $end
$var wire 1 e" freqdividerer|Add0~58 $end
$var wire 1 f" freqdividerer|Add0~53_sumout $end
$var wire 1 g" freqdividerer|Add0~54 $end
$var wire 1 h" freqdividerer|Add0~25_sumout $end
$var wire 1 i" freqdividerer|Equal0~0_combout $end
$var wire 1 j" freqdividerer|Equal0~1_combout $end
$var wire 1 k" freqdividerer|Equal0~2_combout $end
$var wire 1 l" freqdividerer|Equal0~3_combout $end
$var wire 1 m" freqdividerer|Equal0~4_combout $end
$var wire 1 n" freqdividerer|Add0~6 $end
$var wire 1 o" freqdividerer|Add0~13_sumout $end
$var wire 1 p" freqdividerer|Add0~14 $end
$var wire 1 q" freqdividerer|Add0~9_sumout $end
$var wire 1 r" freqdividerer|Add0~10 $end
$var wire 1 s" freqdividerer|Add0~17_sumout $end
$var wire 1 t" freqdividerer|Add0~18 $end
$var wire 1 u" freqdividerer|Add0~21_sumout $end
$var wire 1 v" freqdividerer|Add0~22 $end
$var wire 1 w" freqdividerer|Add0~49_sumout $end
$var wire 1 x" freqdividerer|Add0~50 $end
$var wire 1 y" freqdividerer|Add0~45_sumout $end
$var wire 1 z" freqdividerer|Add0~46 $end
$var wire 1 {" freqdividerer|Add0~41_sumout $end
$var wire 1 |" freqdividerer|Add0~42 $end
$var wire 1 }" freqdividerer|Add0~37_sumout $end
$var wire 1 ~" freqdividerer|Add0~38 $end
$var wire 1 !# freqdividerer|Add0~33_sumout $end
$var wire 1 "# freqdividerer|Add0~34 $end
$var wire 1 ## freqdividerer|Add0~29_sumout $end
$var wire 1 $# freqdividerer|Add0~30 $end
$var wire 1 %# freqdividerer|Add0~1_sumout $end
$var wire 1 &# freqdividerer|clk_out~0_combout $end
$var wire 1 '# freqdividerer|clk_out~q $end
$var wire 1 (# read~0_combout $end
$var wire 1 )# read~reg0_q $end
$var wire 1 *# freqdividerer|counter [23] $end
$var wire 1 +# freqdividerer|counter [22] $end
$var wire 1 ,# freqdividerer|counter [21] $end
$var wire 1 -# freqdividerer|counter [20] $end
$var wire 1 .# freqdividerer|counter [19] $end
$var wire 1 /# freqdividerer|counter [18] $end
$var wire 1 0# freqdividerer|counter [17] $end
$var wire 1 1# freqdividerer|counter [16] $end
$var wire 1 2# freqdividerer|counter [15] $end
$var wire 1 3# freqdividerer|counter [14] $end
$var wire 1 4# freqdividerer|counter [13] $end
$var wire 1 5# freqdividerer|counter [12] $end
$var wire 1 6# freqdividerer|counter [11] $end
$var wire 1 7# freqdividerer|counter [10] $end
$var wire 1 8# freqdividerer|counter [9] $end
$var wire 1 9# freqdividerer|counter [8] $end
$var wire 1 :# freqdividerer|counter [7] $end
$var wire 1 ;# freqdividerer|counter [6] $end
$var wire 1 <# freqdividerer|counter [5] $end
$var wire 1 =# freqdividerer|counter [4] $end
$var wire 1 ># freqdividerer|counter [3] $end
$var wire 1 ?# freqdividerer|counter [2] $end
$var wire 1 @# freqdividerer|counter [1] $end
$var wire 1 A# freqdividerer|counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b0 "
b0 #
b0 $
0%
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0o
0n
0p
xq
0r
1s
xt
1u
1v
1w
1x
1y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
$end
#15000
1%
1O"
0q
1A#
1n"
0P"
0i"
1o"
#30000
0%
0O"
1q
#45000
1%
1O"
0q
1@#
0A#
1p"
0o"
0n"
1P"
1q"
0p"
1o"
0q"
#60000
0%
0O"
1q
#75000
1%
1O"
0q
1A#
1n"
0P"
1p"
0o"
1q"
#90000
0%
0O"
1q
#105000
1%
1O"
0q
1?#
0@#
0A#
1r"
0q"
0p"
1o"
0n"
1P"
1s"
0r"
1q"
0o"
0s"
#120000
0%
0O"
1q
#135000
1%
1O"
0q
1A#
1n"
0P"
1o"
#150000
0%
0O"
1q
#165000
1%
1O"
0q
1@#
0A#
1p"
0o"
0n"
1P"
1r"
0q"
0p"
1o"
1s"
0r"
1q"
0s"
#180000
0%
0O"
1q
#195000
1%
1O"
0q
1A#
1n"
0P"
1p"
0o"
1r"
0q"
1s"
#210000
0%
0O"
1q
#225000
1%
1O"
0q
1>#
0?#
0@#
0A#
1t"
0s"
0r"
1q"
0p"
1o"
0n"
1P"
1u"
0t"
1s"
0q"
0o"
0u"
#240000
0%
0O"
1q
#255000
1%
1O"
0q
1A#
1n"
0P"
1o"
#270000
0%
0O"
1q
#285000
1%
1O"
0q
1@#
0A#
1p"
0o"
0n"
1P"
1q"
0p"
1o"
0q"
#300000
0%
0O"
1q
#315000
1%
1O"
0q
1A#
1n"
0P"
1p"
0o"
1q"
#330000
0%
0O"
1q
#345000
1%
1O"
0q
1?#
0@#
0A#
1r"
0q"
0p"
1o"
0n"
1P"
1t"
0s"
0r"
1q"
0o"
1u"
0t"
1s"
0u"
#360000
0%
0O"
1q
#375000
1%
1O"
0q
1A#
1n"
0P"
1o"
#390000
0%
0O"
1q
#405000
1%
1O"
0q
1@#
0A#
1p"
0o"
0n"
1P"
1r"
0q"
0p"
1o"
1t"
0s"
0r"
1q"
1u"
0t"
1s"
0u"
#420000
0%
0O"
1q
#435000
1%
1O"
0q
1A#
1n"
0P"
1p"
0o"
1r"
0q"
1t"
0s"
1u"
#450000
0%
0O"
1q
#465000
1%
1O"
0q
1=#
0>#
0?#
0@#
0A#
1v"
0u"
0t"
1s"
0r"
1q"
0p"
1o"
0n"
1P"
1w"
0v"
1u"
0s"
0q"
0o"
0w"
#480000
