/*
 * Copyright (c) 2023 Samsung Electronics Co., Ltd.
 *
 * Author: Youngmin Nam <youngmin.nam@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for S5E9955 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9955_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9955_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define EXT_INTA0_OUT0		0
#define EXT_INTA0_OUT1		1
#define EXT_INTA0_OUT2		2
#define EXT_INTA0_OUT3		3
#define EXT_INTA0_OUT4		4
#define EXT_INTA0_OUT5		5
#define EXT_INTA0_OUT6		6
#define EXT_INTA0_OUT7		7
#define EXT_INTA1_OUT0		8
#define EXT_INTA1_OUT1		9
#define EXT_INTA1_OUT2		10
#define EXT_INTA1_OUT3		11
#define EXT_INTA1_OUT4		12
#define EXT_INTA1_OUT5		13
#define EXT_INTA1_OUT6		14
#define EXT_INTA1_OUT7		15
#define EXT_INTA2_OUT0		16
#define EXT_INTA2_OUT1		17
#define EXT_INTA2_OUT2		18
#define EXT_INTA2_OUT3		19
#define EXT_INTA2_OUT4		20
#define EXT_INTA2_OUT5		21
#define EXT_INTA2_OUT6		22
#define EXT_INTA2_OUT7		23
#define EXT_INTA3_OUT0		24
#define EXT_INTA3_OUT1		25
#define EXT_INTA3_OUT2		26
#define EXT_INTA3_OUT3		27
#define EXT_INTA3_OUT4		28
#define EXT_INTA3_OUT5		29
#define EXT_INTA3_OUT6		30
#define EXT_INTA3_OUT7		31
#define EXT_INTA4_OUT0		32
#define EXT_INTA4_OUT1		33
#define EXT_INTA4_OUT2		34
#define EXT_INTA4_OUT3		35
#define INTREQ__ALIVE_GNSS_ACTIVE		36
#define INTREQ__CLKMON_MONCLK		37
#define INTREQ__CLKMON_REFSTUCK		38
#define INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP		39
#define INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP_1		40
#define INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_ALIVE		41
#define INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_ALIVE		42
#define INTREQ__DBGCORE_UART		43
#define INTREQ__MAILBOX_APM2AP		44
#define INTREQ__MAILBOX_APM12AP		45
#define INTREQ__MAILBOX_ASM2AP		46
#define INTREQ__MAILBOX_CHUB2AP		47
#define INTREQ__MAILBOX_CP2AP_0		48
#define INTREQ__MAILBOX_CP2AP_1		49
#define INTREQ__MAILBOX_CP2AP_2		50
#define INTREQ__MAILBOX_CP2AP_3		51
#define INTREQ__MAILBOX_CP2AP_4		52
#define INTREQ__MAILBOX_DBGCORE2AP		53
#define INTREQ__MAILBOX_GNSS2AP		54
#define INTREQ__MCT_ALIVE_IRQ_0		55
#define INTREQ__MCT_ALIVE_IRQ_1		56
#define INTREQ__MCT_ALIVE_IRQ_2		57
#define INTREQ__MCT_ALIVE_IRQ_3		58
#define INTREQ__MCT_ALIVE_IRQ_4		59
#define INTREQ__MCT_ALIVE_IRQ_5		60
#define INTREQ__MCT_ALIVE_IRQ_6		61
#define INTREQ__MCT_ALIVE_IRQ_7		62
#define INTREQ__MCT_ALIVE_IRQ_8		63
#define INTREQ__MCT_ALIVE_IRQ_9		64
#define INTREQ__MCT_ALIVE_IRQ_10		65
#define INTREQ__MCT_ALIVE_IRQ_11		66
#define INTREQ__MCT_ALIVE_IRQ_12		67
#define INTREQ__MCT_ALIVE_IRQ_13		68
#define INTREQ__MCT_ALIVE_S_IRQ_0		69
#define INTREQ__MCT_ALIVE_S_IRQ_1		70
#define INTREQ__MCT_ALIVE_S_IRQ_2		71
#define INTREQ__MCT_ALIVE_S_IRQ_3		72
#define INTREQ__NOTIFY		73
#define INTREQ__RTC_0_ALARM_INT		74
#define INTREQ__RTC_0_TIC_INT_0		75
#define INTREQ__RTC_S_ALARM_INT		76
#define INTREQ__RTC_S_TIC_INT_0		77
#define INTREQ__S2MPU_S0_ALIVE_S2_NONSECURE	78
#define INTREQ__S2MPU_S0_ALIVE_S2_SECURE	79
#define INTREQ__S_MAILBOX_CP2AP		80
#define INTREQ__SPMI_MASTER_PMIC_1_AP		81
#define INTREQ__SPMI_MASTER_PMIC_1_APM0		82
#define INTREQ__SPMI_MASTER_PMIC_1_APM1		83
#define INTREQ__SPMI_MASTER_PMIC_1_CP		84
#define INTREQ__SPMI_MASTER_PMIC_1_CP_BACKUP		85
#define INTREQ__SPMI_MASTER_PMIC_1_CP_GNSS		86
#define INTREQ__SPMI_MASTER_PMIC_AP		87
#define INTREQ__SPMI_MASTER_PMIC_APM0		88
#define INTREQ__SPMI_MASTER_PMIC_APM1		89
#define INTREQ__SPMI_MASTER_PMIC_CP		90
#define INTREQ__SPMI_MASTER_PMIC_CP_BACKUP		91
#define INTREQ__SPMI_MASTER_PMIC_CP_GNSS		92
#define INTREQ__AUD_ABOX_GIC400		93
#define INTREQ__AUD_WDT		94
#define INTREQ__PPMU_AUD		95
#define INTREQ__SYSMMU_AUD_S1_NS		96
#define INTREQ__SYSMMU_AUD_S1_S		97
#define INTREQ__SYSMMU_AUD_S2_NS		98
#define INTREQ__SYSMMU_AUD_S2_S		99
#define INTREQ__BYRP_C0_0		100
#define INTREQ__BYRP_C0_1		101
#define INTREQ__BYRP_C1_0		102
#define INTREQ__BYRP_C1_1		103
#define INTREQ__BYRP_C2_0		104
#define INTREQ__BYRP_C2_1		105
#define INTREQ__BYRP_C3_0		106
#define INTREQ__BYRP_C3_1		107
#define INTREQ__BYRP_C4_0		108
#define INTREQ__BYRP_C4_1		109
#define INTREQ__PPMU_BRP		110
#define INTREQ__SYSMMU_S0_BRP_S1_NS		111
#define INTREQ__SYSMMU_S0_BRP_S1_S		112
#define INTREQ__SYSMMU_S0_BRP_S2_NS		113
#define INTREQ__SYSMMU_S0_BRP_S2_S		114
#define APBSEMA_I3C1_INTREQ__HOST	115
#define APBSEMA_I3C1_IP_INTREQ__HOST	116
#define APBSEMA_I3C2_INTREQ__HOST	117
#define APBSEMA_I3C2_IP_INTREQ__HOST	118
#define INTREQ__EXT_INTB4_0		119
#define INTREQ__EXT_INTB4_1		120
#define INTREQ__EXT_INTB4_2		121
#define INTREQ__EXT_INTB4_3		122
#define INTREQ__EXT_INTH0_0		123
#define INTREQ__EXT_INTH0_1		124
#define INTREQ__EXT_INTH0_2		125
#define INTREQ__EXT_INTH0_3		126
#define INTREQ__EXT_INTH1_0		127
#define INTREQ__EXT_INTH1_1		128
#define INTREQ__EXT_INTH1_2		129
#define INTREQ__EXT_INTH1_3		130
#define INTREQ__EXT_INTH2_0		131
#define INTREQ__EXT_INTH2_1		132
#define INTREQ__EXT_INTH2_2		133
#define INTREQ__EXT_INTH2_3		134
#define INTREQ__EXT_INTH3_0		135
#define INTREQ__EXT_INTH3_1		136
#define INTREQ__EXT_INTH3_2		137
#define INTREQ__EXT_INTH3_3		138
#define INTREQ__EXT_INTH4_0		139
#define INTREQ__EXT_INTH4_1		140
#define INTREQ__EXT_INTH4_2		141
#define INTREQ__EXT_INTH4_3		142
#define INTREQ__EXT_INTH5_0		143
#define INTREQ__EXT_INTH5_1		144
#define INTREQ__EXT_INTH5_2		145
#define INTREQ__EXT_INTH5_3		146
#define INTREQ__EXT_INTH5_4		147
#define INTREQ__EXT_INTH5_5		148
#define INTREQ__EXT_INTH5_6		149
#define INTREQ__EXT_INTH6_0		150
#define INTREQ__EXT_INTH6_1		151
#define INTREQ__EXT_INTH7_0		152
#define INTREQ__EXT_INTH7_1		153
#define INTREQ__EXT_INTH8_0		154
#define INTREQ__EXT_INTH8_1		155
#define INTREQ__I2C_CHUB0		156
#define INTREQ__I2C_CHUB1		157
#define INTREQ__I2C_CHUB2		158
#define INTREQ__I2C_CHUB3		159
#define INTREQ__I2C_CHUB4		160
#define INTREQ__I2C_CHUB5		161
#define INTREQ__I3C_CHUB0		162
#define INTREQ__MAILBOX_AP_VTS		163
#define INTREQ__SPI_I2C_CHUB0		164
#define INTREQ__SPI_I2C_CHUB1		165
#define INTREQ__TIMER_CHUB		166
#define INTREQ__USI_CHUB0		167
#define INTREQ__USI_CHUB1		168
#define INTREQ__USI_CHUB2		169
#define INTREQ__USI_CHUB3		170
#define INTREQ__WDT_CHUB		171
#define INTREQ__WDT_VTS			172
#define INTRQ_PWM_CHUB_0		173
#define INTRQ_PWM_CHUB_1		174
#define INTRQ_PWM_CHUB_2		175
#define INTRQ_PWM_CHUB_3		176
#define INTREQ__EXT_INTM00		177
#define INTREQ__EXT_INTM01		178
#define INTREQ__EXT_INTM02		179
#define INTREQ__EXT_INTM03		180
#define INTREQ__EXT_INTM04		181
#define INTREQ__EXT_INTM05		182
#define INTREQ__EXT_INTM06		183
#define INTREQ__EXT_INTM07		184
#define INTREQ__EXT_INTM08		185
#define INTREQ__EXT_INTM09		186
#define INTREQ__EXT_INTM10		187
#define INTREQ__EXT_INTM11		188
#define INTREQ__EXT_INTM12		189
#define INTREQ__CPUCL0_CTIIRQ_10	190
#define INTREQ__EXT_INTM13		191
#define INTREQ__EXT_INTM14		192
#define INTREQ__EXT_INTM15		193
#define INTREQ__EXT_INTM16		194
#define INTREQ__EXT_INTM17		195
#define INTREQ__EXT_INTM18		196
#define INTREQ__EXT_INTM19		197
#define INTREQ__EXT_INTM20		198
#define INTREQ__EXT_INTM21		199
#define INTREQ__EXT_INTM22		200
#define INTREQ__EXT_INTM23		201
#define INTREQ__EXT_INTM24		202
#define INTREQ__EXT_INTM25		203
#define INTREQ__EXT_INTM26		204
#define INTREQ__EXT_INTM27		205
#define INTREQ__EXT_INTM28		206
#define INTREQ__EXT_INTM29		207
#define INTREQ__EXT_INTM30		208
#define INTREQ__EXT_INTM31		209
#define INTREQ__EXT_INTM32		210
#define INTREQ__EXT_INTM33		211
#define INTREQ__EXT_INTM34		212
#define INTREQ__EXT_INTM35		213
#define INTREQ__EXT_INTM36		214
#define INTREQ__I2C_CMGP2		215
#define INTREQ__I2C_CMGP3		216
#define INTREQ__I2C_CMGP4		217
#define INTREQ__I2C_CMGP5		218
#define INTREQ__I2C_CMGP6		219
#define INTREQ__SPI_I2C_CMGP0		220
#define INTREQ__SPI_I2C_CMGP1		221

#define INTREQ__HDCP			222
#define INTREQ__TBASE			223
#define INTREQ__SECURE_LOG		224
#define INTREQ__RPMB			225
#define INTREQ__S2_LV3_TABLE_ALLOC	226
/*
	227
	228
	229
*/
#define INTREQ__USI_CMGP0		230
#define INTREQ__USI_CMGP1		231
#define INTREQ__USI_CMGP2		232
#define INTREQ__USI_CMGP3		233
#define INTREQ__USI_CMGP4		234
#define INTREQ__USI_CMGP5		235
#define INTREQ__USI_CMGP6		236
#define INTREQ__CPUCL0_CLUSTERCRITIRQ		237
#define INTREQ__CPUCL0_CLUSTERERRIRQ		238
#define INTREQ__CPUCL0_CLUSTERFAULTIRQ		239
#define INTREQ__CPUCL0_CLUSTERPMUIRQ		240
#define INTREQ__CPUCL0_COMPLEXERRIRQ_0		241
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_0	242
#define INTREQ__CPUCL0_COREERRIRQ_0		243
#define INTREQ__CPUCL0_COREERRIRQ_1		244
#define INTREQ__CPUCL0_COREERRIRQ_2		245
#define INTREQ__CPUCL0_COREERRIRQ_3		246
#define INTREQ__CPUCL0_COREERRIRQ_4		247
#define INTREQ__CPUCL0_COREERRIRQ_5		248
#define INTREQ__CPUCL0_COREERRIRQ_6		249
#define INTREQ__CPUCL0_COREERRIRQ_7		250
#define INTREQ__CPUCL0_COREERRIRQ_8		251
#define INTREQ__CPUCL0_COREERRIRQ_9		252
#define INTREQ__CPUCL0_COREFAULTIRQ_0		253
#define INTREQ__CPUCL0_COREFAULTIRQ_1		254
#define INTREQ__CPUCL0_COREFAULTIRQ_2		255
#define INTREQ__CPUCL0_COREFAULTIRQ_3		256
#define INTREQ__CPUCL0_COREFAULTIRQ_4		257
#define INTREQ__CPUCL0_COREFAULTIRQ_5		258
#define INTREQ__CPUCL0_COREFAULTIRQ_6		259
#define INTREQ__CPUCL0_COREFAULTIRQ_7		260
#define INTREQ__CPUCL0_COREFAULTIRQ_8		261
#define INTREQ__CPUCL0_COREFAULTIRQ_9		262
#define INTREQ__CPUCL0_MPAMNSIRQ		263
#define INTREQ__CPUCL0_MPAMSIRQ		264
#define INTREQ__OCP_REATOR_CPUCL0_0		265
#define INTREQ__OCP_REATOR_CPUCL0_1_0		266
#define INTREQ__OCP_REATOR_CPUCL0_1_1		267
#define INTREQ__OCP_REATOR_CPUCL0_2		268
#define INTREQ__OCP_REATOR_CPUCL0_3		269
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_0		270
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_1		271
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_2		272
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_3		273
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_0		274
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_1		275
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_2		276
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_3		277
#define INTREQ__S2MPU_S0_CPUCL0_NS	278
#define INTREQ__S2MPU_S0_CPUCL0_S	279
#define INTREQ__SPARE0_CPUCL0		280
#define INTREQ__SPARE1_CPUCL0		281
#define INTREQ__SPARE2_CPUCL0		282
#define INTREQ__SPARE3_CPUCL0		283
#define INTREQ__SPARE4_CPUCL0		284
#define INTREQ__SPARE5_CPUCL0		285
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL1_MID_LF_0		286
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL1_MID_LF_1		287
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL1_MID_LF_2		288
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL1_MID_LF_3		289
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL1_MID_LF_4		290
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL2_MID_HF_0		291
#define O_CLUSTER0_DDC_RADD_IRQ_CPUCL2_MID_HF_1		292
#define O_CMU_CPUCL1_PLL_CTRL_USER_IRQ			293
#define O_CMU_CPUCL2_PLL_CTRL_USER_IRQ			294
#define O_CMU_CPUCL3_PLL_CTRL_USER_IRQ			295
#define O_DDC_IRQ_0_CPUCL1		296
#define O_DDC_IRQ_0_CPUCL2		297
#define O_DDC_IRQ_0_CPUCL3		298
#define O_DDC_IRQ_1_CPUCL1		299
#define O_DDC_IRQ_1_CPUCL2		300
#define O_DDC_IRQ_1_CPUCL3		301
#define O_DDC_IRQ_2_CPUCL1		302
#define O_DDC_IRQ_3_CPUCL1		303
#define O_DDC_IRQ_4_CPUCL1		304
#define O_DECOMP_DONE_CPUCL0		305
#define O_INTREQ__ADD_CTRL_1_CPUCL0		306
#define O_INTREQ__ADD_CTRL_2_CPUCL0		307
#define O_INTREQ__ADD_CTRL_3_CPUCL0		308
#define INTREQ__CSIS0		309
#define INTREQ__CSIS1		310
#define INTREQ__CSIS2		311
#define INTREQ__CSIS3		312
#define INTREQ__CSIS4		313
#define INTREQ__CSIS5		314
#define INTREQ__CSIS6		315
#define INTREQ__CSIS_DMA0		316
#define INTREQ__CSIS_DMA1		317
#define INTREQ__CSIS_DMA2		318
#define INTREQ__CSIS_DMA3		319
#define INTREQ__CSIS_DMA4		320
#define INTREQ__MPC		321
#define INTREQ__NFI		322
#define INTREQ__OIS_MCU_CSIS		323
#define INTREQ__OVERFLOW_CSIS_PDP		324
#define INTREQ__PDP0		325
#define INTREQ__PDP1		326
#define INTREQ__PDP2		327
#define INTREQ__PDP3		328
#define INTREQ__PDP4		329
#define INTREQ__PDP5		330
#define INTREQ__PDP6		331
#define INTREQ__PDP7		332
#define INTREQ__PPMU_CSIS		333
#define INTREQ__SYSMMU_S0_CSIS_S1_NS		334
#define INTREQ__SYSMMU_S0_CSIS_S1_S		335
#define INTREQ__SYSMMU_S0_CSIS_S2_NS		336
#define INTREQ__SYSMMU_S0_CSIS_S2_S		337
#define INTREQ__WDTRESET_OIS_MCU		338
#define INTREQ__YUVSC_C0_0			339
#define INTREQ__YUVSC_C0_1			340
#define INTREQ__YUVSC_C1_0			341
#define INTREQ__YUVSC_C1_1			342
#define INTREQ__YUVSC_C2_0			343
#define INTREQ__YUVSC_C2_1			344
#define INTREQ__YUVSC_C3_0			345
#define INTREQ__YUVSC_C3_1			346
#define INTREQ__FROM_DNC_TO_HOST_NS_0		347
#define INTREQ__FROM_DNC_TO_HOST_NS_1		348
#define INTREQ__FROM_DNC_TO_HOST_NS_2		349
#define INTREQ__FROM_DNC_TO_HOST_NS_3		350
#define INTREQ__FROM_DNC_TO_HOST_NS_4		351
#define INTREQ__FROM_DNC_TO_HOST_NS_5		352
#define INTREQ__FROM_DNC_TO_HOST_NS_6		353
#define INTREQ__FROM_DNC_TO_HOST_NS_7		354
#define INTREQ__FROM_DNC_TO_HOST_S_0		355
#define INTREQ__FROM_DNC_TO_HOST_S_1		356
#define INTREQ__FROM_DNC_TO_HOST_S_2		357
#define INTREQ__FROM_DNC_TO_HOST_S_3		358
#define INTREQ__FROM_DNC_TO_HOST_S_4		359
#define INTREQ__FROM_DNC_TO_HOST_S_5		360
#define INTREQ__FROM_DNC_TO_HOST_S_6		361
#define INTREQ__FROM_DNC_TO_HOST_S_7		362
#define INTREQ__FROM_DNC_TREX_TO_HOST		363
#define INTREQ__PPMU_DOF			364
#define INTREQ__SYSMMU_S0_DOF_S1_NONSECURE	365
#define INTREQ__SYSMMU_S0_DOF_S1_SECURE		366
#define INTREQ__SYSMMU_S0_DOF_S2_NONSECURE	367
#define INTREQ__SYSMMU_S0_DOF_S2_SECURE		368
#define INTREQ__DPUB_AIQE_0_AISCL		369
#define INTREQ__DPUB_AIQE_0_MDNIE		370
#define INTREQ__DPUB_AIQE_0_MDNIE_DIMMING_END		371
#define INTREQ__DPUB_AIQE_0_MDNIE_DIMMING_START		372
#define INTREQ__DPUB_AIQE_1_MDNIE		373
#define INTREQ__DPUB_AIQE_1_MDNIE_DIMMING_END		374
#define INTREQ__DPUB_AIQE_1_MDNIE_DIMMING_START		375
#define INTREQ__DPUB_DECON0_EXTRA		376
#define INTREQ__DPUB_DECON0_FRAME_DONE		377
#define INTREQ__DPUB_DECON0_FRAME_START		378
#define INTREQ__DPUB_DECON1_EXTRA		379
#define INTREQ__DPUB_DECON1_FRAME_DONE		380
#define INTREQ__DPUB_DECON1_FRAME_START		381
#define INTREQ__DPUB_DECON2_EXTRA		382
#define INTREQ__DPUB_DECON2_FRAME_DONE		383
#define INTREQ__DPUB_DECON2_FRAME_START		384
#define INTREQ__DPUB_DECON3_EXTRA		385
#define INTREQ__DPUB_DECON3_FRAME_DONE		386
#define INTREQ__DPUB_DECON3_FRAME_START		387
#define INTREQ__DPUB_DSIM0		388
#define INTREQ__DPUB_DSIM1		389
#define INTREQ__DPUB_VMC0			390
#define INTREQ__DPUB_VMC1			391
#define INTREQ__DPUB_VMC2			392
#define INTREQ__DPUF0_DMA_CGCTRL0		393
#define INTREQ__DPUF0_DMA_DSIMFC0		394
#define INTREQ__DPUF0_DMA_L0		395
#define INTREQ__DPUF0_DMA_L1		396
#define INTREQ__DPUF0_DMA_L2		397
#define INTREQ__DPUF0_DMA_L3		398
#define INTREQ__DPUF0_DMA_L4		399
#define INTREQ__DPUF0_DMA_L5		400
#define INTREQ__DPUF0_DMA_L6		401
#define INTREQ__DPUF0_DMA_L7		402
#define INTREQ__DPUF0_DMA_WB0		403
#define INTREQ__DPUF0_PPMU_GLUE		404
#define INTREQ__DPUF0_SRAMCON_D0		405
#define INTREQ__DPUF0_SRAMCON_D1		406
#define INTREQ__DPUF0_SRAMCON_D2		407
#define INTREQ__DPUF0_SRAMCON_D3		408
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S1_NS		409
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S1_S		410
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S2_NS		411
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S2_S		412
#define INTREQ__DPUF1_DMA_CGCTRL1		413
#define INTREQ__DPUF1_DMA_DSIMFC1		414
#define INTREQ__DPUF1_DMA_L8		415
#define INTREQ__DPUF1_DMA_L9		416
#define INTREQ__DPUF1_DMA_L10		417
#define INTREQ__DPUF1_DMA_L11		418
#define INTREQ__DPUF1_DMA_L12		419
#define INTREQ__DPUF1_DMA_L13		420
#define INTREQ__DPUF1_DMA_L14		421
#define INTREQ__DPUF1_DMA_L15		422
#define INTREQ__DPUF1_DMA_WB0		423
#define INTREQ__DPUF1_SRAMCON_D0		424
#define INTREQ__DPUF1_SRAMCON_D1		425
#define INTREQ__DPUF1_SRAMCON_D2		426
#define INTREQ__DPUF1_SRAMCON_D3		427
#define CMU_G3DCORE_PLL_CTRL_USER_IRQ		428
#define INTREQ__GPU_INT		429
#define INTREQ__HTU_G3D_INT		430
#define INTREQ__PPMU_G3D		431
#define INTREQ__PWRCTL			432
#define INTREQ__S2MPU_G3D_S0_STAGE2_NONSECURE		433
#define INTREQ__S2MPU_G3D_S0_STAGE2_SECURE		434
#define O_DDC_IRQ		435
#define INTREQ__DDC_IRQ0	436
#define INTREQ__HTU_GNPU0	437
#define INTREQ__DDC_IRQ1	438
#define INTREQ__HTU_GNPU1	439
#define INTREQ__GNSS_PPMU_IRQ		440
#define INTREQ__GNSS_SW_INT		441
#define INTREQ__GNSS_WAKEUP_INT		442
#define INTREQ__GNSS_WDOG_RESET		443
#define INTREQ__DP_LINK		444
#define INTREQ__PPMU_HSI0		445
#define INTREQ__S2MPU_S0_HSI0_S2_NS	446
#define INTREQ__S2MPU_S0_HSI0_S2_S	447
#define INTREQ__USB2_REMOTE_CONNECT_GIC		448
#define INTREQ__USB2_REMOTE_TIMER_GIC		449
#define INTREQ__USB2_REMOTE_WAKEUP_GIC		450
#define INTREQ__USB20_PHY_FSVPLUS_MINUS_GIC		451
#define INTREQ__USB32DRD_GIC0		452
#define INTREQ__USB32DRD_GIC1		453
#define INTREQ__USB32DRD_REWA_WAKEUP_REQ		454
#define INTREQ__USBDPPHY_TCA		455
#define INTREQ__GPIO_HSI1		456
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_0		457
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_1		458
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_2		459
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_3		460
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_0		461
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_1		462
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_2		463
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_3		464
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_4		465
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_5		466
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_6		467
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_7		468
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_8		469
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_9		470
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_10		471
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_11		472
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_12		473
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_13		474
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_14		475
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_15		476
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_16		477
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_17		478
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_18		479
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_19		480
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_20		481
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_21		482
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_22		483
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_23		484
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_24		485
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_25		486
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_26		487
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_27		488
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_28		489
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_29		490
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_30		491
#define INTREQ__PCIE_GEN4_2L_0_FUNCTION_31		492
#define INTREQ__PCIE_GEN4_2L_0_MCU_0		493
#define INTREQ__PCIE_GEN4_2L_0_MCU_1		494
#define INTREQ__PCIE_GEN4_2L_0_MCU_2		495
#define INTREQ__PCIE_GEN4_2L_0_MCU_3		496
#define INTREQ__PCIE_GEN4_2L_0_MCU_MERGED	497
#define INTREQ__PCIE_GEN4_2L_0_MCU_PIH		498
#define INTREQ__PCIE_GEN4_2L_0_MCU_PCS		499
#define INTREQ__PCIE_GEN4_2L_0_SOC_CTRL		500
#define INTREQ__PCIE_GEN4_2L_0_SubSystem	501
#define INTREQ__PCIE_GEN4_2L_0_global		502
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_0		503
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_1		504
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_2		505
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_3		506
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_4		507
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_5		508
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_6		509
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_7		510
#define INTREQ__PCIE_IA__DEBUG_0		511
#define INTREQ__PCIE_IA__DEBUG_1		512
#define INTREQ__PCIE_IA__DEBUG_2		513
#define INTREQ__PPMU_HSI1		514
#define INTREQ__SYSMMU_HSI1_S0_STAGE1_NONSECURE		515
#define INTREQ__SYSMMU_HSI1_S0_STAGE1_SECURE		516
#define INTREQ__SYSMMU_HSI1_S0_STAGE2_NONSECURE		517
#define INTREQ__SYSMMU_HSI1_S0_STAGE2_SECURE		518
#define INTREQ__DLFE_0_INTREQ__BLK_DLFE		519
#define INTREQ__DLFE_1_INTREQ__BLK_DLFE		520
#define INTREQ__DOF_INT_0__BLK_DOF	521
#define INTREQ__DOF_INT_1__BLK_DOF	522
#define INTREQ__FROM_ICPU_TO_HOST_0		523
#define INTREQ__FROM_ICPU_TO_HOST_1		524
#define INTREQ__FROM_ICPU_TO_HOST_2		525
#define INTREQ__FROM_ICPU_TO_HOST_3		526
#define INTREQ__FROM_ICPU_TO_HOST_4		527
#define INTREQ__FROM_ICPU_TO_HOST_5		528
#define INTREQ__FROM_ICPU_TO_HOST_6		529
#define INTREQ__FROM_ICPU_TO_HOST_7		530
#define INTREQ__FROM_ICPU_TO_HOST_8		531
#define INTREQ__FROM_ICPU_TO_HOST_9		532
#define INTREQ__FROM_ICPU_TO_HOST_10		533
#define INTREQ__FROM_ICPU_TO_HOST_11		534
#define INTREQ__FROM_ICTRL_TO_HOST_0	535
#define INTREQ__FROM_ICTRL_TO_HOST_1	536
#define INTREQ__GDC_M_IRQ_0__BLK_LME		537
#define INTREQ__GDC_M_IRQ_1__BLK_LME		538
#define INTREQ__GDC_O_IRQ_0__BLK_LME		539
#define INTREQ__GDC_O_IRQ_1__BLK_LME		540
#define INTREQ__LME_O_INT0__BLK_LME		541
#define INTREQ__LME_O_INT1__BLK_LME		542
#define INTREQ__MCSC_INTREQ_0__BLK_MCSC		543
#define INTREQ__MCSC_INTREQ_1__BLK_MCSC		544
#define INTREQ__MSNR_0_INTREQ__BLK_MSNR		545
#define INTREQ__MSNR_1_INTREQ__BLK_MSNR		546
#define INTREQ__MTNR0_INTREQ_0__BLK_MCSC	547
#define INTREQ__MTNR0_INTREQ_1__BLK_MCSC	548
#define INTREQ__MTNR1_INTREQ_0__BLK_MTNR	549
#define INTREQ__MTNR1_INTREQ_1__BLK_MTNR	550
#define INTREQ__PPMU_ICPU		551
#define INTREQ__SYSMMU_S0_ICPU_S1_NS		552
#define INTREQ__SYSMMU_S0_ICPU_S1_S		553
#define INTREQ__SYSMMU_S0_ICPU_S2_NS		554
#define INTREQ__SYSMMU_S0_ICPU_S2_S		555
#define INTREQ__YUVP_0__BLK_YUVP		556
#define INTREQ__YUVP_1__BLK_YUVP		557
#define INTREQ__PPMU_LME		558
#define INTREQ__SYSMMU_S0_LME_S1_NONSECURE		559
#define INTREQ__SYSMMU_S0_LME_S1_SECURE		560
#define INTREQ__SYSMMU_S0_LME_S2_NONSECURE		561
#define INTREQ__SYSMMU_S0_LME_S2_SECURE		562
#define INTREQ__FG		563
#define INTREQ__FRC_MC_DBL_ERR		564
#define INTREQ__FRC_MC_DONE		565
#define INTREQ__M2M__JPEG0		566
#define INTREQ__M2M__JPEG1		567
#define INTREQ__M2M__JSQZ		568
#define INTREQ__M2M__M2M		569
#define INTREQ__PPMU_M2M		570
#define INTREQ__SYSMMU_M2M_S0_STAGE1_NONSEC		571
#define INTREQ__SYSMMU_M2M_S0_STAGE1_SECURE		572
#define INTREQ__SYSMMU_M2M_S0_STAGE2_NONSEC		573
#define INTREQ__SYSMMU_M2M_S0_STAGE2_SECURE		574
#define INTREQ__SYSMMU_M2M_S1_STAGE1_NONSEC		575
#define INTREQ__SYSMMU_M2M_S1_STAGE1_SECURE		576
#define INTREQ__SYSMMU_M2M_S1_STAGE2_NONSEC		577
#define INTREQ__SYSMMU_M2M_S1_STAGE2_SECURE		578
#define INTREQ__PPMU_MCSC		579
#define INTREQ__SYSMMU_S0_MCSC_S1_NS		580
#define INTREQ__SYSMMU_S0_MCSC_S1_S		581
#define INTREQ__SYSMMU_S0_MCSC_S2_NS		582
#define INTREQ__SYSMMU_S0_MCSC_S2_S		583
#define INTREQ__MFC		584
#define INTREQ__PPMU_MFC		585
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_ns		586
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_s		587
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_ns		588
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_s		589
#define INTREQ__WFD		590
#define INTREQ__MFD		591
#define INTREQ__PPMU_MFD		592
#define INTREQ__SYSMMU_MFD_S0_interrupt_s1_ns		593
#define INTREQ__SYSMMU_MFD_S0_interrupt_s1_s		594
#define INTREQ__SYSMMU_MFD_S0_interrupt_s2_ns		595
#define INTREQ__SYSMMU_MFD_S0_interrupt_s2_s		596
#define INTREQ__DDRPHY_LOCKDELTA_MIF0			597
#define INTREQ__DMC_ECC_CORERR_MIF0			598
#define INTREQ__DMC_ECC_UNCORERR_MIF0			599
#define INTREQ__DMC_MTEINT_MIF0			600
#define INTREQ__DMC_PZCINT_MIF0			601
#define INTREQ__DMC_SECMTEINT_MIF0		602
#define INTREQ__DMC_TEMPERR_MIF0		603
#define INTREQ__DMC_TEMPHOT_MIF0		604
#define INTREQ__DMC_TZCINT_MIF0		605
#define INTREQ__PPMU_MIF_MIF0		606
#define INTREQ__DDRPHY_LOCKDELTA_MIF1			607
#define INTREQ__DMC_ECC_CORERR_MIF1			608
#define INTREQ__DMC_ECC_UNCORERR_MIF1			609
#define INTREQ__DMC_MTEINT_MIF1			610
#define INTREQ__DMC_PZCINT_MIF1			611
#define INTREQ__DMC_SECMTEINT_MIF1		612
#define INTREQ__DMC_TEMPERR_MIF1		613
#define INTREQ__DMC_TEMPHOT_MIF1		614
#define INTREQ__DMC_TZCINT_MIF1		615
#define INTREQ__PPMU_MIF_MIF1		616
#define INTREQ__DDRPHY_LOCKDELTA_MIF2			617
#define INTREQ__DMC_ECC_CORERR_MIF2			618
#define INTREQ__DMC_ECC_UNCORERR_MIF2			619
#define INTREQ__DMC_MTEINT_MIF2			620
#define INTREQ__DMC_PZCINT_MIF2			621
#define INTREQ__DMC_SECMTEINT_MIF2		622
#define INTREQ__DMC_TEMPERR_MIF2		623
#define INTREQ__DMC_TEMPHOT_MIF2		624
#define INTREQ__DMC_TZCINT_MIF2		625
#define INTREQ__PPMU_MIF_MIF2		626
#define INTREQ__DDRPHY_LOCKDELTA_MIF3			627
#define INTREQ__DMC_ECC_CORERR_MIF3			628
#define INTREQ__DMC_ECC_UNCORERR_MIF3			629
#define INTREQ__DMC_MTEINT_MIF3			630
#define INTREQ__DMC_PZCINT_MIF3			631
#define INTREQ__DMC_SECMTEINT_MIF3		632
#define INTREQ__DMC_TEMPERR_MIF3		633
#define INTREQ__DMC_TEMPHOT_MIF3		634
#define INTREQ__DMC_TZCINT_MIF3		635
#define INTREQ__PPMU_MIF_MIF3		636
#define INTREQ__MLSC_C0_0		637
#define INTREQ__MLSC_C0_1		638
#define INTREQ__MLSC_C1_0		639
#define INTREQ__MLSC_C1_1		640
#define INTREQ__MLSC_C2_0		641
#define INTREQ__MLSC_C2_1		642
#define INTREQ__MLSC_C3_0		643
#define INTREQ__MLSC_C3_1		644
#define INTREQ__PPMU_MLSC		645
#define INTREQ__SYSMMU_S0_MLSC_S1_NS		646
#define INTREQ__SYSMMU_S0_MLSC_S1_S		647
#define INTREQ__SYSMMU_S0_MLSC_S2_NS		648
#define INTREQ__SYSMMU_S0_MLSC_S2_S		649
#define INTREQ_CPALV_GPIO		650
#define INTREQ_MODEM_PPMU		651
#define INTREQ_RESET_REQ		652
#define INTREQ_WOW_DVFS		653
#define INTREQ__PPMU_MTNR	654
#define INTREQ__SYSMMU_S0_MTNR_S1_NS	655
#define INTREQ__SYSMMU_S0_MTNR_S1_S	656
#define INTREQ__SYSMMU_S0_MTNR_S2_NS	657
#define INTREQ__SYSMMU_S0_MTNR_S2_S	658
#define INTREQ__CCI_ERRINT_COR		659
#define INTREQ__CCI_ERRINT_UNCOR		660
#define INTREQ__CCI_TZCINT		661
#define INTREQ__GLUE_PPMU_WOW_O_INTREQ__WOW_DVFS_SCI_GIC	662
#define INTREQ__GLUE_PPMU_WOW_O_INTREQ__WOW_DVFS_SMC_GIC	663
#define INTREQ__GLUE_PPMU_WOW_O_PPMU_INTC	664
#define INTREQ__PPC_DEBUG_CCI_PPC_INTR		665
#define INTREQ__SYSMMU_S0_MODEM_S1_NONSECURE		666
#define INTREQ__SYSMMU_S0_MODEM_S1_SECURE		667
#define INTREQ__SYSMMU_S0_MODEM_S2_NONSECURE		668
#define INTREQ__SYSMMU_S0_MODEM_S2_SECURE		669
#define INTREQ__DBG_UART		670
#define INTREQ__GPIO_DSE		671
#define INTREQ__GPIO_PERIC0		672
#define INTREQ__I3C00		673
#define INTREQ__I3C01		674
#define INTREQ__I3C12		675
#define INTREQ__PWM0		676
#define INTREQ__PWM1		677
#define INTREQ__PWM2		678
#define INTREQ__PWM3		679
#define INTREQ__PWM4		680
#define INTREQ__USI04_I2C		681
#define INTREQ__USI04_USI		682
#define INTREQ__USI12_I2C		683
#define INTREQ__USI13_I2C		684
#define INTREQ__USI22_SPI_I2C		685
#define INTREQ__BT_UART		686
#define INTREQ__GPIO_PERIC1		687
#define INTREQ__I3C02		688
#define INTREQ__I3C04		689
#define INTREQ__I3C05		690
#define INTREQ__PERIC1_I2C		691
#define INTREQ__USI07_SPI_I2C		692
#define INTREQ__USI07_USI		693
#define INTREQ__USI08_SPI_I2C		694
#define INTREQ__USI08_USI		695
#define INTREQ__USI09_I2C		696
#define INTREQ__USI09_USI		697
#define INTREQ__USI10_I2C		698
#define INTREQ__USI10_USI		699
#define INTREQ__USI14_I2C		700
#define INTREQ__USI15_I2C		701
#define INTREQ__USI16_I2C		702
#define INTREQ__GPIO_PERIC2		703
#define INTREQ__I3C03_OIS		704
#define INTREQ__I3C06		705
#define INTREQ__I3C07		706
#define INTREQ__I3C08		707
#define INTREQ__I3C09		708
#define INTREQ__I3C10		709
#define INTREQ__I3C11		710
#define INTREQ__USI00_SPI_I2C		711
#define INTREQ__USI00_USI		712
#define INTREQ__USI01_SPI_I2C		713
#define INTREQ__USI01_USI		714
#define INTREQ__USI02_I2C		715
#define INTREQ__USI02_USI		716
#define INTREQ__USI03_I2C		717
#define INTREQ__USI03_USI		718
#define INTREQ__USI05_I2C		719
#define INTREQ__USI05_USI_OIS		720
#define INTREQ__USI06_I2C		721
#define INTREQ__USI06_USI_OIS		722
#define INTREQ__USI11_I2C		723
#define INTREQ__USI11_USI		724
#define INTREQ__USI17_I2C		725
#define INTREQ__USI18_I2C		726
#define INTREQ__USI19_I2C		727
#define INTREQ__USI20_I2C		728
#define INTREQ__USI21_I2C		729
#define INTREQ__MAILBOX_PSP_AP_NS	730
#define INTREQ__MAILBOX_PSP_AP_S	731
#define INTREQ__MAILBOX_PSP_CP		732
#define INTREQ__PPMU_PSP	733
#define INTREQ__PSP_WDT		734
#define INTREQ__RTIC		735
#define INTREQ__S2MPU_S2_NONSECURE		736
#define INTREQ__S2MPU_S2_SECURE		737
#define INTREQ__PPMU_RGBP		738
#define INTREQ__RGBP_C0_0		739
#define INTREQ__RGBP_C0_1		740
#define INTREQ__RGBP_C1_0		741
#define INTREQ__RGBP_C1_1		742
#define INTREQ__RGBP_C2_0		743
#define INTREQ__RGBP_C2_1		744
#define INTREQ__RGBP_C3_0		745
#define INTREQ__RGBP_C3_1		746
#define INTREQ__SYSMMU_S0_RGBP_S1_NS		747
#define INTREQ__SYSMMU_S0_RGBP_S1_S		748
#define INTREQ__SYSMMU_S0_RGBP_S2_NS		749
#define INTREQ__SYSMMU_S0_RGBP_S2_S		750
#define INTREQ__FROM_SDMA_PPMU		751
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE1_NONSEC		752
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE1_SECURE		753
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE2_NONSEC		754
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE2_SECURE		755
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE1_NONSEC		756
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE1_SECURE		757
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE2_NONSEC		758
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE2_SECURE		759
#define INTREQ__HTU_SNPU0	760
#define INTREQ__HTU_SNPU1	761
#define INTREQ__I2C_0_INTREQ		762
#define INTREQ__I2C_1_INTREQ		763
#define INTREQ__I3C_0_INTREQ		764
#define INTREQ__I3C_1_INTREQ		765
#define INTREQ__PDMA_INTREQ		766
#define INTREQ__PPMU_D_UFD		767
#define INTREQ__SYSMMU_S0_UFD_STAGE1_NONSEC		768
#define INTREQ__SYSMMU_S0_UFD_STAGE1_SECURE		769
#define INTREQ__SYSMMU_S0_UFD_STAGE2_NONSEC		770
#define INTREQ__SYSMMU_S0_UFD_STAGE2_SECURE		771
#define INTREQ__UFD_0_INTREQ		772
#define INTREQ__UFD_1_INTREQ		773
#define INTREQ__UFD_2_INTREQ		774
#define INTREQ__GPIO_HSI1UFS		775
#define INTREQ__GPIO_UFS		776
#define INTREQ__MMC_CARD		777
#define INTREQ__PPMU_UFS		778
#define INTREQ__SYSMMU_UFS_S2_NONSECURE		779
#define INTREQ__SYSMMU_UFS_S2_SECURE		780
#define INTREQ__UFS_EMBD		781
#define INTREQ__UFS_EMBD_MCQ0		782
#define INTREQ__UFS_EMBD_MCQ1		783
#define INTREQ__UFS_EMBD_MCQ2		784
#define INTREQ__UFS_EMBD_MCQ3		785
#define INTREQ__UFS_EMBD_MCQ4		786
#define INTREQ__UFS_EMBD_MCQ5		787
#define INTREQ__UFS_EMBD_MCQ6		788
#define INTREQ__UFS_EMBD_MCQ7		789
#define INTREQ__UFS_EMBD_MCQ8		790
#define INTREQ__UFS_EMBD_MCQ9		791
#define INTREQ__UFS_EMBD_MCQ10		792
#define INTREQ__UFS_EMBD_MCQ11		793
#define INTREQ__UFS_EMBD_MCQ12		794
#define INTREQ__UFS_EMBD_MCQ13		795
#define INTREQ__UFS_EMBD_MCQ14		796
#define INTREQ__UFS_EMBD_MCQ15		797
#define INTREQ__UFS_EMBD_MERGED		798
#define INTREQ__UFS_EMBD_PIH		799
#define INTREQ__UFS_EMBD_VS		800
#define INTREQ__FROM_UNPU_TO_HOST		801
#define INTREQ__FROM_UNPU_TO_WDT		802
#define INTREQ__PPMU_YUVP		803
#define INTREQ__SYSMMU_S0_YUVP_S1_NS		804
#define INTREQ__SYSMMU_S0_YUVP_S1_S		805
#define INTREQ__SYSMMU_S0_YUVP_S2_NS		806
#define INTREQ__SYSMMU_S0_YUVP_S2_S		807
/*
	808
	...
	875
*/
#define INTREQ__TREX_DEBUG		876
#define INTREQ__PARITY_LH			877
#define INTREQ__S2MPU_PERIS_S2_NS		878
#define INTREQ__S2MPU_PERIS_S2_S		879
#define INTREQ__PPMU		880
#define INTREQ__PDMA		881
#define INTREQ__SPDMA		882
#define INTREQ__OTP_CON_SUB		883
#define INTREQ__OTP_CON_TOP		884
#define INTREQ__TMU_TMU_4		885
#define INTREQ__TMU_TMU_3		886
#define INTREQ__TMU_TMU_2		887
#define INTREQ__TMU_TMU_1		888
#define INTREQ__TMU_TMU_0		889
#define INTREQ__BARAC		890
#define INTREQ__WDT1		891
#define INTREQ__WDT0		892
#define INTREQ__GIC_PMU_INT		893
#define INTREQ__GIC_ERR_INT		894
#define INTREQ__GIC_FAULT_INT		895

#define INTREQ__DUMMY			937 /* Not using GIC num */
#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9955_H */
