v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# 1. Main Input Pins (vin_p, vin_n, rst_latch)
C {ipin.sym} -600 -200 0 0 {name=p_vinp lab=vin_p}
C {lab_wire.sym} -550 -200 0 0 {name=l_vinp lab=vin_p}
C {ipin.sym} -600 -100 0 0 {name=p_vinn lab=vin_n}
C {lab_wire.sym} -550 -100 0 0 {name=l_vinn lab=vin_n}
C {ipin.sym} -600 0 0 0 {name=p_rst lab=rst_latch}
C {lab_wire.sym} -550 0 0 0 {name=l_rst lab=rst_latch}

# 2. Power Pin VDD
C {iopin.sym} -600 100 0 0 {name=p_vdd lab=vdd}
C {lab_wire.sym} -550 100 0 0 {name=l_vdd lab=vdd}

# 3. Main Output Pins (out_p, out_n, comp_done)
C {opin.sym} 1400 -200 0 0 {name=p_op lab=out_p}
C {lab_wire.sym} 1350 -200 2 0 {name=l_op lab=out_p}
C {opin.sym} 1400 -100 0 0 {name=p_on lab=out_n}
C {lab_wire.sym} 1350 -100 2 0 {name=l_on lab=out_n}
C {opin.sym} 1400 0 0 0 {name=p_cd lab=comp_done}
C {lab_wire.sym} 1350 0 2 0 {name=l_cd lab=comp_done}

# 4. Power Pin VSS
C {iopin.sym} -600 200 0 0 {name=p_vss lab=vss}
C {lab_wire.sym} -550 200 0 0 {name=l_vss lab=vss}

# 1. High-Speed NMOS StrongARM Core (placed at -300, -100)
C {sar_adc/blocks/comparator/strongarm_comp_core.sym} -300 -100 0 0 {name=x_nmos_core}
C {lab_wire.sym} -450 -130 0 0 {name=l_nc_vp lab=vin_p}
C {lab_wire.sym} -450 -110 0 0 {name=l_nc_vn lab=vin_n}
C {lab_wire.sym} -450 -90 0 0 {name=l_nc_rst lab=rst_latch}
C {lab_wire.sym} -150 -130 2 0 {name=l_nc_vdd lab=vdd}
C {lab_wire.sym} -150 -110 2 0 {name=l_nc_on lab=n_raw_n}
C {lab_wire.sym} -150 -90 2 0 {name=l_nc_op lab=n_raw_p}
C {lab_wire.sym} -150 -70 2 0 {name=l_nc_vss lab=vss}

# 2. Inverters for Clean 0V-Reset Outputs: out_p = NOT(n_raw_p), out_n = NOT(n_raw_n)
C {sar_adc/blocks/comparator/comp_inv_3v3.sym} 50 -200 0 0 {name=x_inv_op}
C {lab_wire.sym} 50 -150 0 0 {name=l_iop_vi lab=n_raw_p}
C {lab_wire.sym} 150 -150 2 0 {name=l_iop_vo lab=out_p}
C {lab_wire.sym} 90 -200 0 0 {name=l_iop_vd lab=vdd}
C {lab_wire.sym} 90 -100 0 0 {name=l_iop_vs lab=vss}

C {sar_adc/blocks/comparator/comp_inv_3v3.sym} 50 50 0 0 {name=x_inv_on}
C {lab_wire.sym} 50 100 0 0 {name=l_ion_vi lab=n_raw_n}
C {lab_wire.sym} 150 100 2 0 {name=l_ion_vo lab=out_n}
C {lab_wire.sym} 90 50 0 0 {name=l_ion_vd lab=vdd}
C {lab_wire.sym} 90 150 0 0 {name=l_ion_vs lab=vss}

# 3. XOR Completion Detector + 4-Inverter Delay Buffer
C {sar_adc/blocks/comparator/comp_xor_fast.sym} 300 0 0 0 {name=x_done_xor}
C {lab_wire.sym} 280 -10 0 0 {name=l_xd_a lab=out_p}
C {lab_wire.sym} 280 10 0 0 {name=l_xd_b lab=out_n}
C {lab_wire.sym} 300 -20 0 0 {name=l_xd_vd lab=vdd}
C {lab_wire.sym} 300 20 0 0 {name=l_xd_vs lab=vss}
C {lab_wire.sym} 340 0 2 0 {name=l_xd_y lab=comp_done_raw}

C {sar_adc/blocks/async_sar/async_inverter.sym} 490 0 0 0 {name=x_inv_cd1}
C {lab_wire.sym} 640 0 2 0 {name=l_icd1_out lab=cd_d1}

C {sar_adc/blocks/async_sar/async_inverter.sym} 790 0 0 0 {name=x_inv_cd2}
C {lab_wire.sym} 940 0 2 0 {name=l_icd2_out lab=cd_d2}

C {sar_adc/blocks/async_sar/async_inverter.sym} 1090 0 0 0 {name=x_inv_cd3}
C {lab_wire.sym} 1240 0 2 0 {name=l_icd3_out lab=cd_d3}

C {sar_adc/blocks/async_sar/async_inverter.sym} 1390 0 0 0 {name=x_inv_cd4}
C {lab_wire.sym} 1540 0 2 0 {name=l_icd4_out lab=comp_done}

C {title.sym} 160 300 0 0 {name=l_title author="Berkah Saluyu"}
