@W: MT246 :"c:\cu_suicide_heat_test\fpga30\sys_pll\sys_pll.v":57:12:57:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock sys_pll|CLKOP_inferred_clock with period 3.05ns. Please declare a user-defined clock on object "n:__.CLKOP"
@W: MT420 |Found inferred clock sys_pll|CLKOS_inferred_clock with period 3.45ns. Please declare a user-defined clock on object "n:__.CLKOS"
