<dec f='tvm/include/tvm/tir/schedule/schedule.h' l='392' type='tvm::tir::BlockRV tvm::tir::ScheduleNode::CacheRead(const tvm::tir::BlockRV &amp; block_rv, int read_buffer_index, const tvm::runtime::String &amp; storage_scope, const Array&lt;tvm::tir::BlockRV&gt; consumer_blocks = {})'/>
<doc f='tvm/include/tvm/tir/schedule/schedule.h' l='382'>/*!
   * \brief Create a block that reads a buffer region into a read cache. It requires:
   * 1) There is at most one block who writes the buffer in the scope.
   * 2) The scope block have stage-pipeline property.
   * \param block_rv The consumer block of the target buffer.
   * \param read_buffer_index The index of the buffer in block&apos;s read region.
   * \param storage_scope The target storage scope.
   * \param consumer_blocks An optional list of consumers of the cache to rewrite.
   * \return The cache stage block.
   */</doc>
<use f='tvm/src/meta_schedule/postproc/rewrite_layout.cc' l='152' u='c' c='_ZN3tvm3tir13RewriteLayoutERKNS0_8ScheduleE'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling.cc' l='267' u='c' c='_ZNK3tvm13meta_schedule20MultiLevelTilingNode12AddReadReuseENS0_5StateE'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='275' u='c' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode22AddReadReuseTensorCoreENS0_15TensorCoreStateE'/>
<use f='tvm/src/meta_schedule/schedule_rule/winograd.cc' l='235' u='c'/>
<ovr f='tvm/src/tir/schedule/concrete_schedule.cc' l='537' c='_ZN3tvm3tir20ConcreteScheduleNode9CacheReadERKNS0_7BlockRVEiRKNS_7runtime6StringENS5_5ArrayIS2_vEE'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='1234' u='c' c='_ZN3tvm3tir15CacheReadTraits23UnpackedApplyToScheduleENS0_8ScheduleENS0_7BlockRVENS_7runtime5ArrayIS3_vEENS_7IntegerENS4_6StringE'/>
<use f='tvm/src/tir/schedule/schedule.cc' l='179' u='a'/>
