# EESchema Netlist Version 1.1 created  Thu 20 Jan 2011 08:06:44 AM COT
(
 ( /4D30B991/4D379408 0603  C30 1uF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793C2 0402  C27 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793C1 0402  C28 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793C0 0402  C29 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793B4 0402  C26 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793B0 0402  C25 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793AB 0402  C24 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D3793A3 0402  C23 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D379387 0402  C22 100nF {Lib=CAP}
  (    1 N-000205 )
  (    2 GND )
 )
 ( /4D30B991/4D34DB06 R_PACK4-0402  RP5 R_PACK4 {Lib=R_PACK4}
  (    1 ? )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
 )
 ( /4D30B991/4D34DA16 R_PACK4-0402  RP3 R_PACK4 {Lib=R_PACK4}
  (    1 /i.MX233/DDR_A8 )
  (    2 /DDR/DDR_A9 )
  (    3 /i.MX233/DDR_A10 )
  (    4 /i.MX233/DDR_A11 )
  (    5 /DDR/R_DDR_A11 )
  (    6 /DDR/R_DDR_A10 )
  (    7 /DDR/R_DDR_A9 )
  (    8 /DDR/R_DDR_A8 )
 )
 ( /4D30B991/4D34DA15 R_PACK4-0402  RP4 R_PACK4 {Lib=R_PACK4}
  (    1 ? )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
 )
 ( /4D30B991/4D34DA06 R_PACK4-0402  RP2 R_PACK4 {Lib=R_PACK4}
  (    1 /i.MX233/DDR_A4 )
  (    2 /DDR/DDR_A5 )
  (    3 /DDR/DDR_A6 )
  (    4 /DDR/DDR_A7 )
  (    5 /DDR/R_DDR_A7 )
  (    6 /DDR/R_DDR_A6 )
  (    7 /DDR/R_DDR_A5 )
  (    8 /DDR/R_DDR_A4 )
 )
 ( /4D30B991/4D3449EB R_PACK4-0402  RP1 R_PACK4 {Lib=R_PACK4}
  (    1 /DDR/DDR_A0 )
  (    2 /i.MX233/DDR_A1 )
  (    3 /i.MX233/DDR_A2 )
  (    4 /i.MX233/DDR_A3 )
  (    5 /DDR/R_DDR_A3 )
  (    6 /DDR/R_DDR_A2 )
  (    7 /DDR/R_DDR_A1 )
  (    8 /DDR/R_DDR_A0 )
 )
 ( /4D30B991/4D30BA6E TSOP-66  U2 MT46V32M16TG {Lib=MT46V32M16TG}
  (    1 N-000206 )
  (    2 /i.MX233/DDR_DQ0 )
  (    3 N-000206 )
  (    4 /DDR/DDR_DQ1 )
  (    5 /DDR/DDR_DQ2 )
  (    6 GND )
  (    7 /DDR/DDR_DQ3 )
  (    8 /i.MX233/DDR_DQ4 )
  (    9 N-000206 )
  (   10 /DDR/DDR_DQ5 )
  (   11 /DDR/DDR_DQ6 )
  (   12 GND )
  (   13 /i.MX233/DDR_DQ7 )
  (   14 ? )
  (   15 N-000206 )
  (   16 ? )
  (   17 ? )
  (   18 N-000206 )
  (   19 ? )
  (   20 ? )
  (   21 ? )
  (   22 ? )
  (   23 ? )
  (   24 ? )
  (   25 ? )
  (   26 ? )
  (   27 ? )
  (   28 /DDR/R_DDR_A10 )
  (   29 /DDR/R_DDR_A0 )
  (   30 /DDR/R_DDR_A1 )
  (   31 /DDR/R_DDR_A2 )
  (   32 /DDR/R_DDR_A3 )
  (   33 N-000206 )
  (   34 GND )
  (   35 /DDR/R_DDR_A4 )
  (   36 /DDR/R_DDR_A5 )
  (   37 /DDR/R_DDR_A6 )
  (   38 /DDR/R_DDR_A7 )
  (   39 /DDR/R_DDR_A8 )
  (   40 /DDR/R_DDR_A9 )
  (   41 /DDR/R_DDR_A11 )
  (   42 ? )
  (   43 ? )
  (   44 ? )
  (   45 ? )
  (   46 ? )
  (   47 ? )
  (   48 GND )
  (   49 ? )
  (   50 ? )
  (   51 ? )
  (   52 GND )
  (   53 ? )
  (   54 /DDR/DDR_DQ8 )
  (   55 N-000206 )
  (   56 /DDR/DDR_DQ9 )
  (   57 /DDR/DDR_DQ10 )
  (   58 GND )
  (   59 /DDR/DDR_DQ11 )
  (   60 /DDR/DDR_DQ12 )
  (   61 N-000206 )
  (   62 /DDR/DDR_DQ13 )
  (   63 /DDR/DDR_DQ14 )
  (   64 GND )
  (   65 /DDR/DDR_DQ15 )
  (   66 GND )
 )
 ( /4D30AC69/4D377897 0603  C21 1uF {Lib=CAP}
  (    1 N-000079 )
  (    2 GND )
 )
 ( /4D30AC69/4D377896 0402  C20 100nF {Lib=CAP}
  (    1 N-000079 )
  (    2 GND )
 )
 ( /4D30AC69/4D3777AE 0402  C19 100nF {Lib=CAP}
  (    1 ? )
  (    2 GND )
 )
 ( /4D30AC69/4D3776EC 0402  C17 100nF {Lib=CAP}
  (    1 N-000073 )
  (    2 GND )
 )
 ( /4D30AC69/4D3776EB 0402  C18 100nF {Lib=CAP}
  (    1 N-000073 )
  (    2 GND )
 )
 ( /4D30AC69/4D37762A 0402  C4 100nF {Lib=CAP}
  (    1 N-000081 )
  (    2 GND )
 )
 ( /4D30AC69/4D377625 0402  C3 100nF {Lib=CAP}
  (    1 N-000081 )
  (    2 GND )
 )
 ( /4D30AC69/4D3775BB 0402  C16 100nF {Lib=CAP}
  (    1 N-000074 )
  (    2 GND )
 )
 ( /4D30AC69/4D3775B9 0402  C15 100nF {Lib=CAP}
  (    1 N-000074 )
  (    2 GND )
 )
 ( /4D30AC69/4D37757D 0805  C14 33uF {Lib=CAP}
  (    1 N-000072 )
  (    2 GND )
 )
 ( /4D30AC69/4D37757C 0402  C11 10nF {Lib=CAP}
  (    1 N-000072 )
  (    2 GND )
 )
 ( /4D30AC69/4D37757B 0603  C13 1uF {Lib=CAP}
  (    1 N-000072 )
  (    2 GND )
 )
 ( /4D30AC69/4D37757A 0402  C12 100nF {Lib=CAP}
  (    1 N-000072 )
  (    2 GND )
 )
 ( /4D30AC69/4D377575 0402  C8 100nF {Lib=CAP}
  (    1 N-000076 )
  (    2 GND )
 )
 ( /4D30AC69/4D377574 0603  C9 1uF {Lib=CAP}
  (    1 N-000076 )
  (    2 GND )
 )
 ( /4D30AC69/4D377573 0402  C7 10nF {Lib=CAP}
  (    1 N-000076 )
  (    2 GND )
 )
 ( /4D30AC69/4D377572 0805  C10 33uF {Lib=CAP}
  (    1 N-000076 )
  (    2 GND )
 )
 ( /4D30AC69/4D3771EF 0805  C6 33uF {Lib=CAP}
  (    1 N-000081 )
  (    2 GND )
 )
 ( /4D30AC69/4D377151 0402  C1 10nF {Lib=CAP}
  (    1 N-000081 )
  (    2 GND )
 )
 ( /4D30AC69/4D377147 0603  C5 1uF {Lib=CAP}
  (    1 N-000081 )
  (    2 GND )
 )
 ( /4D30AC69/4D377120 0402  C2 100nF {Lib=CAP}
  (    1 N-000081 )
  (    2 GND )
 )
 ( /4D30AC69/4D343822 header20x2_smd_100mil  P2 CONN_20X2 {Lib=CONN_20X2}
  (    1 ? )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
  (    9 /i.MX233/LCD_WR )
  (   10 ? )
  (   11 /i.MX233/LCD_VSYNC )
  (   12 ? )
  (   13 /i.MX233/LCD_RS )
  (   14 ? )
  (   15 /i.MX233/LCD_RESET )
  (   16 ? )
  (   17 /i.MX233/LCD_HSYNC )
  (   18 ? )
  (   19 /i.MX233/LCD_ENABLE )
  (   20 ? )
  (   21 /i.MX233/LCD_DOTCK )
  (   22 /i.MX233/LCD_D8 )
  (   23 /i.MX233/LCD_D17 )
  (   24 /i.MX233/LCD_D7 )
  (   25 /i.MX233/LCD_D16 )
  (   26 /i.MX233/LCD_D6 )
  (   27 /i.MX233/LCD_D15 )
  (   28 /i.MX233/LCD_D5 )
  (   29 /i.MX233/LCD_D14 )
  (   30 /i.MX233/LCD_D4 )
  (   31 /i.MX233/LCD_D13 )
  (   32 /i.MX233/LCD_D3 )
  (   33 /i.MX233/LCD_D12 )
  (   34 /i.MX233/LCD_D2 )
  (   35 /i.MX233/LCD_D11 )
  (   36 /i.MX233/LCD_D1 )
  (   37 /i.MX233/LCD_D10 )
  (   38 /i.MX233/LCD_D0 )
  (   39 /i.MX233/LCD_D9 )
  (   40 /i.MX233/LCD_CS )
 )
 ( /4D30AC69/4D34381F header20x2_smd_100mil  P1 CONN_20X2 {Lib=CONN_20X2}
  (    1 /i.MX233/GPMI_D00 )
  (    2 /i.MX233/GPMI_ALE )
  (    3 /i.MX233/GPMI_D01 )
  (    4 /i.MX233/GPMI_CE0N )
  (    5 /i.MX233/GPMI_D02 )
  (    6 /i.MX233/GPMI_CE1N )
  (    7 /i.MX233/GPMI_D03 )
  (    8 /i.MX233/GPMI_CE2N )
  (    9 /i.MX233/GPMI_D04 )
  (   10 /i.MX233/GPMI_CLE )
  (   11 /i.MX233/GPMI_D05 )
  (   12 ? )
  (   13 /i.MX233/GPMI_D06 )
  (   14 ? )
  (   15 /i.MX233/GPMI_D07 )
  (   16 ? )
  (   17 /i.MX233/GPMI_D08 )
  (   18 ? )
  (   19 /i.MX233/GPMI_D09 )
  (   20 ? )
  (   21 /i.MX233/GPMI_D10 )
  (   22 ? )
  (   23 /i.MX233/GPMI_D11 )
  (   24 ? )
  (   25 /i.MX233/GPMI_D12 )
  (   26 ? )
  (   27 /i.MX233/GPMI_D13 )
  (   28 ? )
  (   29 /i.MX233/GPMI_D14 )
  (   30 ? )
  (   31 ? )
  (   32 ? )
  (   33 ? )
  (   34 ? )
  (   35 ? )
  (   36 ? )
  (   37 ? )
  (   38 ? )
  (   39 ? )
  (   40 ? )
 )
 ( /4D30AC69/4D339582 MSOP10-0.5  IC1 FSUSB20 {Lib=FSUSB20}
  (    1 ? )
  (    2 /i.MX233/DPb )
  (    3 /i.MX233/DPa )
  (    4 /i.MX233/USB_DP )
  (    5 ? )
  (    6 /i.MX233/USB_DM )
  (    7 /i.MX233/DMa )
  (    8 /i.MX233/DMb )
  (    9 ? )
  (   10 ? )
 )
 ( /4D30AC69/4D3394B7 $noname  J3 USBA-PLUG {Lib=USBA-PLUG}
  (    1 ? )
  (    2 /i.MX233/DMb )
  (    3 /i.MX233/DPb )
  (    4 ? )
  (    5 GNDPWR )
 )
 ( /4D30AC69/4D31D9D7 USBA  J2 USBA_RECEPTACLE {Lib=USBA_RECEPTACLE}
  (    1 ? )
  (    2 /i.MX233/DMa )
  (    3 /i.MX233/DPa )
  (    4 ? )
  (    5 GNDPWR )
 )
 ( /4D30AC69/4D31CD4E TFC014A-YS  J1 MICROSD12P {Lib=MICROSD12P}
  (    1 /i.MX233/SSPI_DATA2 )
  (    2 /i.MX233/SSPI_DATA3 )
  (    3 /i.MX233/SSPI_CMD )
  (    4 ? )
  (    5 /i.MX233/SSPI_SCK )
  (    6 GND )
  (    7 /i.MX233/SSPI_DATA0 )
  (    8 /i.MX233/SSPI_DATA1 )
  ( CASE GNDPWR )
 )
 ( /4D30AC69/4D30FAD8 fpBGA169  U1 IMX23 {Lib=IMX23}
  (   A1 /i.MX233/USB_DM )
  (   A2 GND )
  (   A3 ? )
  (   A4 ? )
  (   A5 ? )
  (   A6 ? )
  (   A7 ? )
  (   A8 ? )
  (   A9 ? )
  (  A10 ? )
  (  A11 ? )
  (  A12 ? )
  (  A13 ? )
  (   B1 ? )
  (   B2 /i.MX233/USB_DP )
  (   B3 ? )
  (   B4 ? )
  (   B5 ? )
  (   B6 ? )
  (   B7 ? )
  (   B8 ? )
  (   B9 ? )
  (  B10 ? )
  (  B11 ? )
  (  B12 ? )
  (  B13 ? )
  (   C1 ? )
  (   C2 ? )
  (   C3 ? )
  (   C4 ? )
  (   C5 ? )
  (   C6 ? )
  (   C7 ? )
  (   C8 GND )
  (   C9 ? )
  (  C10 ? )
  (  C11 ? )
  (  C12 ? )
  (  C13 ? )
  (   D1 ? )
  (   D2 ? )
  (   D3 /i.MX233/LCD_D0 )
  (   D4 GND )
  (   D5 ? )
  (   D6 GND )
  (   D7 ? )
  (   D8 ? )
  (   D9 ? )
  (  D10 ? )
  (  D11 ? )
  (  D12 /i.MX233/SSPI_SCK )
  (  D13 ? )
  (   E1 /i.MX233/LCD_D17 )
  (   E2 /i.MX233/LCD_D1 )
  (   E3 /i.MX233/LCD_D16 )
  (   E4 /i.MX233/LCD_D2 )
  (   E5 /i.MX233/LCD_D15 )
  (   E6 ? )
  (   E7 ? )
  (   E8 ? )
  (   E9 GND )
  (  E10 /i.MX233/SSPI_DATA3 )
  (  E11 ? )
  (  E12 ? )
  (  E13 ? )
  (   F1 /i.MX233/LCD_D3 )
  (   F2 /i.MX233/LCD_D14 )
  (   F3 /i.MX233/LCD_D4 )
  (   F4 /i.MX233/LCD_D13 )
  (   F5 /i.MX233/LCD_D5 )
  (   F6 ? )
  (   F7 ? )
  (   F8 /i.MX233/GPMI_CE1N )
  (   F9 /i.MX233/SSPI_DATA1 )
  (  F10 /i.MX233/SSPI_DATA2 )
  (  F11 ? )
  (  F12 /DDR/DDR_A6 )
  (  F13 /DDR/DDR_A9 )
  (   G1 /i.MX233/LCD_D12 )
  (   G2 /i.MX233/LCD_D6 )
  (   G3 ? )
  (   G4 /i.MX233/LCD_D11 )
  (   G5 /i.MX233/LCD_D7 )
  (   G6 ? )
  (   G7 ? )
  (   G8 /i.MX233/GPMI_CE0N )
  (   G9 /i.MX233/SSPI_DATA0 )
  (  G10 /i.MX233/DDR_A4 )
  (  G11 /DDR/DDR_A7 )
  (  G12 /DDR/DDR_A5 )
  (  G13 /i.MX233/DDR_A8 )
  (   H1 /i.MX233/LCD_D10 )
  (   H2 /i.MX233/LCD_D8 )
  (   H3 /i.MX233/LCD_D9 )
  (   H4 /i.MX233/LCD_CS )
  (   H5 /i.MX233/LCD_ENABLE )
  (   H6 ? )
  (   H7 ? )
  (   H8 ? )
  (   H9 /i.MX233/SSPI_CMD )
  (  H10 /i.MX233/DDR_A11 )
  (  H11 ? )
  (  H12 ? )
  (  H13 ? )
  (   J1 /i.MX233/LCD_VSYNC )
  (   J2 /i.MX233/LCD_HSYNC )
  (   J3 /i.MX233/LCD_RS )
  (   J4 /i.MX233/LCD_WR )
  (   J5 /i.MX233/LCD_RESET )
  (   J6 ? )
  (   J7 GND )
  (   J8 ? )
  (   J9 GND )
  (  J10 ? )
  (  J11 ? )
  (  J12 /i.MX233/DDR_A10 )
  (  J13 /i.MX233/DDR_A2 )
  (   K1 /i.MX233/LCD_DOTCK )
  (   K2 /i.MX233/GPMI_D00 )
  (   K3 /i.MX233/GPMI_CLE )
  (   K4 /i.MX233/GPMI_ALE )
  (   K5 /i.MX233/GPMI_CE2N )
  (   K6 /DDR/DDR_DQ13 )
  (   K7 /DDR/DDR_DQ11 )
  (   K8 ? )
  (   K9 /DDR/DDR_DQ5 )
  (  K10 /i.MX233/DDR_DQ0 )
  (  K11 /i.MX233/DDR_A3 )
  (  K12 /i.MX233/DDR_A1 )
  (  K13 /DDR/DDR_A0 )
  (   L1 /i.MX233/GPMI_D01 )
  (   L2 /i.MX233/GPMI_D02 )
  (   L3 /i.MX233/GPMI_D03 )
  (   L4 /i.MX233/GPMI_D05 )
  (   L5 /i.MX233/GPMI_D04 )
  (   L6 ? )
  (   L7 /DDR/DDR_DQ12 )
  (   L8 ? )
  (   L9 /i.MX233/DDR_DQ7 )
  (  L10 ? )
  (  L11 /DDR/DDR_DQ6 )
  (  L12 ? )
  (  L13 ? )
  (   M1 /i.MX233/GPMI_D07 )
  (   M2 /i.MX233/GPMI_D06 )
  (   M3 /i.MX233/GPMI_D08 )
  (   M4 /i.MX233/GPMI_D09 )
  (   M5 /i.MX233/GPMI_D10 )
  (   M6 ? )
  (   M7 /DDR/DDR_DQ15 )
  (   M8 /DDR/DDR_DQ10 )
  (   M9 ? )
  (  M10 /DDR/DDR_DQ1 )
  (  M11 /i.MX233/DDR_DQ4 )
  (  M12 ? )
  (  M13 ? )
  (   N1 /i.MX233/GPMI_D11 )
  (   N2 /i.MX233/GPMI_D12 )
  (   N3 /i.MX233/GPMI_D13 )
  (   N4 /i.MX233/GPMI_D14 )
  (   N5 ? )
  (   N6 ? )
  (   N7 /DDR/DDR_DQ14 )
  (   N8 /DDR/DDR_DQ9 )
  (   N9 /DDR/DDR_DQ8 )
  (  N10 /DDR/DDR_DQ3 )
  (  N11 /DDR/DDR_DQ2 )
  (  N12 ? )
  (  N13 ? )
 )
)
*
{ Allowed footprints by component:
$component C30
 SM*
 C?
 C1-1
$endlist
$component C27
 SM*
 C?
 C1-1
$endlist
$component C28
 SM*
 C?
 C1-1
$endlist
$component C29
 SM*
 C?
 C1-1
$endlist
$component C26
 SM*
 C?
 C1-1
$endlist
$component C25
 SM*
 C?
 C1-1
$endlist
$component C24
 SM*
 C?
 C1-1
$endlist
$component C23
 SM*
 C?
 C1-1
$endlist
$component C22
 SM*
 C?
 C1-1
$endlist
$component C21
 SM*
 C?
 C1-1
$endlist
$component C20
 SM*
 C?
 C1-1
$endlist
$component C19
 SM*
 C?
 C1-1
$endlist
$component C17
 SM*
 C?
 C1-1
$endlist
$component C18
 SM*
 C?
 C1-1
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C16
 SM*
 C?
 C1-1
$endlist
$component C15
 SM*
 C?
 C1-1
$endlist
$component C14
 SM*
 C?
 C1-1
$endlist
$component C11
 SM*
 C?
 C1-1
$endlist
$component C13
 SM*
 C?
 C1-1
$endlist
$component C12
 SM*
 C?
 C1-1
$endlist
$component C8
 SM*
 C?
 C1-1
$endlist
$component C9
 SM*
 C?
 C1-1
$endlist
$component C7
 SM*
 C?
 C1-1
$endlist
$component C10
 SM*
 C?
 C1-1
$endlist
$component C6
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component C5
 SM*
 C?
 C1-1
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 28 "/i.MX233/LCD_D10" "LCD_D10"
 U1 H1
 P2 37
Net 29 "/i.MX233/LCD_D15" "LCD_D15"
 U1 E5
 P2 27
Net 30 "/i.MX233/LCD_D13" "LCD_D13"
 U1 F4
 P2 31
Net 31 "/i.MX233/LCD_D12" "LCD_D12"
 U1 G1
 P2 33
Net 32 "/i.MX233/LCD_D4" "LCD_D4"
 U1 F3
 P2 30
Net 33 "/i.MX233/LCD_D5" "LCD_D5"
 P2 28
 U1 F5
Net 34 "/i.MX233/LCD_D7" "LCD_D7"
 U1 G5
 P2 24
Net 35 "/i.MX233/LCD_D6" "LCD_D6"
 P2 26
 U1 G2
Net 36 "/i.MX233/LCD_D2" "LCD_D2"
 U1 E4
 P2 34
Net 37 "/i.MX233/LCD_D3" "LCD_D3"
 U1 F1
 P2 32
Net 38 "/i.MX233/LCD_D1" "LCD_D1"
 U1 E2
 P2 36
Net 43 "/i.MX233/LCD_HSYNC" "LCD_HSYNC"
 P2 17
 U1 J2
Net 44 "/i.MX233/LCD_CS" "LCD_CS"
 U1 H4
 P2 40
Net 45 "/i.MX233/LCD_D17" "LCD_D17"
 P2 23
 U1 E1
Net 46 "/i.MX233/LCD_D16" "LCD_D16"
 P2 25
 U1 E3
Net 47 "/i.MX233/LCD_D8" "LCD_D8"
 U1 H2
 P2 22
Net 48 "/i.MX233/LCD_D11" "LCD_D11"
 U1 G4
 P2 35
Net 52 "/i.MX233/GPMI_CLE" "GPMI_CLE"
 U1 K3
 P1 10
Net 53 "/i.MX233/GPMI_CE2N" "GPMI_CE2N"
 P1 8
 U1 K5
Net 54 "/i.MX233/GPMI_CE1N" "GPMI_CE1N"
 P1 6
 U1 F8
Net 55 "/i.MX233/GPMI_CE0N" "GPMI_CE0N"
 P1 4
 U1 G8
Net 56 "/i.MX233/LCD_D9" "LCD_D9"
 U1 H3
 P2 39
Net 57 "/i.MX233/LCD_D14" "LCD_D14"
 P2 29
 U1 F2
Net 58 "/i.MX233/LCD_D0" "LCD_D0"
 P2 38
 U1 D3
Net 72 "" ""
 C11 1
 C13 1
 C14 1
 C12 1
Net 73 "" ""
 C17 1
 C18 1
Net 74 "" ""
 C16 1
 C15 1
Net 76 "" ""
 C7 1
 C10 1
 C9 1
 C8 1
Net 77 "GND" "GND"
 U2 6
 U2 48
 U2 66
 U1 E9
 U1 C8
 U1 J9
 J1 6
 C26 2
 C25 2
 C24 2
 U1 J7
 U1 A2
 C23 2
 U2 52
 U1 D6
 C30 2
 U1 D4
 C28 2
 U2 64
 C29 2
 C27 2
 C22 2
 U2 34
 C2 2
 C5 2
 C1 2
 C6 2
 C19 2
 C20 2
 C21 2
 U2 12
 C14 2
 C10 2
 C7 2
 C9 2
 C8 2
 C12 2
 C13 2
 C11 2
 U2 58
 C15 2
 C16 2
 C3 2
 C4 2
 C18 2
 C17 2
Net 79 "" ""
 C20 1
 C21 1
Net 80 "GNDPWR" "GNDPWR"
 J2 5
 J1 CASE
 J3 5
Net 81 "" ""
 C6 1
 C2 1
 C5 1
 C3 1
 C4 1
 C1 1
Net 83 "/i.MX233/SSPI_SCK" "SSPI_SCK"
 J1 5
 U1 D12
Net 99 "/i.MX233/SSPI_DATA0" "SSPI_DATA0"
 U1 G9
 J1 7
Net 100 "/i.MX233/SSPI_DATA1" "SSPI_DATA1"
 U1 F9
 J1 8
Net 112 "/i.MX233/SSPI_DATA2" "SSPI_DATA2"
 J1 1
 U1 F10
Net 113 "/i.MX233/SSPI_DATA3" "SSPI_DATA3"
 J1 2
 U1 E10
Net 118 "/i.MX233/SSPI_CMD" "SSPI_CMD"
 U1 H9
 J1 3
Net 124 "/i.MX233/GPMI_D11" "GPMI_D11"
 U1 N1
 P1 23
Net 125 "/i.MX233/GPMI_D07" "GPMI_D07"
 P1 15
 U1 M1
Net 126 "/i.MX233/GPMI_D01" "GPMI_D01"
 U1 L1
 P1 3
Net 127 "/i.MX233/LCD_DOTCK" "LCD_DOTCK"
 U1 K1
 P2 21
Net 128 "/i.MX233/LCD_VSYNC" "LCD_VSYNC"
 U1 J1
 P2 11
Net 136 "/i.MX233/DMb" "DMb"
 J3 2
 IC1 8
Net 137 "/i.MX233/USB_DP" "USB_DP"
 U1 B2
 IC1 4
Net 138 "/i.MX233/USB_DM" "USB_DM"
 U1 A1
 IC1 6
Net 147 "/i.MX233/GPMI_D10" "GPMI_D10"
 P1 21
 U1 M5
Net 148 "/i.MX233/GPMI_D04" "GPMI_D04"
 U1 L5
 P1 9
Net 149 "/i.MX233/LCD_RESET" "LCD_RESET"
 P2 15
 U1 J5
Net 150 "/i.MX233/LCD_ENABLE" "LCD_ENABLE"
 U1 H5
 P2 19
Net 164 "/i.MX233/LCD_RS" "LCD_RS"
 P2 13
 U1 J3
Net 169 "/i.MX233/GPMI_D12" "GPMI_D12"
 P1 25
 U1 N2
Net 170 "/i.MX233/GPMI_D06" "GPMI_D06"
 P1 13
 U1 M2
Net 171 "/i.MX233/GPMI_D02" "GPMI_D02"
 P1 5
 U1 L2
Net 172 "/i.MX233/GPMI_D00" "GPMI_D00"
 U1 K2
 P1 1
Net 176 "/i.MX233/GPMI_D14" "GPMI_D14"
 U1 N4
 P1 29
Net 177 "/i.MX233/GPMI_D09" "GPMI_D09"
 U1 M4
 P1 19
Net 178 "/i.MX233/GPMI_D05" "GPMI_D05"
 U1 L4
 P1 11
Net 179 "/i.MX233/GPMI_ALE" "GPMI_ALE"
 P1 2
 U1 K4
Net 180 "/i.MX233/LCD_WR" "LCD_WR"
 P2 9
 U1 J4
Net 184 "/i.MX233/GPMI_D13" "GPMI_D13"
 P1 27
 U1 N3
Net 185 "/i.MX233/GPMI_D08" "GPMI_D08"
 P1 17
 U1 M3
Net 186 "/i.MX233/GPMI_D03" "GPMI_D03"
 U1 L3
 P1 7
Net 187 "/i.MX233/DPb" "DPb"
 J3 3
 IC1 2
Net 188 "/i.MX233/DPa" "DPa"
 J2 3
 IC1 3
Net 189 "/i.MX233/DMa" "DMa"
 J2 2
 IC1 7
Net 190 "/DDR/R_DDR_A8" "R_DDR_A8"
 RP3 8
 U2 39
Net 191 "/DDR/R_DDR_A10" "R_DDR_A10"
 RP3 6
 U2 28
Net 192 "/DDR/R_DDR_A9" "R_DDR_A9"
 RP3 7
 U2 40
Net 193 "/DDR/R_DDR_A4" "R_DDR_A4"
 U2 35
 RP2 8
Net 194 "/DDR/R_DDR_A5" "R_DDR_A5"
 RP2 7
 U2 36
Net 195 "/DDR/R_DDR_A7" "R_DDR_A7"
 U2 38
 RP2 5
Net 196 "/DDR/R_DDR_A6" "R_DDR_A6"
 RP2 6
 U2 37
Net 197 "/DDR/R_DDR_A2" "R_DDR_A2"
 U2 31
 RP1 6
Net 198 "/DDR/R_DDR_A3" "R_DDR_A3"
 RP1 5
 U2 32
Net 199 "/DDR/R_DDR_A1" "R_DDR_A1"
 U2 30
 RP1 7
Net 200 "/DDR/R_DDR_A0" "R_DDR_A0"
 U2 29
 RP1 8
Net 204 "/DDR/R_DDR_A11" "R_DDR_A11"
 U2 41
 RP3 5
Net 205 "" ""
 C30 1
 C27 1
 C23 1
 C24 1
 C25 1
 C26 1
 C29 1
 C28 1
 C22 1
Net 206 "" ""
 U2 33
 U2 15
 U2 61
 U2 9
 U2 1
 U2 55
 U2 3
 U2 18
Net 242 "/DDR/DDR_DQ3" "DDR_DQ3"
 U2 7
 U1 N10
Net 243 "/DDR/DDR_DQ2" "DDR_DQ2"
 U1 N11
 U2 5
Net 244 "/DDR/DDR_DQ1" "DDR_DQ1"
 U1 M10
 U2 4
Net 245 "/i.MX233/DDR_DQ0" "DDR_DQ0"
 U1 K10
 U2 2
Net 247 "/i.MX233/DDR_A11" "DDR_A11"
 RP3 4
 U1 H10
Net 248 "/i.MX233/DDR_A10" "DDR_A10"
 RP3 3
 U1 J12
Net 249 "/DDR/DDR_A9" "DDR_A9"
 RP3 2
 U1 F13
Net 250 "/i.MX233/DDR_A8" "DDR_A8"
 U1 G13
 RP3 1
Net 251 "/DDR/DDR_A7" "DDR_A7"
 U1 G11
 RP2 4
Net 252 "/DDR/DDR_A6" "DDR_A6"
 RP2 3
 U1 F12
Net 253 "/DDR/DDR_A5" "DDR_A5"
 U1 G12
 RP2 2
Net 254 "/i.MX233/DDR_A4" "DDR_A4"
 U1 G10
 RP2 1
Net 255 "/i.MX233/DDR_A3" "DDR_A3"
 RP1 4
 U1 K11
Net 256 "/i.MX233/DDR_A2" "DDR_A2"
 U1 J13
 RP1 3
Net 257 "/i.MX233/DDR_A1" "DDR_A1"
 RP1 2
 U1 K12
Net 258 "/DDR/DDR_A0" "DDR_A0"
 U1 K13
 RP1 1
Net 259 "/DDR/DDR_DQ15" "DDR_DQ15"
 U1 M7
 U2 65
Net 260 "/DDR/DDR_DQ14" "DDR_DQ14"
 U1 N7
 U2 63
Net 261 "/DDR/DDR_DQ13" "DDR_DQ13"
 U2 62
 U1 K6
Net 262 "/DDR/DDR_DQ12" "DDR_DQ12"
 U2 60
 U1 L7
Net 263 "/DDR/DDR_DQ11" "DDR_DQ11"
 U1 K7
 U2 59
Net 264 "/DDR/DDR_DQ10" "DDR_DQ10"
 U1 M8
 U2 57
Net 265 "/DDR/DDR_DQ9" "DDR_DQ9"
 U1 N8
 U2 56
Net 266 "/DDR/DDR_DQ8" "DDR_DQ8"
 U2 54
 U1 N9
Net 267 "/i.MX233/DDR_DQ7" "DDR_DQ7"
 U2 13
 U1 L9
Net 268 "/DDR/DDR_DQ6" "DDR_DQ6"
 U1 L11
 U2 11
Net 269 "/DDR/DDR_DQ5" "DDR_DQ5"
 U2 10
 U1 K9
Net 270 "/i.MX233/DDR_DQ4" "DDR_DQ4"
 U1 M11
 U2 8
}
#End
