#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 24 16:53:19 2021
# Process ID: 21108
# Current directory: C:/Users/seanj/Documents/Kent_0/Kent_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6424 C:\Users\seanj\Documents\Kent_0\Kent_0\Kent_0.xpr
# Log file: C:/Users/seanj/Documents/Kent_0/Kent_0/vivado.log
# Journal file: C:/Users/seanj/Documents/Kent_0/Kent_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips random_access_memory]
generate_target all [get_files  C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'random_access_memory'...
catch { config_ip_cache -export [get_ips -all random_access_memory] }
export_ip_user_files -of_objects [get_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -no_script -sync -force -quiet
reset_run random_access_memory_synth_1
launch_runs -jobs 10 random_access_memory_synth_1
[Tue Aug 24 17:00:40 2021] Launched random_access_memory_synth_1...
Run output will be captured here: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.runs/random_access_memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top random_access_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/sim/random_access_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:30]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:31]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:34]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:40]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 31 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:41]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 32 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:42]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:43]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:44]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.random_access_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "random_access_memory_tb_behav -key {Behavioral:sim_1:Functional:random_access_memory_tb} -tclbatch {random_access_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source random_access_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module random_access_memory_tb.random_access_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 30 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'random_access_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 959.836 ; gain = 6.469
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {true}] [get_ips random_access_memory]
generate_target all [get_files  C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'random_access_memory'...
catch { config_ip_cache -export [get_ips -all random_access_memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP random_access_memory, cache-ID = cb6734ec2f328ee6; cache size = 0.231 MB.
catch { [ delete_ip_run [get_ips -all random_access_memory] ] }
INFO: [Project 1-386] Moving file 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci' from fileset 'random_access_memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci'
export_simulation -of_objects [get_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top central_processing_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -no_script -reset -force -quiet
remove_files  C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_memory -dir c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_memory} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips data_memory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'data_memory' to 'data_memory' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
generate_target all [get_files  c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci]
launch_runs -jobs 10 data_memory_synth_1
[Tue Aug 24 17:34:55 2021] Launched data_memory_synth_1...
Run output will be captured here: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.runs/data_memory_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top random_access_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:30]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:31]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:34]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:40]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 31 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:41]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 32 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:42]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:43]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:44]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'ena' is not connected on this instance [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "random_access_memory_tb_behav -key {Behavioral:sim_1:Functional:random_access_memory_tb} -tclbatch {random_access_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source random_access_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module random_access_memory_tb.dut.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 30 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'random_access_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 968.652 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips data_memory]
generate_target all [get_files  c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP data_memory, cache-ID = cb6734ec2f328ee6; cache size = 0.347 MB.
catch { [ delete_ip_run [get_ips -all data_memory] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.runs/data_memory_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci' from fileset 'data_memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci'
export_simulation -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/data_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module random_access_memory_tb.dut.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 30 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 75
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.316 ; gain = 0.000
set_property top central_processing_unit [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top central_processing_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol data_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:20]
INFO: [VRFC 10-2458] undeclared symbol data_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol data_memory_data_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:22]
INFO: [VRFC 10-2458] undeclared symbol data_memory_we, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:23]
INFO: [VRFC 10-2458] undeclared symbol r_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_3, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_4, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_5, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_6, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_7, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:34]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:35]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:36]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:37]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:48]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:49]
WARNING: [VRFC 10-2938] 'ir' is already implicitly declared on line 18 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:50]
WARNING: [VRFC 10-2938] 'pc' is already implicitly declared on line 19 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:51]
WARNING: [VRFC 10-2938] 'data_0' is already implicitly declared on line 20 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:52]
WARNING: [VRFC 10-2938] 'data_1' is already implicitly declared on line 21 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:53]
WARNING: [VRFC 10-2938] 'data_memory_data_2' is already implicitly declared on line 22 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:54]
WARNING: [VRFC 10-2938] 'data_memory_we' is already implicitly declared on line 23 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:55]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:58]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 35 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:59]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 36 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:60]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 37 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:61]
WARNING: [VRFC 10-2938] 'r_0' is already implicitly declared on line 25 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:69]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" Line 4. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" Line 4. Module decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" Line 4. Module mux_4_to_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mux_4_to_1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.central_processing_unit
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.central_processing_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot central_processing_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "central_processing_unit_tb_behav -key {Behavioral:sim_1:Functional:central_processing_unit_tb} -tclbatch {central_processing_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source central_processing_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module central_processing_unit_tb.data_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Loading ROM.
pc: 00
ir: 0205
pc: 01
ir: 0102
pc: 02
ir: 0021
pc: 02
ir: 0021
pc: 02
ir: 0021
pc: 02
ir: 0021
pc: 02
ir: 0021
pc: 02
ir: 0021
pc: 02
ir: 0021
pc: 02
ir: 0021
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'central_processing_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.316 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name program_memory -dir c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {program_memory} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips program_memory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'program_memory' to 'program_memory' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'program_memory'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'program_memory'...
catch { config_ip_cache -export [get_ips -all program_memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP program_memory, cache-ID = cb6734ec2f328ee6; cache size = 0.347 MB.
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci'
export_simulation -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/seanj/Documents/Kent_0/assembler/t_0.coe' provided. It will be converted relative to IP Instance files '../../../../../assembler/t_0.coe'
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/seanj/Documents/Kent_0/assembler/t_0.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips program_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/seanj/Documents/Kent_0/assembler/t_0.coe' provided. It will be converted relative to IP Instance files '../../../../../assembler/t_0.coe'
generate_target all [get_files  c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'program_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'program_memory'...
catch { config_ip_cache -export [get_ips -all program_memory] }
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci]
launch_runs -jobs 10 program_memory_synth_1
[Tue Aug 24 17:51:59 2021] Launched program_memory_synth_1...
Run output will be captured here: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.runs/program_memory_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/program_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/t_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/program_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "central_processing_unit_tb_behav -key {Behavioral:sim_1:Functional:central_processing_unit_tb} -tclbatch {central_processing_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source central_processing_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module central_processing_unit_tb.data_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Loading ROM.
pc: 00
ir: 0205
pc: 01
ir: 0309
pc: 02
ir: 040d
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'central_processing_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.238 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/t_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/program_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/sim/program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol data_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:20]
INFO: [VRFC 10-2458] undeclared symbol data_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol data_memory_data_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:22]
INFO: [VRFC 10-2458] undeclared symbol data_memory_we, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:23]
INFO: [VRFC 10-2458] undeclared symbol r_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_3, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_4, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_5, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_6, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_7, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:34]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:35]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:36]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:37]
INFO: [VRFC 10-2458] undeclared symbol ir_temp, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:47]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:58]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:59]
WARNING: [VRFC 10-2938] 'ir' is already implicitly declared on line 18 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:60]
WARNING: [VRFC 10-2938] 'pc' is already implicitly declared on line 19 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:61]
WARNING: [VRFC 10-2938] 'data_0' is already implicitly declared on line 20 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:62]
WARNING: [VRFC 10-2938] 'data_1' is already implicitly declared on line 21 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:63]
WARNING: [VRFC 10-2938] 'data_memory_data_2' is already implicitly declared on line 22 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:64]
WARNING: [VRFC 10-2938] 'data_memory_we' is already implicitly declared on line 23 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:65]
WARNING: [VRFC 10-2938] 'ir_temp' is already implicitly declared on line 47 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:67]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:70]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 35 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:71]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 36 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:72]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 37 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:73]
WARNING: [VRFC 10-2938] 'r_0' is already implicitly declared on line 25 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:81]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" Line 4. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" Line 4. Module decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" Line 4. Module mux_4_to_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mux_4_to_1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.central_processing_unit
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.program_memory
Compiling module xil_defaultlib.central_processing_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot central_processing_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module central_processing_unit_tb.data_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module central_processing_unit_tb.program_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Loading ROM.
pc: 00
ir: 0205
pc: 01
ir: 0309
pc: 02
ir: 040d
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 125
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1050.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/t_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/program_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module central_processing_unit_tb.data_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module central_processing_unit_tb.program_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Loading ROM.
pc: 00
ir: 0205
pc: 01
ir: 0309
pc: 02
ir: 040d
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
pc: 03
ir: 0021
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 125
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1050.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 24 17:59:16 2021...
