=====
SETUP
-2.931
10.153
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n257_s8
6.928
7.750
SPI_MCP3202/n303_s7
9.054
10.153
SPI_MCP3202/r_STATE_1_s1
10.153
=====
SETUP
-2.864
10.086
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n257_s8
6.928
7.750
SPI_MCP3202/n304_s6
9.054
10.086
SPI_MCP3202/r_STATE_0_s2
10.086
=====
SETUP
-2.864
10.086
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n257_s8
6.928
7.750
SPI_MCP3202/n257_s6
9.054
10.086
SPI_MCP3202/r_MOSI_s1
10.086
=====
SETUP
-1.701
8.922
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.065
SPI_MCP3202/sample_counter_0_s4
7.890
8.922
SPI_MCP3202/sample_counter_0_s1
8.922
=====
SETUP
-1.639
8.860
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n257_s8
6.928
7.750
SPI_MCP3202/r_CS_s14
7.761
8.860
SPI_MCP3202/r_CS_s12
8.860
=====
SETUP
-0.961
8.539
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.952
SPI_MCP3202/n290_s7
4.784
5.816
SPI_MCP3202/n290_s9
6.311
7.337
SPI_MCP3202/r_DATA_11_s0
8.539
=====
SETUP
-0.924
8.502
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.952
SPI_MCP3202/r_STATE_1_s6
5.269
6.330
SPI_MCP3202/r_STATE_1_s3
6.749
7.374
SPI_MCP3202/r_STATE_0_s2
8.502
=====
SETUP
-0.924
8.502
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.952
SPI_MCP3202/r_STATE_1_s6
5.269
6.330
SPI_MCP3202/r_STATE_1_s3
6.749
7.374
SPI_MCP3202/r_STATE_1_s1
8.502
=====
SETUP
-0.551
8.129
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.914
SPI_MCP3202/n292_s7
4.339
5.438
SPI_MCP3202/n298_s5
5.949
6.975
SPI_MCP3202/r_DATA_3_s0
8.129
=====
SETUP
-0.431
8.009
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.914
SPI_MCP3202/n292_s7
4.339
5.400
SPI_MCP3202/n292_s5
5.828
6.889
SPI_MCP3202/r_DATA_9_s0
8.009
=====
SETUP
-0.288
7.866
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_3_s0
7.866
=====
SETUP
-0.288
7.866
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_5_s0
7.866
=====
SETUP
-0.288
7.866
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_6_s0
7.866
=====
SETUP
-0.288
7.866
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_9_s0
7.866
=====
SETUP
-0.288
7.866
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_10_s0
7.866
=====
SETUP
-0.283
7.861
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_1_s0
7.861
=====
SETUP
-0.283
7.861
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_2_s0
7.861
=====
SETUP
-0.283
7.861
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_4_s0
7.861
=====
SETUP
-0.283
7.861
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_7_s0
7.861
=====
SETUP
-0.283
7.861
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_8_s0
7.861
=====
SETUP
-0.196
7.774
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.519
3.341
SPI_MCP3202/n32_s1
6.439
7.064
SPI_MCP3202/sample_counter_11_s0
7.774
=====
SETUP
-0.113
7.691
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.914
SPI_MCP3202/n292_s7
4.339
5.438
SPI_MCP3202/n299_s5
6.280
6.905
SPI_MCP3202/r_DATA_2_s0
7.691
=====
SETUP
-0.095
7.673
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.952
SPI_MCP3202/n290_s7
4.784
5.816
SPI_MCP3202/n291_s5
6.311
7.337
SPI_MCP3202/r_DATA_10_s0
7.673
=====
SETUP
-0.094
7.672
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.914
SPI_MCP3202/n292_s7
4.339
5.438
SPI_MCP3202/n294_s5
6.274
7.335
SPI_MCP3202/r_DATA_7_s0
7.672
=====
SETUP
-0.059
7.637
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n302_s10
2.853
3.914
SPI_MCP3202/n292_s7
4.339
5.438
SPI_MCP3202/n293_s5
6.274
7.300
SPI_MCP3202/r_DATA_8_s0
7.637
=====
HOLD
-0.685
0.374
1.059
n430_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.062
1.121
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.121
=====
HOLD
0.065
1.124
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.124
=====
HOLD
0.065
1.124
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.124
=====
HOLD
0.065
1.124
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.124
=====
HOLD
0.069
1.128
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.128
=====
HOLD
0.080
1.139
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.139
=====
HOLD
0.082
1.140
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.140
=====
HOLD
0.082
1.140
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.140
=====
HOLD
0.098
1.157
1.059
csrn_108_r_s0
0.185
0.518
n258_s2
0.785
1.157
CpuReq_s0
1.157
=====
HOLD
0.110
1.169
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.169
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.344
1.403
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.403
=====
HOLD
0.345
1.404
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.404
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.408
2.210
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.210
=====
HOLD
0.408
2.210
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
2.210
=====
HOLD
0.408
2.210
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
2.210
=====
HOLD
0.423
1.482
1.059
csrn_108_r_s0
0.185
0.518
CpuDbo_7_s4
0.756
1.482
io_state_r_s5
1.482
=====
HOLD
0.433
1.492
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.492
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_13_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_4_s
1.594
