Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Reading design: experiment6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "experiment6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "experiment6"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : experiment6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/John/Documents/PHYS301_Xilinx/Lab6_Experiment5_Chris/Exp5/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/John/Documents/PHYS301_Xilinx/Lab7/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/John/Documents/PHYS301_Xilinx/Lab7/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/John/Documents/PHYS301_Xilinx/Lab7/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling verilog file "shiftreg4.vf" in library work
Compiling verilog file "experiment6.vf" in library work
Module <shiftreg4> compiled
Module <shiftreg4_MUSER_experiment6> compiled
Module <experiment6> compiled
No errors in compilation
Analysis of file <"experiment6.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <experiment6> in library <work>.

Analyzing hierarchy for module <shiftreg4_MUSER_experiment6> in library <work>.

Analyzing hierarchy for entity <mux4ssd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ssd_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dcm_50m> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <sel_strobeb> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <experiment6>.
WARNING:Xst:852 - "experiment6.vf" line 76: Unconnected input port 'hexA' of instance 'XLXI_4' is tied to GND.
WARNING:Xst:852 - "experiment6.vf" line 76: Unconnected input port 'hexB' of instance 'XLXI_4' is tied to GND.
WARNING:Xst:852 - "experiment6.vf" line 76: Unconnected input port 'hexC' of instance 'XLXI_4' is tied to GND.
Module <experiment6> is correct for synthesis.
 
Analyzing module <shiftreg4_MUSER_experiment6> in library <work>.
Module <shiftreg4_MUSER_experiment6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <shiftreg4_MUSER_experiment6>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <shiftreg4_MUSER_experiment6>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <shiftreg4_MUSER_experiment6>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <shiftreg4_MUSER_experiment6>.
Analyzing Entity <mux4ssd> in library <work> (Architecture <behavioral>).
Entity <mux4ssd> analyzed. Unit <mux4ssd> generated.

Analyzing Entity <ssd_1dig> in library <work> (Architecture <behavioral>).
Entity <ssd_1dig> analyzed. Unit <ssd_1dig> generated.

Analyzing generic Entity <dcm_50m> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25
Entity <dcm_50m> analyzed. Unit <dcm_50m> generated.

Analyzing Entity <sel_strobeb> in library <work> (Architecture <behavioral>).
Entity <sel_strobeb> analyzed. Unit <sel_strobeb> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux4ssd>.
    Related source file is "C:/Users/John/Documents/PHYS301_Xilinx/Lab7/mux4SSD.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <hexO>.
    Found 1-of-4 decoder for signal <anO>.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <mux4ssd> synthesized.


Synthesizing Unit <ssd_1dig>.
    Related source file is "C:/Users/John/Documents/PHYS301_Xilinx/Lab7/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ssd_1dig> synthesized.


Synthesizing Unit <dcm_50m>.
    Related source file is "C:/Users/John/Documents/PHYS301_Xilinx/Lab6_Experiment5_Chris/Exp5/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1>.
    Found 32-bit adder for signal <clk_1$addsub0000> created at line 121.
    Found 32-bit comparator greater for signal <clk_1$cmp_gt0000> created at line 122.
    Found 1-bit register for signal <clk_10k>.
    Found 1-bit register for signal <clk_1k>.
    Found 32-bit adder for signal <clk_1k$addsub0000> created at line 101.
    Found 32-bit comparator greater for signal <clk_1k$cmp_gt0000> created at line 102.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit adder for signal <clk_1m$addsub0000> created at line 61.
    Found 32-bit comparator greatequal for signal <clk_1m$cmp_ge0000> created at line 62.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$addsub0000> created at line 81.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 82.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit up counter for signal <cnt1M>.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <dcm_50m> synthesized.


Synthesizing Unit <sel_strobeb>.
    Related source file is "C:/Users/John/Documents/PHYS301_Xilinx/Lab7/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeb> synthesized.


Synthesizing Unit <shiftreg4_MUSER_experiment6>.
    Related source file is "experiment6.vf".
Unit <shiftreg4_MUSER_experiment6> synthesized.


Synthesizing Unit <experiment6>.
    Related source file is "experiment6.vf".
Unit <experiment6> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 6
 1-bit register                                        : 4
 2-bit register                                        : 2
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sel_strobeb>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <experiment6> ...

Optimizing unit <dcm_50m> ...
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_31> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_30> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_29> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_28> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_27> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_26> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_25> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_24> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_23> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_22> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_21> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_20> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_19> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_18> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_17> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_16> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_15> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_14> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_13> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_12> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_11> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_10> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_9> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_8> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_7> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_6> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_5> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_4> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_3> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_2> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_1> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/cnt10k_0> of sequential type is unconnected in block <experiment6>.
WARNING:Xst:2677 - Node <XLXI_7/clk_10k> of sequential type is unconnected in block <experiment6>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block experiment6, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : experiment6.ngr
Top Level Output File Name         : experiment6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 665
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 191
#      LUT2                        : 12
#      LUT3                        : 4
#      LUT4                        : 25
#      MUXCY                       : 221
#      VCC                         : 1
#      XORCY                       : 192
# FlipFlops/Latches                : 107
#      FD                          : 7
#      FDE                         : 3
#      FDR                         : 97
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      155  out of    960    16%  
 Number of Slice Flip Flops:            107  out of   1920     5%  
 Number of 4 input LUTs:                250  out of   1920    13%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_7/clk_1                       | NONE(XLXI_8/sel_1)     | 4     |
CLKin                              | BUFGP                  | 4     |
XLXI_7/clk_1m1                     | BUFG                   | 33    |
MCLK                               | BUFGP                  | 33    |
XLXI_7/clk_1k1                     | BUFG                   | 33    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.324ns (Maximum Frequency: 96.860MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 7.473ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_1'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_8/selx_0 (FF)
  Destination:       XLXI_8/sel_1 (FF)
  Source Clock:      XLXI_7/clk_1 rising
  Destination Clock: XLXI_7/clk_1 rising

  Data Path: XLXI_8/selx_0 to XLXI_8/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_8/selx_0 (XLXI_8/selx_0)
     LUT2:I0->O            1   0.704   0.000  XLXI_8/Mrom_sel_mux0001111 (XLXI_8/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_8/sel_1
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKin'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            XLXI_1/XLXI_3 (FF)
  Destination:       XLXI_1/XLXI_4 (FF)
  Source Clock:      CLKin rising
  Destination Clock: CLKin rising

  Data Path: XLXI_1/XLXI_3 to XLXI_1/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_3 (XLXN_26<2>)
     FD:D                      0.308          XLXI_1/XLXI_4
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_1m1'
  Clock period: 10.324ns (frequency: 96.860MHz)
  Total number of paths / destination ports: 19009 / 66
-------------------------------------------------------------------------
Delay:               10.324ns (Levels of Logic = 34)
  Source:            XLXI_7/cnt1k_1 (FF)
  Destination:       XLXI_7/cnt1k_31 (FF)
  Source Clock:      XLXI_7/clk_1m1 rising
  Destination Clock: XLXI_7/clk_1m1 rising

  Data Path: XLXI_7/cnt1k_1 to XLXI_7/cnt1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_7/cnt1k_1 (XLXI_7/cnt1k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<1>_rt (XLXI_7/Madd_clk_1k_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<1> (XLXI_7/Madd_clk_1k_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<2> (XLXI_7/Madd_clk_1k_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<3> (XLXI_7/Madd_clk_1k_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<4> (XLXI_7/Madd_clk_1k_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<5> (XLXI_7/Madd_clk_1k_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<6> (XLXI_7/Madd_clk_1k_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<7> (XLXI_7/Madd_clk_1k_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<8> (XLXI_7/Madd_clk_1k_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<9> (XLXI_7/Madd_clk_1k_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<10> (XLXI_7/Madd_clk_1k_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<11> (XLXI_7/Madd_clk_1k_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<12> (XLXI_7/Madd_clk_1k_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<13> (XLXI_7/Madd_clk_1k_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<14> (XLXI_7/Madd_clk_1k_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<15> (XLXI_7/Madd_clk_1k_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<16> (XLXI_7/Madd_clk_1k_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<17> (XLXI_7/Madd_clk_1k_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<18> (XLXI_7/Madd_clk_1k_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<19> (XLXI_7/Madd_clk_1k_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<20> (XLXI_7/Madd_clk_1k_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<21> (XLXI_7/Madd_clk_1k_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<22> (XLXI_7/Madd_clk_1k_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<23> (XLXI_7/Madd_clk_1k_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<24> (XLXI_7/Madd_clk_1k_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<25> (XLXI_7/Madd_clk_1k_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<26> (XLXI_7/Madd_clk_1k_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<27> (XLXI_7/Madd_clk_1k_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1k_addsub0000_cy<28> (XLXI_7/Madd_clk_1k_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_7/Madd_clk_1k_addsub0000_xor<29> (XLXI_7/clk_1k_addsub0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_7/Mcompar_clk_1k_cmp_gt0000_lut<10> (XLXI_7/Mcompar_clk_1k_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Mcompar_clk_1k_cmp_gt0000_cy<10> (XLXI_7/Mcompar_clk_1k_cmp_gt0000_cy<10>)
     MUXCY:CI->O           2   0.459   0.447  XLXI_7/Mcompar_clk_1k_cmp_gt0000_cy<11> (XLXI_7/Mcompar_clk_1k_cmp_gt0000_cy<11>)
     INV:I->O             32   0.704   1.262  XLXI_7/Mcompar_clk_1k_cmp_gt0000_cy<11>_inv_INV_0 (XLXI_7/clk_1k_cmp_gt0000)
     FDR:R                     0.911          XLXI_7/cnt1k_0
    ----------------------------------------
    Total                     10.324ns (7.398ns logic, 2.926ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK'
  Clock period: 9.046ns (frequency: 110.552MHz)
  Total number of paths / destination ports: 17953 / 66
-------------------------------------------------------------------------
Delay:               9.046ns (Levels of Logic = 33)
  Source:            XLXI_7/cnt1M_1 (FF)
  Destination:       XLXI_7/cnt1M_31 (FF)
  Source Clock:      MCLK rising
  Destination Clock: MCLK rising

  Data Path: XLXI_7/cnt1M_1 to XLXI_7/cnt1M_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_7/cnt1M_1 (XLXI_7/cnt1M_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<1>_rt (XLXI_7/Madd_clk_1m_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<1> (XLXI_7/Madd_clk_1m_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<2> (XLXI_7/Madd_clk_1m_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<3> (XLXI_7/Madd_clk_1m_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<4> (XLXI_7/Madd_clk_1m_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<5> (XLXI_7/Madd_clk_1m_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<6> (XLXI_7/Madd_clk_1m_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<7> (XLXI_7/Madd_clk_1m_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<8> (XLXI_7/Madd_clk_1m_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<9> (XLXI_7/Madd_clk_1m_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<10> (XLXI_7/Madd_clk_1m_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<11> (XLXI_7/Madd_clk_1m_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<12> (XLXI_7/Madd_clk_1m_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<13> (XLXI_7/Madd_clk_1m_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<14> (XLXI_7/Madd_clk_1m_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<15> (XLXI_7/Madd_clk_1m_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<16> (XLXI_7/Madd_clk_1m_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<17> (XLXI_7/Madd_clk_1m_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<18> (XLXI_7/Madd_clk_1m_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<19> (XLXI_7/Madd_clk_1m_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<20> (XLXI_7/Madd_clk_1m_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<21> (XLXI_7/Madd_clk_1m_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<22> (XLXI_7/Madd_clk_1m_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<23> (XLXI_7/Madd_clk_1m_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<24> (XLXI_7/Madd_clk_1m_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<25> (XLXI_7/Madd_clk_1m_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<26> (XLXI_7/Madd_clk_1m_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<27> (XLXI_7/Madd_clk_1m_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1m_addsub0000_cy<28> (XLXI_7/Madd_clk_1m_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_7/Madd_clk_1m_addsub0000_xor<29> (XLXI_7/clk_1m_addsub0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_7/Mcompar_clk_1m_cmp_ge0000_lut<9> (XLXI_7/Mcompar_clk_1m_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Mcompar_clk_1m_cmp_ge0000_cy<9> (XLXI_7/Mcompar_clk_1m_cmp_ge0000_cy<9>)
     MUXCY:CI->O          33   0.331   1.263  XLXI_7/Mcompar_clk_1m_cmp_ge0000_cy<10> (XLXI_7/clk_1m_cmp_ge0000)
     FDR:R                     0.911          XLXI_7/cnt1M_0
    ----------------------------------------
    Total                      9.046ns (6.566ns logic, 2.480ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_1k1'
  Clock period: 10.324ns (frequency: 96.860MHz)
  Total number of paths / destination ports: 19009 / 66
-------------------------------------------------------------------------
Delay:               10.324ns (Levels of Logic = 34)
  Source:            XLXI_7/cnt1_1 (FF)
  Destination:       XLXI_7/cnt1_31 (FF)
  Source Clock:      XLXI_7/clk_1k1 rising
  Destination Clock: XLXI_7/clk_1k1 rising

  Data Path: XLXI_7/cnt1_1 to XLXI_7/cnt1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_7/cnt1_1 (XLXI_7/cnt1_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<1>_rt (XLXI_7/Madd_clk_1_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<1> (XLXI_7/Madd_clk_1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<2> (XLXI_7/Madd_clk_1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<3> (XLXI_7/Madd_clk_1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<4> (XLXI_7/Madd_clk_1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<5> (XLXI_7/Madd_clk_1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<6> (XLXI_7/Madd_clk_1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<7> (XLXI_7/Madd_clk_1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<8> (XLXI_7/Madd_clk_1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<9> (XLXI_7/Madd_clk_1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<10> (XLXI_7/Madd_clk_1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<11> (XLXI_7/Madd_clk_1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<12> (XLXI_7/Madd_clk_1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<13> (XLXI_7/Madd_clk_1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<14> (XLXI_7/Madd_clk_1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<15> (XLXI_7/Madd_clk_1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<16> (XLXI_7/Madd_clk_1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<17> (XLXI_7/Madd_clk_1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<18> (XLXI_7/Madd_clk_1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<19> (XLXI_7/Madd_clk_1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<20> (XLXI_7/Madd_clk_1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<21> (XLXI_7/Madd_clk_1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<22> (XLXI_7/Madd_clk_1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<23> (XLXI_7/Madd_clk_1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<24> (XLXI_7/Madd_clk_1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<25> (XLXI_7/Madd_clk_1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<26> (XLXI_7/Madd_clk_1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<27> (XLXI_7/Madd_clk_1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Madd_clk_1_addsub0000_cy<28> (XLXI_7/Madd_clk_1_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_7/Madd_clk_1_addsub0000_xor<29> (XLXI_7/clk_1_addsub0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_7/Mcompar_clk_1_cmp_gt0000_lut<10> (XLXI_7/Mcompar_clk_1_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Mcompar_clk_1_cmp_gt0000_cy<10> (XLXI_7/Mcompar_clk_1_cmp_gt0000_cy<10>)
     MUXCY:CI->O           2   0.459   0.447  XLXI_7/Mcompar_clk_1_cmp_gt0000_cy<11> (XLXI_7/Mcompar_clk_1_cmp_gt0000_cy<11>)
     INV:I->O             32   0.704   1.262  XLXI_7/Mcompar_clk_1_cmp_gt0000_cy<11>_inv_INV_0 (XLXI_7/clk_1_cmp_gt0000)
     FDR:R                     0.911          XLXI_7/cnt1_0
    ----------------------------------------
    Total                     10.324ns (7.398ns logic, 2.926ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            Din (PAD)
  Destination:       XLXI_1/XLXI_1 (FF)
  Destination Clock: CLKin rising

  Data Path: Din to XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  Din_IBUF (Din_IBUF)
     FD:D                      0.308          XLXI_1/XLXI_1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKin'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              7.196ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_1 (FF)
  Destination:       ssdSegOut<5> (PAD)
  Source Clock:      CLKin rising

  Data Path: XLXI_1/XLXI_1 to ssdSegOut<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_1/XLXI_1 (XLXN_26<0>)
     LUT3:I0->O            7   0.704   0.883  XLXI_4/Mmux_hexO41 (XLXN_30<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_6/Mrom_hexD_rom000041 (ssdSegOut_2_OBUF)
     OBUF:I->O                 3.272          ssdSegOut_2_OBUF (ssdSegOut<2>)
    ----------------------------------------
    Total                      7.196ns (5.271ns logic, 1.925ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clk_1'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              7.473ns (Levels of Logic = 3)
  Source:            XLXI_8/sel_0 (FF)
  Destination:       ssdSegOut<6> (PAD)
  Source Clock:      XLXI_7/clk_1 rising

  Data Path: XLXI_8/sel_0 to ssdSegOut<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.899  XLXI_8/sel_0 (XLXI_8/sel_0)
     LUT3:I1->O            7   0.704   0.883  XLXI_4/Mmux_hexO41 (XLXN_30<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_6/Mrom_hexD_rom000041 (ssdSegOut_2_OBUF)
     OBUF:I->O                 3.272          ssdSegOut_2_OBUF (ssdSegOut<2>)
    ----------------------------------------
    Total                      7.473ns (5.271ns logic, 2.202ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.11 secs
 
--> 

Total memory usage is 343596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    2 (   0 filtered)

