[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO CTS-0049] Characterization buffer is: CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 2448.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           12          
[WARNING CTS-0043] 816 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 2448.
[INFO CTS-0047]     Number of keys in characterization LUT: 778.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 300 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 300.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0019]  Total number of sinks after clustering: 24.
[INFO CTS-0024]  Normalized sink region: [(1.42114, 0.881464), (13.3258, 12.5114)].
[INFO CTS-0025]     Width:  11.9046.
[INFO CTS-0026]     Height: 11.6299.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.9523 X 11.6299
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 24.
[INFO CTS-0018]     Created 27 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 27 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 12:5, 13:20..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 300
[INFO CTS-0100]  Leaf buffers 24
[INFO CTS-0101]  Average sink wire length 120.60 um
[INFO CTS-0102]  Path depth 3 - 3
