<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_auto_pc_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_cc_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_mux_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_mux_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_rst_clk_wiz_0_148M_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_rst_clk_wiz_0_148M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_rst_ps7_0_100M_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_clk_wiz_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_processing_system7_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xlslice_0_1_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_xlslice_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_Sketch_IP_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_Sketch_IP_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_vdma_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xlconcat_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xlslice_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_v_axi4s_vid_out_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xlconstant_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_smc_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_dwidth_converter_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_axis_dwidth_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_v_tc_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xlslice_0_2_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_xlslice_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xbar_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_dma_0_0_synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_auto_pc_0_synth_1"/>
		<Parent Id="system_auto_cc_0_synth_1"/>
		<Parent Id="system_mux_0_0_synth_1"/>
		<Parent Id="system_rst_clk_wiz_0_148M_0_synth_1"/>
		<Parent Id="system_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="system_clk_wiz_0_0_synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_xlslice_0_1_synth_1"/>
		<Parent Id="system_Sketch_IP_0_0_synth_1"/>
		<Parent Id="system_axi_vdma_0_0_synth_1"/>
		<Parent Id="system_xlconcat_0_0_synth_1"/>
		<Parent Id="system_xlslice_0_0_synth_1"/>
		<Parent Id="system_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="system_xlconstant_0_0_synth_1"/>
		<Parent Id="system_axi_smc_0_synth_1"/>
		<Parent Id="system_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="system_v_tc_0_0_synth_1"/>
		<Parent Id="system_xlslice_0_2_synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_axi_dma_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/GitCode/SketchSystem/imageProcessingSystem.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_auto_pc_0_synth_1"/>
		<Parent Id="system_auto_cc_0_synth_1"/>
		<Parent Id="system_mux_0_0_synth_1"/>
		<Parent Id="system_rst_clk_wiz_0_148M_0_synth_1"/>
		<Parent Id="system_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="system_clk_wiz_0_0_synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_xlslice_0_1_synth_1"/>
		<Parent Id="system_Sketch_IP_0_0_synth_1"/>
		<Parent Id="system_axi_vdma_0_0_synth_1"/>
		<Parent Id="system_xlconcat_0_0_synth_1"/>
		<Parent Id="system_xlslice_0_0_synth_1"/>
		<Parent Id="system_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="system_xlconstant_0_0_synth_1"/>
		<Parent Id="system_axi_smc_0_synth_1"/>
		<Parent Id="system_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="system_v_tc_0_0_synth_1"/>
		<Parent Id="system_xlslice_0_2_synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_axi_dma_0_0_synth_1"/>
	</Run>
</Runs>

