<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUTargetMachine.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUTargetMachine.cpp.html'>AMDGPUTargetMachine.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUTargetMachine.cpp - TargetMachine for hw codegen targets-----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// The AMDGPU target machine contains all of the hardware specific</i></td></tr>
<tr><th id="11">11</th><td><i>/// information  needed to emit code for R600 and SI GPUs.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUAliasAnalysis.h.html">"AMDGPUAliasAnalysis.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUCallLowering.h.html">"AMDGPUCallLowering.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUInstructionSelector.h.html">"AMDGPUInstructionSelector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="AMDGPULegalizerInfo.h.html">"AMDGPULegalizerInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="AMDGPUMacroFusion.h.html">"AMDGPUMacroFusion.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="AMDGPUTargetObjectFile.h.html">"AMDGPUTargetObjectFile.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="AMDGPUTargetTransformInfo.h.html">"AMDGPUTargetTransformInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="GCNIterativeScheduler.h.html">"GCNIterativeScheduler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="GCNSchedStrategy.h.html">"GCNSchedStrategy.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="R600MachineScheduler.h.html">"R600MachineScheduler.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="SIMachineScheduler.h.html">"SIMachineScheduler.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="TargetInfo/AMDGPUTargetInfo.h.html">"TargetInfo/AMDGPUTargetInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/IRTranslator.h.html">"llvm/CodeGen/GlobalISel/IRTranslator.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html">"llvm/CodeGen/GlobalISel/InstructionSelect.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Legalizer.h.html">"llvm/CodeGen/GlobalISel/Legalizer.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegBankSelect.h.html">"llvm/CodeGen/GlobalISel/RegBankSelect.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html">"llvm/CodeGen/MIRParser/MIParser.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/LegacyPassManager.h.html">"llvm/IR/LegacyPassManager.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html">"llvm/Target/TargetLoweringObjectFile.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Transforms/IPO.h.html">"llvm/Transforms/IPO.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Transforms/IPO/AlwaysInliner.h.html">"llvm/Transforms/IPO/AlwaysInliner.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html">"llvm/Transforms/IPO/PassManagerBuilder.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Transforms/Scalar.h.html">"llvm/Transforms/Scalar.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Transforms/Scalar/GVN.h.html">"llvm/Transforms/Scalar/GVN.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Transforms/Utils.h.html">"llvm/Transforms/Utils.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Transforms/Vectorize.h.html">"llvm/Transforms/Vectorize.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableR600StructurizeCFG" title='EnableR600StructurizeCFG' data-type='cl::opt&lt;bool&gt;' data-ref="EnableR600StructurizeCFG">EnableR600StructurizeCFG</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="57">57</th><td>  <q>"r600-ir-structurize"</q>,</td></tr>
<tr><th id="58">58</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use StructurizeCFG IR pass"</q>),</td></tr>
<tr><th id="59">59</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSROA" title='EnableSROA' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSROA">EnableSROA</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="62">62</th><td>  <q>"amdgpu-sroa"</q>,</td></tr>
<tr><th id="63">63</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Run SROA after promote alloca pass"</q>),</td></tr>
<tr><th id="64">64</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::ReallyHidden" title='llvm::cl::OptionHidden::ReallyHidden' data-ref="llvm::cl::OptionHidden::ReallyHidden">ReallyHidden</a>,</td></tr>
<tr><th id="65">65</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="68">68</th><td><dfn class="tu decl def" id="EnableEarlyIfConversion" title='EnableEarlyIfConversion' data-type='cl::opt&lt;bool&gt;' data-ref="EnableEarlyIfConversion">EnableEarlyIfConversion</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"amdgpu-early-ifcvt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="69">69</th><td>                        <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Run early if-conversion"</q>),</td></tr>
<tr><th id="70">70</th><td>                        <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="73">73</th><td><dfn class="tu decl def" id="OptExecMaskPreRA" title='OptExecMaskPreRA' data-type='cl::opt&lt;bool&gt;' data-ref="OptExecMaskPreRA">OptExecMaskPreRA</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"amdgpu-opt-exec-mask-pre-ra"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="74">74</th><td>            <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Run pre-RA exec mask optimizations"</q>),</td></tr>
<tr><th id="75">75</th><td>            <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableR600IfConvert" title='EnableR600IfConvert' data-type='cl::opt&lt;bool&gt;' data-ref="EnableR600IfConvert">EnableR600IfConvert</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="78">78</th><td>  <q>"r600-if-convert"</q>,</td></tr>
<tr><th id="79">79</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use if conversion pass"</q>),</td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::ReallyHidden" title='llvm::cl::OptionHidden::ReallyHidden' data-ref="llvm::cl::OptionHidden::ReallyHidden">ReallyHidden</a>,</td></tr>
<tr><th id="81">81</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i  data-doc="EnableLoadStoreVectorizer">// Option to disable vectorizer for tests.</i></td></tr>
<tr><th id="84">84</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableLoadStoreVectorizer" title='EnableLoadStoreVectorizer' data-type='cl::opt&lt;bool&gt;' data-ref="EnableLoadStoreVectorizer">EnableLoadStoreVectorizer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="85">85</th><td>  <q>"amdgpu-load-store-vectorizer"</q>,</td></tr>
<tr><th id="86">86</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable load store vectorizer"</q>),</td></tr>
<tr><th id="87">87</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="88">88</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i  data-doc="ScalarizeGlobal">// Option to control global loads scalarization</i></td></tr>
<tr><th id="91">91</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="ScalarizeGlobal" title='ScalarizeGlobal' data-type='cl::opt&lt;bool&gt;' data-ref="ScalarizeGlobal">ScalarizeGlobal</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="92">92</th><td>  <q>"amdgpu-scalarize-global-loads"</q>,</td></tr>
<tr><th id="93">93</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable global load scalarization"</q>),</td></tr>
<tr><th id="94">94</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="95">95</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i  data-doc="InternalizeSymbols">// Option to run internalize pass.</i></td></tr>
<tr><th id="98">98</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="InternalizeSymbols" title='InternalizeSymbols' data-type='cl::opt&lt;bool&gt;' data-ref="InternalizeSymbols">InternalizeSymbols</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="99">99</th><td>  <q>"amdgpu-internalize-symbols"</q>,</td></tr>
<tr><th id="100">100</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable elimination of non-kernel functions and unused globals"</q>),</td></tr>
<tr><th id="101">101</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="102">102</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i  data-doc="EarlyInlineAll">// Option to inline all early.</i></td></tr>
<tr><th id="105">105</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EarlyInlineAll" title='EarlyInlineAll' data-type='cl::opt&lt;bool&gt;' data-ref="EarlyInlineAll">EarlyInlineAll</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="106">106</th><td>  <q>"amdgpu-early-inline-all"</q>,</td></tr>
<tr><th id="107">107</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Inline all functions early"</q>),</td></tr>
<tr><th id="108">108</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="109">109</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSDWAPeephole" title='EnableSDWAPeephole' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSDWAPeephole">EnableSDWAPeephole</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="112">112</th><td>  <q>"amdgpu-sdwa-peephole"</q>,</td></tr>
<tr><th id="113">113</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable SDWA peepholer"</q>),</td></tr>
<tr><th id="114">114</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableDPPCombine" title='EnableDPPCombine' data-type='cl::opt&lt;bool&gt;' data-ref="EnableDPPCombine">EnableDPPCombine</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="117">117</th><td>  <q>"amdgpu-dpp-combine"</q>,</td></tr>
<tr><th id="118">118</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable DPP combiner"</q>),</td></tr>
<tr><th id="119">119</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i  data-doc="EnableAMDGPUAliasAnalysis">// Enable address space based alias analysis</i></td></tr>
<tr><th id="122">122</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableAMDGPUAliasAnalysis" title='EnableAMDGPUAliasAnalysis' data-type='cl::opt&lt;bool&gt;' data-ref="EnableAMDGPUAliasAnalysis">EnableAMDGPUAliasAnalysis</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-amdgpu-aa"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="123">123</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable AMDGPU Alias Analysis"</q>),</td></tr>
<tr><th id="124">124</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i  data-doc="LateCFGStructurize">// Option to run late CFG structurizer</i></td></tr>
<tr><th id="127">127</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>, <b>true</b>&gt; <dfn class="tu decl def" id="LateCFGStructurize" title='LateCFGStructurize' data-type='cl::opt&lt;bool, true&gt;' data-ref="LateCFGStructurize">LateCFGStructurize</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="128">128</th><td>  <q>"amdgpu-late-structurize"</q>,</td></tr>
<tr><th id="129">129</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable late CFG structurization"</q>),</td></tr>
<tr><th id="130">130</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl8locationERT_" title='llvm::cl::location' data-ref="_ZN4llvm2cl8locationERT_">location</a>(<span class='refarg'><a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG" title='llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG">EnableLateStructurizeCFG</a></span>),</td></tr>
<tr><th id="131">131</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>, <b>true</b>&gt; <dfn class="tu decl def" id="EnableAMDGPUFunctionCallsOpt" title='EnableAMDGPUFunctionCallsOpt' data-type='cl::opt&lt;bool, true&gt;' data-ref="EnableAMDGPUFunctionCallsOpt">EnableAMDGPUFunctionCallsOpt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="134">134</th><td>  <q>"amdgpu-function-calls"</q>,</td></tr>
<tr><th id="135">135</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable AMDGPU function call support"</q>),</td></tr>
<tr><th id="136">136</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl8locationERT_" title='llvm::cl::location' data-ref="_ZN4llvm2cl8locationERT_">location</a>(<span class='refarg'><a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFunctionCalls" title='llvm::AMDGPUTargetMachine::EnableFunctionCalls' data-ref="llvm::AMDGPUTargetMachine::EnableFunctionCalls">EnableFunctionCalls</a></span>),</td></tr>
<tr><th id="137">137</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="138">138</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i  data-doc="EnableLibCallSimplify">// Enable lib calls simplifications</i></td></tr>
<tr><th id="141">141</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableLibCallSimplify" title='EnableLibCallSimplify' data-type='cl::opt&lt;bool&gt;' data-ref="EnableLibCallSimplify">EnableLibCallSimplify</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="142">142</th><td>  <q>"amdgpu-simplify-libcall"</q>,</td></tr>
<tr><th id="143">143</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable amdgpu library simplifications"</q>),</td></tr>
<tr><th id="144">144</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="145">145</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableLowerKernelArguments" title='EnableLowerKernelArguments' data-type='cl::opt&lt;bool&gt;' data-ref="EnableLowerKernelArguments">EnableLowerKernelArguments</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="148">148</th><td>  <q>"amdgpu-ir-lower-kernel-arguments"</q>,</td></tr>
<tr><th id="149">149</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Lower kernel argument loads in IR pass"</q>),</td></tr>
<tr><th id="150">150</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="151">151</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableRegReassign" title='EnableRegReassign' data-type='cl::opt&lt;bool&gt;' data-ref="EnableRegReassign">EnableRegReassign</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="154">154</th><td>  <q>"amdgpu-reassign-regs"</q>,</td></tr>
<tr><th id="155">155</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable register reassign optimizations on gfx10+"</q>),</td></tr>
<tr><th id="156">156</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="157">157</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i  data-doc="EnableAtomicOptimizations">// Enable atomic optimization</i></td></tr>
<tr><th id="160">160</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableAtomicOptimizations" title='EnableAtomicOptimizations' data-type='cl::opt&lt;bool&gt;' data-ref="EnableAtomicOptimizations">EnableAtomicOptimizations</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="161">161</th><td>  <q>"amdgpu-atomic-optimizations"</q>,</td></tr>
<tr><th id="162">162</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable atomic optimizations"</q>),</td></tr>
<tr><th id="163">163</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="164">164</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i  data-doc="EnableSIModeRegisterPass">// Enable Mode register optimization</i></td></tr>
<tr><th id="167">167</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSIModeRegisterPass" title='EnableSIModeRegisterPass' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSIModeRegisterPass">EnableSIModeRegisterPass</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="168">168</th><td>  <q>"amdgpu-mode-register"</q>,</td></tr>
<tr><th id="169">169</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable mode register pass"</q>),</td></tr>
<tr><th id="170">170</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="171">171</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i  data-doc="EnableDCEInRA">// Option is used in lit tests to prevent deadcoding of patterns inspected.</i></td></tr>
<tr><th id="174">174</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="175">175</th><td><dfn class="tu decl def" id="EnableDCEInRA" title='EnableDCEInRA' data-type='cl::opt&lt;bool&gt;' data-ref="EnableDCEInRA">EnableDCEInRA</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"amdgpu-dce-in-ra"</q>,</td></tr>
<tr><th id="176">176</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="177">177</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable machine DCE inside regalloc"</q>));</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableScalarIRPasses" title='EnableScalarIRPasses' data-type='cl::opt&lt;bool&gt;' data-ref="EnableScalarIRPasses">EnableScalarIRPasses</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="180">180</th><td>  <q>"amdgpu-scalar-ir-passes"</q>,</td></tr>
<tr><th id="181">181</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable scalar IR passes"</q>),</td></tr>
<tr><th id="182">182</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="183">183</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeAMDGPUTarget" title='LLVMInitializeAMDGPUTarget' data-ref="LLVMInitializeAMDGPUTarget">LLVMInitializeAMDGPUTarget</dfn>() {</td></tr>
<tr><th id="186">186</th><td>  <i>// Register the target</i></td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterTargetMachine" title='llvm::RegisterTargetMachine' data-ref="llvm::RegisterTargetMachine">RegisterTargetMachine</a>&lt;<a class="type" href="AMDGPUTargetMachine.h.html#llvm::R600TargetMachine" title='llvm::R600TargetMachine' data-ref="llvm::R600TargetMachine">R600TargetMachine</a>&gt; <dfn class="local col9 decl" id="279X" title='X' data-type='RegisterTargetMachine&lt;llvm::R600TargetMachine&gt;' data-ref="279X">X</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE" title='llvm::RegisterTargetMachine::RegisterTargetMachine&lt;TargetMachineImpl&gt;' data-ref="_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm18getTheAMDGPUTargetEv" title='llvm::getTheAMDGPUTarget' data-ref="_ZN4llvm18getTheAMDGPUTargetEv">getTheAMDGPUTarget</a>());</td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterTargetMachine" title='llvm::RegisterTargetMachine' data-ref="llvm::RegisterTargetMachine">RegisterTargetMachine</a>&lt;<a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>&gt; <dfn class="local col0 decl" id="280Y" title='Y' data-type='RegisterTargetMachine&lt;llvm::GCNTargetMachine&gt;' data-ref="280Y">Y</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE" title='llvm::RegisterTargetMachine::RegisterTargetMachine&lt;TargetMachineImpl&gt;' data-ref="_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>());</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> *<dfn class="local col1 decl" id="281PR" title='PR' data-type='llvm::PassRegistry *' data-ref="281PR">PR</dfn> = <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>();</td></tr>
<tr><th id="191">191</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm33initializeR600ClauseMergePassPassERNS_12PassRegistryE" title='llvm::initializeR600ClauseMergePassPass' data-ref="_ZN4llvm33initializeR600ClauseMergePassPassERNS_12PassRegistryE">initializeR600ClauseMergePassPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="192">192</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm38initializeR600ControlFlowFinalizerPassERNS_12PassRegistryE" title='llvm::initializeR600ControlFlowFinalizerPass' data-ref="_ZN4llvm38initializeR600ControlFlowFinalizerPassERNS_12PassRegistryE">initializeR600ControlFlowFinalizerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="193">193</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm28initializeR600PacketizerPassERNS_12PassRegistryE" title='llvm::initializeR600PacketizerPass' data-ref="_ZN4llvm28initializeR600PacketizerPassERNS_12PassRegistryE">initializeR600PacketizerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="194">194</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm41initializeR600ExpandSpecialInstrsPassPassERNS_12PassRegistryE" title='llvm::initializeR600ExpandSpecialInstrsPassPass' data-ref="_ZN4llvm41initializeR600ExpandSpecialInstrsPassPassERNS_12PassRegistryE">initializeR600ExpandSpecialInstrsPassPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="195">195</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm33initializeR600VectorRegMergerPassERNS_12PassRegistryE" title='llvm::initializeR600VectorRegMergerPass' data-ref="_ZN4llvm33initializeR600VectorRegMergerPassERNS_12PassRegistryE">initializeR600VectorRegMergerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="196">196</th><td>  <a class="ref" href="../../../include/llvm/InitializePasses.h.html#_ZN4llvm20initializeGlobalISelERNS_12PassRegistryE" title='llvm::initializeGlobalISel' data-ref="_ZN4llvm20initializeGlobalISelERNS_12PassRegistryE">initializeGlobalISel</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="197">197</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm32initializeAMDGPUDAGToDAGISelPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUDAGToDAGISelPass' data-ref="_ZN4llvm32initializeAMDGPUDAGToDAGISelPassERNS_12PassRegistryE">initializeAMDGPUDAGToDAGISelPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="198">198</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm27initializeGCNDPPCombinePassERNS_12PassRegistryE" title='llvm::initializeGCNDPPCombinePass' data-ref="_ZN4llvm27initializeGCNDPPCombinePassERNS_12PassRegistryE">initializeGCNDPPCombinePass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="199">199</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE" title='llvm::initializeSILowerI1CopiesPass' data-ref="_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE">initializeSILowerI1CopiesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="200">200</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm29initializeSIFixSGPRCopiesPassERNS_12PassRegistryE" title='llvm::initializeSIFixSGPRCopiesPass' data-ref="_ZN4llvm29initializeSIFixSGPRCopiesPassERNS_12PassRegistryE">initializeSIFixSGPRCopiesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="201">201</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm29initializeSIFixVGPRCopiesPassERNS_12PassRegistryE" title='llvm::initializeSIFixVGPRCopiesPass' data-ref="_ZN4llvm29initializeSIFixVGPRCopiesPassERNS_12PassRegistryE">initializeSIFixVGPRCopiesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="202">202</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm31initializeSIFixupVectorISelPassERNS_12PassRegistryE" title='llvm::initializeSIFixupVectorISelPass' data-ref="_ZN4llvm31initializeSIFixupVectorISelPassERNS_12PassRegistryE">initializeSIFixupVectorISelPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="203">203</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm28initializeSIFoldOperandsPassERNS_12PassRegistryE" title='llvm::initializeSIFoldOperandsPass' data-ref="_ZN4llvm28initializeSIFoldOperandsPassERNS_12PassRegistryE">initializeSIFoldOperandsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="204">204</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm28initializeSIPeepholeSDWAPassERNS_12PassRegistryE" title='llvm::initializeSIPeepholeSDWAPass' data-ref="_ZN4llvm28initializeSIPeepholeSDWAPassERNS_12PassRegistryE">initializeSIPeepholeSDWAPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="205">205</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm34initializeSIShrinkInstructionsPassERNS_12PassRegistryE" title='llvm::initializeSIShrinkInstructionsPass' data-ref="_ZN4llvm34initializeSIShrinkInstructionsPassERNS_12PassRegistryE">initializeSIShrinkInstructionsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="206">206</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE" title='llvm::initializeSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPreRAPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="207">207</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm34initializeSILoadStoreOptimizerPassERNS_12PassRegistryE" title='llvm::initializeSILoadStoreOptimizerPass' data-ref="_ZN4llvm34initializeSILoadStoreOptimizerPassERNS_12PassRegistryE">initializeSILoadStoreOptimizerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="208">208</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm39initializeAMDGPUFixFunctionBitcastsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUFixFunctionBitcastsPass' data-ref="_ZN4llvm39initializeAMDGPUFixFunctionBitcastsPassERNS_12PassRegistryE">initializeAMDGPUFixFunctionBitcastsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="209">209</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm32initializeAMDGPUAlwaysInlinePassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAlwaysInlinePass' data-ref="_ZN4llvm32initializeAMDGPUAlwaysInlinePassERNS_12PassRegistryE">initializeAMDGPUAlwaysInlinePass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="210">210</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm42initializeAMDGPUAnnotateKernelFeaturesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAnnotateKernelFeaturesPass' data-ref="_ZN4llvm42initializeAMDGPUAnnotateKernelFeaturesPassERNS_12PassRegistryE">initializeAMDGPUAnnotateKernelFeaturesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="211">211</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm41initializeAMDGPUAnnotateUniformValuesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAnnotateUniformValuesPass' data-ref="_ZN4llvm41initializeAMDGPUAnnotateUniformValuesPassERNS_12PassRegistryE">initializeAMDGPUAnnotateUniformValuesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="212">212</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm37initializeAMDGPUArgumentUsageInfoPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUArgumentUsageInfoPass' data-ref="_ZN4llvm37initializeAMDGPUArgumentUsageInfoPassERNS_12PassRegistryE">initializeAMDGPUArgumentUsageInfoPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="213">213</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm35initializeAMDGPUAtomicOptimizerPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAtomicOptimizerPass' data-ref="_ZN4llvm35initializeAMDGPUAtomicOptimizerPassERNS_12PassRegistryE">initializeAMDGPUAtomicOptimizerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="214">214</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm40initializeAMDGPULowerKernelArgumentsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPULowerKernelArgumentsPass' data-ref="_ZN4llvm40initializeAMDGPULowerKernelArgumentsPassERNS_12PassRegistryE">initializeAMDGPULowerKernelArgumentsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="215">215</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm41initializeAMDGPULowerKernelAttributesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPULowerKernelAttributesPass' data-ref="_ZN4llvm41initializeAMDGPULowerKernelAttributesPassERNS_12PassRegistryE">initializeAMDGPULowerKernelAttributesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="216">216</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm35initializeAMDGPULowerIntrinsicsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPULowerIntrinsicsPass' data-ref="_ZN4llvm35initializeAMDGPULowerIntrinsicsPassERNS_12PassRegistryE">initializeAMDGPULowerIntrinsicsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="217">217</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm47initializeAMDGPUOpenCLEnqueuedBlockLoweringPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUOpenCLEnqueuedBlockLoweringPass' data-ref="_ZN4llvm47initializeAMDGPUOpenCLEnqueuedBlockLoweringPassERNS_12PassRegistryE">initializeAMDGPUOpenCLEnqueuedBlockLoweringPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="218">218</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm33initializeAMDGPUPromoteAllocaPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUPromoteAllocaPass' data-ref="_ZN4llvm33initializeAMDGPUPromoteAllocaPassERNS_12PassRegistryE">initializeAMDGPUPromoteAllocaPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="219">219</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm34initializeAMDGPUCodeGenPreparePassERNS_12PassRegistryE" title='llvm::initializeAMDGPUCodeGenPreparePass' data-ref="_ZN4llvm34initializeAMDGPUCodeGenPreparePassERNS_12PassRegistryE">initializeAMDGPUCodeGenPreparePass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="220">220</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm39initializeAMDGPURewriteOutArgumentsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPURewriteOutArgumentsPass' data-ref="_ZN4llvm39initializeAMDGPURewriteOutArgumentsPassERNS_12PassRegistryE">initializeAMDGPURewriteOutArgumentsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="221">221</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm33initializeAMDGPUUnifyMetadataPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUUnifyMetadataPass' data-ref="_ZN4llvm33initializeAMDGPUUnifyMetadataPassERNS_12PassRegistryE">initializeAMDGPUUnifyMetadataPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="222">222</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm35initializeSIAnnotateControlFlowPassERNS_12PassRegistryE" title='llvm::initializeSIAnnotateControlFlowPass' data-ref="_ZN4llvm35initializeSIAnnotateControlFlowPassERNS_12PassRegistryE">initializeSIAnnotateControlFlowPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="223">223</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm30initializeSIInsertWaitcntsPassERNS_12PassRegistryE" title='llvm::initializeSIInsertWaitcntsPass' data-ref="_ZN4llvm30initializeSIInsertWaitcntsPassERNS_12PassRegistryE">initializeSIInsertWaitcntsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="224">224</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm28initializeSIModeRegisterPassERNS_12PassRegistryE" title='llvm::initializeSIModeRegisterPass' data-ref="_ZN4llvm28initializeSIModeRegisterPassERNS_12PassRegistryE">initializeSIModeRegisterPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="225">225</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm29initializeSIWholeQuadModePassERNS_12PassRegistryE" title='llvm::initializeSIWholeQuadModePass' data-ref="_ZN4llvm29initializeSIWholeQuadModePassERNS_12PassRegistryE">initializeSIWholeQuadModePass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="226">226</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm32initializeSILowerControlFlowPassERNS_12PassRegistryE" title='llvm::initializeSILowerControlFlowPass' data-ref="_ZN4llvm32initializeSILowerControlFlowPassERNS_12PassRegistryE">initializeSILowerControlFlowPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="227">227</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm27initializeSIInsertSkipsPassERNS_12PassRegistryE" title='llvm::initializeSIInsertSkipsPass' data-ref="_ZN4llvm27initializeSIInsertSkipsPassERNS_12PassRegistryE">initializeSIInsertSkipsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="228">228</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm31initializeSIMemoryLegalizerPassERNS_12PassRegistryE" title='llvm::initializeSIMemoryLegalizerPass' data-ref="_ZN4llvm31initializeSIMemoryLegalizerPassERNS_12PassRegistryE">initializeSIMemoryLegalizerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="229">229</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm35initializeSIOptimizeExecMaskingPassERNS_12PassRegistryE" title='llvm::initializeSIOptimizeExecMaskingPass' data-ref="_ZN4llvm35initializeSIOptimizeExecMaskingPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="230">230</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm34initializeSIPreAllocateWWMRegsPassERNS_12PassRegistryE" title='llvm::initializeSIPreAllocateWWMRegsPass' data-ref="_ZN4llvm34initializeSIPreAllocateWWMRegsPassERNS_12PassRegistryE">initializeSIPreAllocateWWMRegsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="231">231</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm33initializeSIFormMemoryClausesPassERNS_12PassRegistryE" title='llvm::initializeSIFormMemoryClausesPass' data-ref="_ZN4llvm33initializeSIFormMemoryClausesPassERNS_12PassRegistryE">initializeSIFormMemoryClausesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="232">232</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm43initializeAMDGPUUnifyDivergentExitNodesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUUnifyDivergentExitNodesPass' data-ref="_ZN4llvm43initializeAMDGPUUnifyDivergentExitNodesPassERNS_12PassRegistryE">initializeAMDGPUUnifyDivergentExitNodesPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="233">233</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm33initializeAMDGPUAAWrapperPassPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAAWrapperPassPass' data-ref="_ZN4llvm33initializeAMDGPUAAWrapperPassPassERNS_12PassRegistryE">initializeAMDGPUAAWrapperPassPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="234">234</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm37initializeAMDGPUExternalAAWrapperPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUExternalAAWrapperPass' data-ref="_ZN4llvm37initializeAMDGPUExternalAAWrapperPassERNS_12PassRegistryE">initializeAMDGPUExternalAAWrapperPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="235">235</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm34initializeAMDGPUUseNativeCallsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUUseNativeCallsPass' data-ref="_ZN4llvm34initializeAMDGPUUseNativeCallsPassERNS_12PassRegistryE">initializeAMDGPUUseNativeCallsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="236">236</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm36initializeAMDGPUSimplifyLibCallsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUSimplifyLibCallsPass' data-ref="_ZN4llvm36initializeAMDGPUSimplifyLibCallsPassERNS_12PassRegistryE">initializeAMDGPUSimplifyLibCallsPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="237">237</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm27initializeAMDGPUInlinerPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUInlinerPass' data-ref="_ZN4llvm27initializeAMDGPUInlinerPassERNS_12PassRegistryE">initializeAMDGPUInlinerPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="238">238</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE" title='llvm::initializeGCNRegBankReassignPass' data-ref="_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE">initializeGCNRegBankReassignPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="239">239</th><td>  <a class="ref" href="AMDGPU.h.html#_ZN4llvm28initializeGCNNSAReassignPassERNS_12PassRegistryE" title='llvm::initializeGCNNSAReassignPass' data-ref="_ZN4llvm28initializeGCNNSAReassignPassERNS_12PassRegistryE">initializeGCNNSAReassignPass</a>(<span class='refarg'>*<a class="local col1 ref" href="#281PR" title='PR' data-ref="281PR">PR</a></span>);</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html#llvm::TargetLoweringObjectFile" title='llvm::TargetLoweringObjectFile' data-ref="llvm::TargetLoweringObjectFile">TargetLoweringObjectFile</a>&gt; <dfn class="tu decl def" id="_ZL10createTLOFRKN4llvm6TripleE" title='createTLOF' data-type='std::unique_ptr&lt;TargetLoweringObjectFile&gt; createTLOF(const llvm::Triple &amp; TT)' data-ref="_ZL10createTLOFRKN4llvm6TripleE">createTLOF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="282TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="282TT">TT</dfn>) {</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="AMDGPUTargetObjectFile.h.html#llvm::AMDGPUTargetObjectFile" title='llvm::AMDGPUTargetObjectFile' data-ref="llvm::AMDGPUTargetObjectFile">AMDGPUTargetObjectFile</a>&gt;();</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL26createR600MachineSchedulerPN4llvm19MachineSchedContextE" title='createR600MachineScheduler' data-type='llvm::ScheduleDAGInstrs * createR600MachineScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL26createR600MachineSchedulerPN4llvm19MachineSchedContextE">createR600MachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col3 decl" id="283C" title='C' data-type='llvm::MachineSchedContext *' data-ref="283C">C</dfn>) {</td></tr>
<tr><th id="247">247</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col3 ref" href="#283C" title='C' data-ref="283C">C</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>&gt;());</td></tr>
<tr><th id="248">248</th><td>}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL24createSIMachineSchedulerPN4llvm19MachineSchedContextE" title='createSIMachineScheduler' data-type='llvm::ScheduleDAGInstrs * createSIMachineScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL24createSIMachineSchedulerPN4llvm19MachineSchedContextE">createSIMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col4 decl" id="284C" title='C' data-type='llvm::MachineSchedContext *' data-ref="284C">C</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>return</b> <b>new</b> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a><a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE" title='llvm::SIScheduleDAGMI::SIScheduleDAGMI' data-ref="_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE">(</a><a class="local col4 ref" href="#284C" title='C' data-ref="284C">C</a>);</td></tr>
<tr><th id="252">252</th><td>}</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="255">255</th><td><dfn class="tu decl def" id="_ZL37createGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE" title='createGCNMaxOccupancyMachineScheduler' data-type='llvm::ScheduleDAGInstrs * createGCNMaxOccupancyMachineScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL37createGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE">createGCNMaxOccupancyMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col5 decl" id="285C" title='C' data-type='llvm::MachineSchedContext *' data-ref="285C">C</dfn>) {</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="local col6 decl" id="286DAG" title='DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="286DAG">DAG</dfn> =</td></tr>
<tr><th id="257">257</th><td>    <b>new</b> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a><a class="ref" href="GCNSchedStrategy.h.html#_ZN4llvm20GCNScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::GCNScheduleDAGMILive::GCNScheduleDAGMILive' data-ref="_ZN4llvm20GCNScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col5 ref" href="#285C" title='C' data-ref="285C">C</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#285C" title='C' data-ref="285C">C</a></span>));</td></tr>
<tr><th id="258">258</th><td>  <a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createLoadClusterDAGMutation' data-ref="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createLoadClusterDAGMutation</a>(<a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="259">259</th><td>  <a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createStoreClusterDAGMutation' data-ref="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createStoreClusterDAGMutation</a>(<a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="260">260</th><td>  <a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="AMDGPUMacroFusion.h.html#_ZN4llvm34createAMDGPUMacroFusionDAGMutationEv" title='llvm::createAMDGPUMacroFusionDAGMutation' data-ref="_ZN4llvm34createAMDGPUMacroFusionDAGMutationEv">createAMDGPUMacroFusionDAGMutation</a>());</td></tr>
<tr><th id="261">261</th><td>  <b>return</b> <a class="local col6 ref" href="#286DAG" title='DAG' data-ref="286DAG">DAG</a>;</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="265">265</th><td><dfn class="tu decl def" id="_ZL46createIterativeGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE" title='createIterativeGCNMaxOccupancyMachineScheduler' data-type='llvm::ScheduleDAGInstrs * createIterativeGCNMaxOccupancyMachineScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL46createIterativeGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE">createIterativeGCNMaxOccupancyMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col7 decl" id="287C" title='C' data-type='llvm::MachineSchedContext *' data-ref="287C">C</dfn>) {</td></tr>
<tr><th id="266">266</th><td>  <em>auto</em> <dfn class="local col8 decl" id="288DAG" title='DAG' data-type='llvm::GCNIterativeScheduler *' data-ref="288DAG">DAG</dfn> = <b>new</b> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a><a class="ref" href="GCNIterativeScheduler.h.html#_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE" title='llvm::GCNIterativeScheduler::GCNIterativeScheduler' data-ref="_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE">(</a><a class="local col7 ref" href="#287C" title='C' data-ref="287C">C</a>,</td></tr>
<tr><th id="267">267</th><td>    <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_LEGACYMAXOCCUPANCY" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_LEGACYMAXOCCUPANCY' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_LEGACYMAXOCCUPANCY">SCHEDULE_LEGACYMAXOCCUPANCY</a>);</td></tr>
<tr><th id="268">268</th><td>  <a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createLoadClusterDAGMutation' data-ref="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createLoadClusterDAGMutation</a>(<a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="269">269</th><td>  <a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createStoreClusterDAGMutation' data-ref="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createStoreClusterDAGMutation</a>(<a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="270">270</th><td>  <b>return</b> <a class="local col8 ref" href="#288DAG" title='DAG' data-ref="288DAG">DAG</a>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL21createMinRegSchedulerPN4llvm19MachineSchedContextE" title='createMinRegScheduler' data-type='llvm::ScheduleDAGInstrs * createMinRegScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL21createMinRegSchedulerPN4llvm19MachineSchedContextE">createMinRegScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col9 decl" id="289C" title='C' data-type='llvm::MachineSchedContext *' data-ref="289C">C</dfn>) {</td></tr>
<tr><th id="274">274</th><td>  <b>return</b> <b>new</b> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a><a class="ref" href="GCNIterativeScheduler.h.html#_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE" title='llvm::GCNIterativeScheduler::GCNIterativeScheduler' data-ref="_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE">(</a><a class="local col9 ref" href="#289C" title='C' data-ref="289C">C</a>,</td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGFORCED" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGFORCED' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGFORCED">SCHEDULE_MINREGFORCED</a>);</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="279">279</th><td><dfn class="tu decl def" id="_ZL34createIterativeILPMachineSchedulerPN4llvm19MachineSchedContextE" title='createIterativeILPMachineScheduler' data-type='llvm::ScheduleDAGInstrs * createIterativeILPMachineScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL34createIterativeILPMachineSchedulerPN4llvm19MachineSchedContextE">createIterativeILPMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col0 decl" id="290C" title='C' data-type='llvm::MachineSchedContext *' data-ref="290C">C</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <em>auto</em> <dfn class="local col1 decl" id="291DAG" title='DAG' data-type='llvm::GCNIterativeScheduler *' data-ref="291DAG">DAG</dfn> = <b>new</b> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a><a class="ref" href="GCNIterativeScheduler.h.html#_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE" title='llvm::GCNIterativeScheduler::GCNIterativeScheduler' data-ref="_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE">(</a><a class="local col0 ref" href="#290C" title='C' data-ref="290C">C</a>,</td></tr>
<tr><th id="281">281</th><td>    <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_ILP" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_ILP' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_ILP">SCHEDULE_ILP</a>);</td></tr>
<tr><th id="282">282</th><td>  <a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createLoadClusterDAGMutation' data-ref="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createLoadClusterDAGMutation</a>(<a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="283">283</th><td>  <a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createStoreClusterDAGMutation' data-ref="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createStoreClusterDAGMutation</a>(<a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="284">284</th><td>  <a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="AMDGPUMacroFusion.h.html#_ZN4llvm34createAMDGPUMacroFusionDAGMutationEv" title='llvm::createAMDGPUMacroFusionDAGMutation' data-ref="_ZN4llvm34createAMDGPUMacroFusionDAGMutationEv">createAMDGPUMacroFusionDAGMutation</a>());</td></tr>
<tr><th id="285">285</th><td>  <b>return</b> <a class="local col1 ref" href="#291DAG" title='DAG' data-ref="291DAG">DAG</a>;</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="289">289</th><td><dfn class="tu decl def" id="R600SchedRegistry" title='R600SchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="R600SchedRegistry">R600SchedRegistry</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"r600"</q>, <q>"Run R600's custom scheduler"</q>,</td></tr>
<tr><th id="290">290</th><td>                   <a class="tu ref" href="#_ZL26createR600MachineSchedulerPN4llvm19MachineSchedContextE" title='createR600MachineScheduler' data-use='r' data-ref="_ZL26createR600MachineSchedulerPN4llvm19MachineSchedContextE">createR600MachineScheduler</a>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="293">293</th><td><dfn class="tu decl def" id="SISchedRegistry" title='SISchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="SISchedRegistry">SISchedRegistry</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"si"</q>, <q>"Run SI's custom scheduler"</q>,</td></tr>
<tr><th id="294">294</th><td>                <a class="tu ref" href="#_ZL24createSIMachineSchedulerPN4llvm19MachineSchedContextE" title='createSIMachineScheduler' data-use='r' data-ref="_ZL24createSIMachineSchedulerPN4llvm19MachineSchedContextE">createSIMachineScheduler</a>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="297">297</th><td><dfn class="tu decl def" id="GCNMaxOccupancySchedRegistry" title='GCNMaxOccupancySchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="GCNMaxOccupancySchedRegistry">GCNMaxOccupancySchedRegistry</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"gcn-max-occupancy"</q>,</td></tr>
<tr><th id="298">298</th><td>                             <q>"Run GCN scheduler to maximize occupancy"</q>,</td></tr>
<tr><th id="299">299</th><td>                             <a class="tu ref" href="#_ZL37createGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE" title='createGCNMaxOccupancyMachineScheduler' data-use='r' data-ref="_ZL37createGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE">createGCNMaxOccupancyMachineScheduler</a>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="302">302</th><td><dfn class="tu decl def" id="IterativeGCNMaxOccupancySchedRegistry" title='IterativeGCNMaxOccupancySchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="IterativeGCNMaxOccupancySchedRegistry">IterativeGCNMaxOccupancySchedRegistry</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"gcn-max-occupancy-experimental"</q>,</td></tr>
<tr><th id="303">303</th><td>  <q>"Run GCN scheduler to maximize occupancy (experimental)"</q>,</td></tr>
<tr><th id="304">304</th><td>  <a class="tu ref" href="#_ZL46createIterativeGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE" title='createIterativeGCNMaxOccupancyMachineScheduler' data-use='r' data-ref="_ZL46createIterativeGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE">createIterativeGCNMaxOccupancyMachineScheduler</a>);</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="307">307</th><td><dfn class="tu decl def" id="GCNMinRegSchedRegistry" title='GCNMinRegSchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="GCNMinRegSchedRegistry">GCNMinRegSchedRegistry</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"gcn-minreg"</q>,</td></tr>
<tr><th id="308">308</th><td>  <q>"Run GCN iterative scheduler for minimal register usage (experimental)"</q>,</td></tr>
<tr><th id="309">309</th><td>  <a class="tu ref" href="#_ZL21createMinRegSchedulerPN4llvm19MachineSchedContextE" title='createMinRegScheduler' data-use='r' data-ref="_ZL21createMinRegSchedulerPN4llvm19MachineSchedContextE">createMinRegScheduler</a>);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="312">312</th><td><dfn class="tu decl def" id="GCNILPSchedRegistry" title='GCNILPSchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="GCNILPSchedRegistry">GCNILPSchedRegistry</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"gcn-ilp"</q>,</td></tr>
<tr><th id="313">313</th><td>  <q>"Run GCN iterative scheduler for ILP scheduling (experimental)"</q>,</td></tr>
<tr><th id="314">314</th><td>  <a class="tu ref" href="#_ZL34createIterativeILPMachineSchedulerPN4llvm19MachineSchedContextE" title='createIterativeILPMachineScheduler' data-use='r' data-ref="_ZL34createIterativeILPMachineSchedulerPN4llvm19MachineSchedContextE">createIterativeILPMachineScheduler</a>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="tu decl def" id="_ZL17computeDataLayoutRKN4llvm6TripleE" title='computeDataLayout' data-type='llvm::StringRef computeDataLayout(const llvm::Triple &amp; TT)' data-ref="_ZL17computeDataLayoutRKN4llvm6TripleE">computeDataLayout</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="292TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="292TT">TT</dfn>) {</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="local col2 ref" href="#292TT" title='TT' data-ref="292TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::r600" title='llvm::Triple::ArchType::r600' data-ref="llvm::Triple::ArchType::r600">r600</a>) {</td></tr>
<tr><th id="318">318</th><td>    <i>// 32-bit pointers.</i></td></tr>
<tr><th id="319">319</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"e-p:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128"</q></td></tr>
<tr><th id="320">320</th><td>             <q>"-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5"</q>;</td></tr>
<tr><th id="321">321</th><td>  }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// 32-bit private, local, and region pointers. 64-bit global, constant and</i></td></tr>
<tr><th id="324">324</th><td><i>  // flat, non-integral buffer fat pointers.</i></td></tr>
<tr><th id="325">325</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32"</q></td></tr>
<tr><th id="326">326</th><td>         <q>"-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128"</q></td></tr>
<tr><th id="327">327</th><td>         <q>"-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5"</q></td></tr>
<tr><th id="328">328</th><td>         <q>"-ni:7"</q>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="332">332</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl def" id="_ZL15getGPUOrDefaultRKN4llvm6TripleENS_9StringRefE" title='getGPUOrDefault' data-ref="_ZL15getGPUOrDefaultRKN4llvm6TripleENS_9StringRefE">getGPUOrDefault</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col3 decl" id="293TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="293TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="294GPU" title='GPU' data-type='llvm::StringRef' data-ref="294GPU">GPU</dfn>) {</td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (!<a class="local col4 ref" href="#294GPU" title='GPU' data-ref="294GPU">GPU</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EOS0_"></a><a class="local col4 ref" href="#294GPU" title='GPU' data-ref="294GPU">GPU</a>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// Need to default to a target with flat support for HSA.</i></td></tr>
<tr><th id="337">337</th><td>  <b>if</b> (<a class="local col3 ref" href="#293TT" title='TT' data-ref="293TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>)</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col3 ref" href="#293TT" title='TT' data-ref="293TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv">getOS</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType::AMDHSA" title='llvm::Triple::OSType::AMDHSA' data-ref="llvm::Triple::OSType::AMDHSA">AMDHSA</a> ? <q>"generic-hsa"</q> : <q>"generic"</q>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"r600"</q>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>static</em> <span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a> <dfn class="tu decl def" id="_ZL22getEffectiveRelocModelN4llvm8OptionalINS_5Reloc5ModelEEE" title='getEffectiveRelocModel' data-type='Reloc::Model getEffectiveRelocModel(Optional&lt;Reloc::Model&gt; RM)' data-ref="_ZL22getEffectiveRelocModelN4llvm8OptionalINS_5Reloc5ModelEEE">getEffectiveRelocModel</dfn>(<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col5 decl" id="295RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="295RM">RM</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <i>// The AMDGPU toolchain only supports generating shared objects, so we</i></td></tr>
<tr><th id="345">345</th><td><i>  // must always use PIC.</i></td></tr>
<tr><th id="346">346</th><td>  <b>return</b> <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::PIC_" title='llvm::Reloc::Model::PIC_' data-ref="llvm::Reloc::Model::PIC_">PIC_</a>;</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="decl def" id="_ZN4llvm19AMDGPUTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelE10591718" title='llvm::AMDGPUTargetMachine::AMDGPUTargetMachine' data-ref="_ZN4llvm19AMDGPUTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelE10591718">AMDGPUTargetMachine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col6 decl" id="296T" title='T' data-type='const llvm::Target &amp;' data-ref="296T">T</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="297TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="297TT">TT</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="298CPU" title='CPU' data-type='llvm::StringRef' data-ref="298CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="299FS" title='FS' data-type='llvm::StringRef' data-ref="299FS">FS</dfn>,</td></tr>
<tr><th id="351">351</th><td>                                         <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> <dfn class="local col0 decl" id="300Options" title='Options' data-type='llvm::TargetOptions' data-ref="300Options">Options</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                         <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col1 decl" id="301RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="301RM">RM</dfn>,</td></tr>
<tr><th id="353">353</th><td>                                         <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a>&gt; <dfn class="local col2 decl" id="302CM" title='CM' data-type='Optional&lt;CodeModel::Model&gt;' data-ref="302CM">CM</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                         <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col3 decl" id="303OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="303OptLevel">OptLevel</dfn>)</td></tr>
<tr><th id="355">355</th><td>    : <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a><a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm17LLVMTargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsENS_5Reloc5ModelENS_9CodeModel5ModelENS_10CodeGenOpt5LevelE" title='llvm::LLVMTargetMachine::LLVMTargetMachine' data-ref="_ZN4llvm17LLVMTargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsENS_5Reloc5ModelENS_9CodeModel5ModelENS_10CodeGenOpt5LevelE">(</a><a class="local col6 ref" href="#296T" title='T' data-ref="296T">T</a>, <a class="tu ref" href="#_ZL17computeDataLayoutRKN4llvm6TripleE" title='computeDataLayout' data-use='c' data-ref="_ZL17computeDataLayoutRKN4llvm6TripleE">computeDataLayout</a>(<a class="local col7 ref" href="#297TT" title='TT' data-ref="297TT">TT</a>), <a class="local col7 ref" href="#297TT" title='TT' data-ref="297TT">TT</a>, <a class="ref" href="#_ZL15getGPUOrDefaultRKN4llvm6TripleENS_9StringRefE" title='getGPUOrDefault' data-ref="_ZL15getGPUOrDefaultRKN4llvm6TripleENS_9StringRefE">getGPUOrDefault</a>(<a class="local col7 ref" href="#297TT" title='TT' data-ref="297TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#298CPU" title='CPU' data-ref="298CPU">CPU</a>),</td></tr>
<tr><th id="356">356</th><td>                        <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#299FS" title='FS' data-ref="299FS">FS</a>, <a class="local col0 ref" href="#300Options" title='Options' data-ref="300Options">Options</a>, <a class="tu ref" href="#_ZL22getEffectiveRelocModelN4llvm8OptionalINS_5Reloc5ModelEEE" title='getEffectiveRelocModel' data-use='c' data-ref="_ZL22getEffectiveRelocModelN4llvm8OptionalINS_5Reloc5ModelEEE">getEffectiveRelocModel</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#301RM" title='RM' data-ref="301RM">RM</a>),</td></tr>
<tr><th id="357">357</th><td>                        <a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm21getEffectiveCodeModelENS_8OptionalINS_9CodeModel5ModelEEES2_" title='llvm::getEffectiveCodeModel' data-ref="_ZN4llvm21getEffectiveCodeModelENS_8OptionalINS_9CodeModel5ModelEEES2_">getEffectiveCodeModel</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#302CM" title='CM' data-ref="302CM">CM</a>, <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>), <a class="local col3 ref" href="#303OptLevel" title='OptLevel' data-ref="303OptLevel">OptLevel</a>),</td></tr>
<tr><th id="358">358</th><td>      <a class="member" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::TLOF" title='llvm::AMDGPUTargetMachine::TLOF' data-ref="llvm::AMDGPUTargetMachine::TLOF">TLOF</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</a><a class="tu ref" href="#_ZL10createTLOFRKN4llvm6TripleE" title='createTLOF' data-use='c' data-ref="_ZL10createTLOFRKN4llvm6TripleE">createTLOF</a>(<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>())) {</td></tr>
<tr><th id="359">359</th><td>  <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm17LLVMTargetMachine11initAsmInfoEv" title='llvm::LLVMTargetMachine::initAsmInfo' data-ref="_ZN4llvm17LLVMTargetMachine11initAsmInfoEv">initAsmInfo</a>();</td></tr>
<tr><th id="360">360</th><td>}</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><em>bool</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="decl def" id="llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG" title='llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG">EnableLateStructurizeCFG</dfn> = <b>false</b>;</td></tr>
<tr><th id="363">363</th><td><em>bool</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="decl def" id="llvm::AMDGPUTargetMachine::EnableFunctionCalls" title='llvm::AMDGPUTargetMachine::EnableFunctionCalls' data-ref="llvm::AMDGPUTargetMachine::EnableFunctionCalls">EnableFunctionCalls</dfn> = <b>false</b>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm19AMDGPUTargetMachineD1Ev" title='llvm::AMDGPUTargetMachine::~AMDGPUTargetMachine' data-ref="_ZN4llvm19AMDGPUTargetMachineD1Ev">~AMDGPUTargetMachine</dfn>() = <b>default</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="decl def" id="_ZNK4llvm19AMDGPUTargetMachine10getGPUNameERKNS_8FunctionE" title='llvm::AMDGPUTargetMachine::getGPUName' data-ref="_ZNK4llvm19AMDGPUTargetMachine10getGPUNameERKNS_8FunctionE">getGPUName</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="304F" title='F' data-type='const llvm::Function &amp;' data-ref="304F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="368">368</th><td>  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col5 decl" id="305GPUAttr" title='GPUAttr' data-type='llvm::Attribute' data-ref="305GPUAttr">GPUAttr</dfn> = <a class="local col4 ref" href="#304F" title='F' data-ref="304F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"target-cpu"</q>);</td></tr>
<tr><th id="369">369</th><td>  <b>return</b> <a class="local col5 ref" href="#305GPUAttr" title='GPUAttr' data-ref="305GPUAttr">GPUAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE" title='llvm::Attribute::hasAttribute' data-ref="_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute::AttrKind::None" title='llvm::Attribute::AttrKind::None' data-ref="llvm::Attribute::AttrKind::None">None</a>) ?</td></tr>
<tr><th id="370">370</th><td>    <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getTargetCPUEv" title='llvm::TargetMachine::getTargetCPU' data-ref="_ZNK4llvm13TargetMachine12getTargetCPUEv">getTargetCPU</a>() : <a class="local col5 ref" href="#305GPUAttr" title='GPUAttr' data-ref="305GPUAttr">GPUAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="decl def" id="_ZNK4llvm19AMDGPUTargetMachine16getFeatureStringERKNS_8FunctionE" title='llvm::AMDGPUTargetMachine::getFeatureString' data-ref="_ZNK4llvm19AMDGPUTargetMachine16getFeatureStringERKNS_8FunctionE">getFeatureString</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="306F" title='F' data-type='const llvm::Function &amp;' data-ref="306F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col7 decl" id="307FSAttr" title='FSAttr' data-type='llvm::Attribute' data-ref="307FSAttr">FSAttr</dfn> = <a class="local col6 ref" href="#306F" title='F' data-ref="306F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"target-features"</q>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <a class="local col7 ref" href="#307FSAttr" title='FSAttr' data-ref="307FSAttr">FSAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE" title='llvm::Attribute::hasAttribute' data-ref="_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute::AttrKind::None" title='llvm::Attribute::AttrKind::None' data-ref="llvm::Attribute::AttrKind::None">None</a>) ?</td></tr>
<tr><th id="377">377</th><td>    <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine22getTargetFeatureStringEv" title='llvm::TargetMachine::getTargetFeatureString' data-ref="_ZNK4llvm13TargetMachine22getTargetFeatureStringEv">getTargetFeatureString</a>() :</td></tr>
<tr><th id="378">378</th><td>    <a class="local col7 ref" href="#307FSAttr" title='FSAttr' data-ref="307FSAttr">FSAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZL14mustPreserveGVRKN4llvm11GlobalValueE">/// Predicate for Internalize pass.</i></td></tr>
<tr><th id="382">382</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14mustPreserveGVRKN4llvm11GlobalValueE" title='mustPreserveGV' data-type='bool mustPreserveGV(const llvm::GlobalValue &amp; GV)' data-ref="_ZL14mustPreserveGVRKN4llvm11GlobalValueE">mustPreserveGV</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> &amp;<dfn class="local col8 decl" id="308GV" title='GV' data-type='const llvm::GlobalValue &amp;' data-ref="308GV">GV</dfn>) {</td></tr>
<tr><th id="383">383</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col9 decl" id="309F" title='F' data-type='const llvm::Function *' data-ref="309F"><a class="local col9 ref" href="#309F" title='F' data-ref="309F">F</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a>&gt;(&amp;<a class="local col8 ref" href="#308GV" title='GV' data-ref="308GV">GV</a>))</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <a class="local col9 ref" href="#309F" title='F' data-ref="309F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isDeclarationEv" title='llvm::GlobalValue::isDeclaration' data-ref="_ZNK4llvm11GlobalValue13isDeclarationEv">isDeclaration</a>() || <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col9 ref" href="#309F" title='F' data-ref="309F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <b>return</b> !<a class="local col8 ref" href="#308GV" title='GV' data-ref="308GV">GV</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv">use_empty</a>();</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><em>void</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm19AMDGPUTargetMachine17adjustPassManagerERNS_18PassManagerBuilderE" title='llvm::AMDGPUTargetMachine::adjustPassManager' data-ref="_ZN4llvm19AMDGPUTargetMachine17adjustPassManagerERNS_18PassManagerBuilderE">adjustPassManager</dfn>(<a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a> &amp;<dfn class="local col0 decl" id="310Builder" title='Builder' data-type='llvm::PassManagerBuilder &amp;' data-ref="310Builder">Builder</dfn>) {</td></tr>
<tr><th id="390">390</th><td>  <a class="local col0 ref" href="#310Builder" title='Builder' data-ref="310Builder">Builder</a>.<a class="ref" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder::DivergentTarget" title='llvm::PassManagerBuilder::DivergentTarget' data-ref="llvm::PassManagerBuilder::DivergentTarget">DivergentTarget</a> = <b>true</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="local col1 decl" id="311EnableOpt" title='EnableOpt' data-type='bool' data-ref="311EnableOpt">EnableOpt</dfn> = <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &gt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>;</td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="local col2 decl" id="312Internalize" title='Internalize' data-type='bool' data-ref="312Internalize">Internalize</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#InternalizeSymbols" title='InternalizeSymbols' data-use='m' data-ref="InternalizeSymbols">InternalizeSymbols</a>;</td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="local col3 decl" id="313EarlyInline" title='EarlyInline' data-type='bool' data-ref="313EarlyInline">EarlyInline</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EarlyInlineAll" title='EarlyInlineAll' data-use='m' data-ref="EarlyInlineAll">EarlyInlineAll</a> &amp;&amp; <a class="local col1 ref" href="#311EnableOpt" title='EnableOpt' data-ref="311EnableOpt">EnableOpt</a> &amp;&amp; !<a class="member" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFunctionCalls" title='llvm::AMDGPUTargetMachine::EnableFunctionCalls' data-ref="llvm::AMDGPUTargetMachine::EnableFunctionCalls">EnableFunctionCalls</a>;</td></tr>
<tr><th id="395">395</th><td>  <em>bool</em> <dfn class="local col4 decl" id="314AMDGPUAA" title='AMDGPUAA' data-type='bool' data-ref="314AMDGPUAA">AMDGPUAA</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableAMDGPUAliasAnalysis" title='EnableAMDGPUAliasAnalysis' data-use='m' data-ref="EnableAMDGPUAliasAnalysis">EnableAMDGPUAliasAnalysis</a> &amp;&amp; <a class="local col1 ref" href="#311EnableOpt" title='EnableOpt' data-ref="311EnableOpt">EnableOpt</a>;</td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="local col5 decl" id="315LibCallSimplify" title='LibCallSimplify' data-type='bool' data-ref="315LibCallSimplify">LibCallSimplify</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableLibCallSimplify" title='EnableLibCallSimplify' data-use='m' data-ref="EnableLibCallSimplify">EnableLibCallSimplify</a> &amp;&amp; <a class="local col1 ref" href="#311EnableOpt" title='EnableOpt' data-ref="311EnableOpt">EnableOpt</a>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="member" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFunctionCalls" title='llvm::AMDGPUTargetMachine::EnableFunctionCalls' data-ref="llvm::AMDGPUTargetMachine::EnableFunctionCalls">EnableFunctionCalls</a>) {</td></tr>
<tr><th id="399">399</th><td>    <b>delete</b> <a class="local col0 ref" href="#310Builder" title='Builder' data-ref="310Builder">Builder</a>.<a class="ref" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder::Inliner" title='llvm::PassManagerBuilder::Inliner' data-ref="llvm::PassManagerBuilder::Inliner">Inliner</a>;</td></tr>
<tr><th id="400">400</th><td>    <a class="local col0 ref" href="#310Builder" title='Builder' data-ref="310Builder">Builder</a>.<a class="ref" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder::Inliner" title='llvm::PassManagerBuilder::Inliner' data-ref="llvm::PassManagerBuilder::Inliner">Inliner</a> = <a class="ref" href="AMDGPU.h.html#_ZN4llvm32createAMDGPUFunctionInliningPassEv" title='llvm::createAMDGPUFunctionInliningPass' data-ref="_ZN4llvm32createAMDGPUFunctionInliningPassEv">createAMDGPUFunctionInliningPass</a>();</td></tr>
<tr><th id="401">401</th><td>  }</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <a class="local col0 ref" href="#310Builder" title='Builder' data-ref="310Builder">Builder</a>.<a class="ref" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#_ZN4llvm18PassManagerBuilder12addExtensionENS0_16ExtensionPointTyESt8functionIFvRKS0_RNS_6legacy15PassManagerBaseEEE" title='llvm::PassManagerBuilder::addExtension' data-ref="_ZN4llvm18PassManagerBuilder12addExtensionENS0_16ExtensionPointTyESt8functionIFvRKS0_RNS_6legacy15PassManagerBaseEEE">addExtension</a>(</td></tr>
<tr><th id="404">404</th><td>    <a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a>::<a class="enum" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder::ExtensionPointTy::EP_ModuleOptimizerEarly" title='llvm::PassManagerBuilder::ExtensionPointTy::EP_ModuleOptimizerEarly' data-ref="llvm::PassManagerBuilder::ExtensionPointTy::EP_ModuleOptimizerEarly">EP_ModuleOptimizerEarly</a>,</td></tr>
<tr><th id="405">405</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Internalize, EarlyInline, AMDGPUAA](<em>const</em> <a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a> &amp;,</td></tr>
<tr><th id="406">406</th><td>                                         <span class="namespace">legacy::</span><a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col6 decl" id="316PM" title='PM' data-type='legacy::PassManagerBase &amp;' data-ref="316PM">PM</dfn>) {</td></tr>
<tr><th id="407">407</th><td>      <b>if</b> (<a class="local col4 ref" href="#314AMDGPUAA" title='AMDGPUAA' data-ref="314AMDGPUAA">AMDGPUAA</a>) {</td></tr>
<tr><th id="408">408</th><td>        <a class="local col6 ref" href="#316PM" title='PM' data-ref="316PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createAMDGPUAAWrapperPassEv" title='llvm::createAMDGPUAAWrapperPass' data-ref="_ZN4llvm25createAMDGPUAAWrapperPassEv">createAMDGPUAAWrapperPass</a>());</td></tr>
<tr><th id="409">409</th><td>        <a class="local col6 ref" href="#316PM" title='PM' data-ref="316PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm33createAMDGPUExternalAAWrapperPassEv" title='llvm::createAMDGPUExternalAAWrapperPass' data-ref="_ZN4llvm33createAMDGPUExternalAAWrapperPassEv">createAMDGPUExternalAAWrapperPass</a>());</td></tr>
<tr><th id="410">410</th><td>      }</td></tr>
<tr><th id="411">411</th><td>      <a class="local col6 ref" href="#316PM" title='PM' data-ref="316PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm29createAMDGPUUnifyMetadataPassEv" title='llvm::createAMDGPUUnifyMetadataPass' data-ref="_ZN4llvm29createAMDGPUUnifyMetadataPassEv">createAMDGPUUnifyMetadataPass</a>());</td></tr>
<tr><th id="412">412</th><td>      <b>if</b> (<a class="local col2 ref" href="#312Internalize" title='Internalize' data-ref="312Internalize">Internalize</a>) {</td></tr>
<tr><th id="413">413</th><td>        <a class="local col6 ref" href="#316PM" title='PM' data-ref="316PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="../../../include/llvm/Transforms/IPO.h.html#_ZN4llvm21createInternalizePassESt8functionIFbRKNS_11GlobalValueEEE" title='llvm::createInternalizePass' data-ref="_ZN4llvm21createInternalizePassESt8functionIFbRKNS_11GlobalValueEEE">createInternalizePass</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a><a class="tu ref" href="#_ZL14mustPreserveGVRKN4llvm11GlobalValueE" title='mustPreserveGV' data-use='r' data-ref="_ZL14mustPreserveGVRKN4llvm11GlobalValueE">mustPreserveGV</a>));</td></tr>
<tr><th id="414">414</th><td>        <a class="local col6 ref" href="#316PM" title='PM' data-ref="316PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="../../../include/llvm/Transforms/IPO.h.html#_ZN4llvm19createGlobalDCEPassEv" title='llvm::createGlobalDCEPass' data-ref="_ZN4llvm19createGlobalDCEPassEv">createGlobalDCEPass</a>());</td></tr>
<tr><th id="415">415</th><td>      }</td></tr>
<tr><th id="416">416</th><td>      <b>if</b> (<a class="local col3 ref" href="#313EarlyInline" title='EarlyInline' data-ref="313EarlyInline">EarlyInline</a>)</td></tr>
<tr><th id="417">417</th><td>        <a class="local col6 ref" href="#316PM" title='PM' data-ref="316PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm28createAMDGPUAlwaysInlinePassEb" title='llvm::createAMDGPUAlwaysInlinePass' data-ref="_ZN4llvm28createAMDGPUAlwaysInlinePassEb">createAMDGPUAlwaysInlinePass</a>(<b>false</b>));</td></tr>
<tr><th id="418">418</th><td>  });</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="317Opt" title='Opt' data-type='const llvm::TargetOptions &amp;' data-ref="317Opt">Opt</dfn> = <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>;</td></tr>
<tr><th id="421">421</th><td>  <a class="local col0 ref" href="#310Builder" title='Builder' data-ref="310Builder">Builder</a>.<a class="ref" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#_ZN4llvm18PassManagerBuilder12addExtensionENS0_16ExtensionPointTyESt8functionIFvRKS0_RNS_6legacy15PassManagerBaseEEE" title='llvm::PassManagerBuilder::addExtension' data-ref="_ZN4llvm18PassManagerBuilder12addExtensionENS0_16ExtensionPointTyESt8functionIFvRKS0_RNS_6legacy15PassManagerBaseEEE">addExtension</a>(</td></tr>
<tr><th id="422">422</th><td>    <a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a>::<a class="enum" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder::ExtensionPointTy::EP_EarlyAsPossible" title='llvm::PassManagerBuilder::ExtensionPointTy::EP_EarlyAsPossible' data-ref="llvm::PassManagerBuilder::ExtensionPointTy::EP_EarlyAsPossible">EP_EarlyAsPossible</a>,</td></tr>
<tr><th id="423">423</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[AMDGPUAA, LibCallSimplify, &amp;Opt](<em>const</em> <a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a> &amp;,</td></tr>
<tr><th id="424">424</th><td>                                      <span class="namespace">legacy::</span><a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col8 decl" id="318PM" title='PM' data-type='legacy::PassManagerBase &amp;' data-ref="318PM">PM</dfn>) {</td></tr>
<tr><th id="425">425</th><td>      <b>if</b> (<a class="local col4 ref" href="#314AMDGPUAA" title='AMDGPUAA' data-ref="314AMDGPUAA">AMDGPUAA</a>) {</td></tr>
<tr><th id="426">426</th><td>        <a class="local col8 ref" href="#318PM" title='PM' data-ref="318PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createAMDGPUAAWrapperPassEv" title='llvm::createAMDGPUAAWrapperPass' data-ref="_ZN4llvm25createAMDGPUAAWrapperPassEv">createAMDGPUAAWrapperPass</a>());</td></tr>
<tr><th id="427">427</th><td>        <a class="local col8 ref" href="#318PM" title='PM' data-ref="318PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm33createAMDGPUExternalAAWrapperPassEv" title='llvm::createAMDGPUExternalAAWrapperPass' data-ref="_ZN4llvm33createAMDGPUExternalAAWrapperPassEv">createAMDGPUExternalAAWrapperPass</a>());</td></tr>
<tr><th id="428">428</th><td>      }</td></tr>
<tr><th id="429">429</th><td>      <a class="local col8 ref" href="#318PM" title='PM' data-ref="318PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<span class="namespace">llvm::</span><a class="ref" href="AMDGPU.h.html#_ZN4llvm30createAMDGPUUseNativeCallsPassEv" title='llvm::createAMDGPUUseNativeCallsPass' data-ref="_ZN4llvm30createAMDGPUUseNativeCallsPassEv">createAMDGPUUseNativeCallsPass</a>());</td></tr>
<tr><th id="430">430</th><td>      <b>if</b> (<a class="local col5 ref" href="#315LibCallSimplify" title='LibCallSimplify' data-ref="315LibCallSimplify">LibCallSimplify</a>)</td></tr>
<tr><th id="431">431</th><td>        <a class="local col8 ref" href="#318PM" title='PM' data-ref="318PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<span class="namespace">llvm::</span><a class="ref" href="AMDGPU.h.html#_ZN4llvm32createAMDGPUSimplifyLibCallsPassERKNS_13TargetOptionsE" title='llvm::createAMDGPUSimplifyLibCallsPass' data-ref="_ZN4llvm32createAMDGPUSimplifyLibCallsPassERKNS_13TargetOptionsE">createAMDGPUSimplifyLibCallsPass</a>(<a class="local col7 ref" href="#317Opt" title='Opt' data-ref="317Opt">Opt</a>));</td></tr>
<tr><th id="432">432</th><td>  });</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <a class="local col0 ref" href="#310Builder" title='Builder' data-ref="310Builder">Builder</a>.<a class="ref" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#_ZN4llvm18PassManagerBuilder12addExtensionENS0_16ExtensionPointTyESt8functionIFvRKS0_RNS_6legacy15PassManagerBaseEEE" title='llvm::PassManagerBuilder::addExtension' data-ref="_ZN4llvm18PassManagerBuilder12addExtensionENS0_16ExtensionPointTyESt8functionIFvRKS0_RNS_6legacy15PassManagerBaseEEE">addExtension</a>(</td></tr>
<tr><th id="435">435</th><td>    <a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a>::<a class="enum" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder::ExtensionPointTy::EP_CGSCCOptimizerLate" title='llvm::PassManagerBuilder::ExtensionPointTy::EP_CGSCCOptimizerLate' data-ref="llvm::PassManagerBuilder::ExtensionPointTy::EP_CGSCCOptimizerLate">EP_CGSCCOptimizerLate</a>,</td></tr>
<tr><th id="436">436</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[](<em>const</em> <a class="type" href="../../../include/llvm/Transforms/IPO/PassManagerBuilder.h.html#llvm::PassManagerBuilder" title='llvm::PassManagerBuilder' data-ref="llvm::PassManagerBuilder">PassManagerBuilder</a> &amp;, <span class="namespace">legacy::</span><a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col9 decl" id="319PM" title='PM' data-type='legacy::PassManagerBase &amp;' data-ref="319PM">PM</dfn>) {</td></tr>
<tr><th id="437">437</th><td>      <i>// Add infer address spaces pass to the opt pipeline after inlining</i></td></tr>
<tr><th id="438">438</th><td><i>      // but before SROA to increase SROA opportunities.</i></td></tr>
<tr><th id="439">439</th><td>      <a class="local col9 ref" href="#319PM" title='PM' data-ref="319PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm28createInferAddressSpacesPassEj" title='llvm::createInferAddressSpacesPass' data-ref="_ZN4llvm28createInferAddressSpacesPassEj">createInferAddressSpacesPass</a>());</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>      <i>// This should run after inlining to have any chance of doing anything,</i></td></tr>
<tr><th id="442">442</th><td><i>      // and before other cleanup optimizations.</i></td></tr>
<tr><th id="443">443</th><td>      <a class="local col9 ref" href="#319PM" title='PM' data-ref="319PM">PM</a>.<a class="virtual ref" href="../../../include/llvm/IR/LegacyPassManager.h.html#_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE" title='llvm::legacy::PassManagerBase::add' data-ref="_ZN4llvm6legacy15PassManagerBase3addEPNS_4PassE">add</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm37createAMDGPULowerKernelAttributesPassEv" title='llvm::createAMDGPULowerKernelAttributesPass' data-ref="_ZN4llvm37createAMDGPULowerKernelAttributesPassEv">createAMDGPULowerKernelAttributesPass</a>());</td></tr>
<tr><th id="444">444</th><td>  });</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="448">448</th><td><i>// R600 Target Machine (R600 -&gt; Cayman)</i></td></tr>
<tr><th id="449">449</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::R600TargetMachine" title='llvm::R600TargetMachine' data-ref="llvm::R600TargetMachine">R600TargetMachine</a>::<dfn class="decl def" id="_ZN4llvm17R600TargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelEEE3511062" title='llvm::R600TargetMachine::R600TargetMachine' data-ref="_ZN4llvm17R600TargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelEEE3511062">R600TargetMachine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col0 decl" id="320T" title='T' data-type='const llvm::Target &amp;' data-ref="320T">T</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="321TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="321TT">TT</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                     <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="322CPU" title='CPU' data-type='llvm::StringRef' data-ref="322CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="323FS" title='FS' data-type='llvm::StringRef' data-ref="323FS">FS</dfn>,</td></tr>
<tr><th id="453">453</th><td>                                     <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> <dfn class="local col4 decl" id="324Options" title='Options' data-type='llvm::TargetOptions' data-ref="324Options">Options</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                     <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col5 decl" id="325RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="325RM">RM</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                     <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a>&gt; <dfn class="local col6 decl" id="326CM" title='CM' data-type='Optional&lt;CodeModel::Model&gt;' data-ref="326CM">CM</dfn>,</td></tr>
<tr><th id="456">456</th><td>                                     <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col7 decl" id="327OL" title='OL' data-type='CodeGenOpt::Level' data-ref="327OL">OL</dfn>, <em>bool</em> <dfn class="local col8 decl" id="328JIT" title='JIT' data-type='bool' data-ref="328JIT">JIT</dfn>)</td></tr>
<tr><th id="457">457</th><td>    : <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a><a class="ref" href="#_ZN4llvm19AMDGPUTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelE10591718" title='llvm::AMDGPUTargetMachine::AMDGPUTargetMachine' data-ref="_ZN4llvm19AMDGPUTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelE10591718">(</a><a class="local col0 ref" href="#320T" title='T' data-ref="320T">T</a>, <a class="local col1 ref" href="#321TT" title='TT' data-ref="321TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#322CPU" title='CPU' data-ref="322CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#323FS" title='FS' data-ref="323FS">FS</a>, <a class="ref fake" href="../../../include/llvm/Target/TargetOptions.h.html#106" title='llvm::TargetOptions::TargetOptions' data-ref="_ZN4llvm13TargetOptionsC1ERKS0_"></a><a class="local col4 ref" href="#324Options" title='Options' data-ref="324Options">Options</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col5 ref" href="#325RM" title='RM' data-ref="325RM">RM</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col6 ref" href="#326CM" title='CM' data-ref="326CM">CM</a>, <a class="local col7 ref" href="#327OL" title='OL' data-ref="327OL">OL</a>) {</td></tr>
<tr><th id="458">458</th><td>  <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm13TargetMachine24setRequiresStructuredCFGEb" title='llvm::TargetMachine::setRequiresStructuredCFG' data-ref="_ZN4llvm13TargetMachine24setRequiresStructuredCFGEb">setRequiresStructuredCFG</a>(<b>true</b>);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i>// Override the default since calls aren't supported for r600.</i></td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (<a class="member" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFunctionCalls" title='llvm::AMDGPUTargetMachine::EnableFunctionCalls' data-ref="llvm::AMDGPUTargetMachine::EnableFunctionCalls">EnableFunctionCalls</a> &amp;&amp;</td></tr>
<tr><th id="462">462</th><td>      <a class="tu ref" href="#EnableAMDGPUFunctionCallsOpt" title='EnableAMDGPUFunctionCallsOpt' data-use='m' data-ref="EnableAMDGPUFunctionCallsOpt">EnableAMDGPUFunctionCallsOpt</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>() == <var>0</var>)</td></tr>
<tr><th id="463">463</th><td>    <a class="member" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFunctionCalls" title='llvm::AMDGPUTargetMachine::EnableFunctionCalls' data-ref="llvm::AMDGPUTargetMachine::EnableFunctionCalls">EnableFunctionCalls</a> = <b>false</b>;</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> *<a class="type" href="AMDGPUTargetMachine.h.html#llvm::R600TargetMachine" title='llvm::R600TargetMachine' data-ref="llvm::R600TargetMachine">R600TargetMachine</a>::<dfn class="virtual decl def" id="_ZNK4llvm17R600TargetMachine16getSubtargetImplERKNS_8FunctionE" title='llvm::R600TargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm17R600TargetMachine16getSubtargetImplERKNS_8FunctionE">getSubtargetImpl</dfn>(</td></tr>
<tr><th id="467">467</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col9 decl" id="329F" title='F' data-type='const llvm::Function &amp;' data-ref="329F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="330GPU" title='GPU' data-type='llvm::StringRef' data-ref="330GPU">GPU</dfn> = <a class="member" href="#_ZNK4llvm19AMDGPUTargetMachine10getGPUNameERKNS_8FunctionE" title='llvm::AMDGPUTargetMachine::getGPUName' data-ref="_ZNK4llvm19AMDGPUTargetMachine10getGPUNameERKNS_8FunctionE">getGPUName</a>(<a class="local col9 ref" href="#329F" title='F' data-ref="329F">F</a>);</td></tr>
<tr><th id="469">469</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="331FS" title='FS' data-type='llvm::StringRef' data-ref="331FS">FS</dfn> = <a class="member" href="#_ZNK4llvm19AMDGPUTargetMachine16getFeatureStringERKNS_8FunctionE" title='llvm::AMDGPUTargetMachine::getFeatureString' data-ref="_ZNK4llvm19AMDGPUTargetMachine16getFeatureStringERKNS_8FunctionE">getFeatureString</a>(<a class="local col9 ref" href="#329F" title='F' data-ref="329F">F</a>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>128</var>&gt; <dfn class="local col2 decl" id="332SubtargetKey" title='SubtargetKey' data-type='SmallString&lt;128&gt;' data-ref="332SubtargetKey">SubtargetKey</dfn><a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1ENS_9StringRefE" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#330GPU" title='GPU' data-ref="330GPU">GPU</a>);</td></tr>
<tr><th id="472">472</th><td>  <a class="local col2 ref" href="#332SubtargetKey" title='SubtargetKey' data-ref="332SubtargetKey">SubtargetKey</a>.<a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallString6appendENS_9StringRefE" title='llvm::SmallString::append' data-ref="_ZN4llvm11SmallString6appendENS_9StringRefE">append</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#331FS" title='FS' data-ref="331FS">FS</a>);</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="333I" title='I' data-type='std::unique_ptr&lt;llvm::R600Subtarget, std::default_delete&lt;llvm::R600Subtarget&gt; &gt; &amp;' data-ref="333I">I</dfn> = <a class="member" href="AMDGPUTargetMachine.h.html#llvm::R600TargetMachine::SubtargetMap" title='llvm::R600TargetMachine::SubtargetMap' data-ref="llvm::R600TargetMachine::SubtargetMap">SubtargetMap</a><a class="ref" href="../../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZNK4llvm11SmallStringcvNS_9StringRefEEv" title='llvm::SmallString::operator StringRef' data-ref="_ZNK4llvm11SmallStringcvNS_9StringRefEEv"></a><a class="local col2 ref" href="#332SubtargetKey" title='SubtargetKey' data-ref="332SubtargetKey">SubtargetKey</a>]</a>;</td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (!<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col3 ref" href="#333I" title='I' data-ref="333I">I</a>) {</td></tr>
<tr><th id="476">476</th><td>    <i>// This needs to be done before we create a new subtarget since any</i></td></tr>
<tr><th id="477">477</th><td><i>    // creation will depend on the TM and the code generation flags on the</i></td></tr>
<tr><th id="478">478</th><td><i>    // function that reside in TargetOptions.</i></td></tr>
<tr><th id="479">479</th><td>    <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE" title='llvm::TargetMachine::resetTargetOptions' data-ref="_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE">resetTargetOptions</a>(<a class="local col9 ref" href="#329F" title='F' data-ref="329F">F</a>);</td></tr>
<tr><th id="480">480</th><td>    <a class="local col3 ref" href="#333I" title='I' data-ref="333I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;(<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>, <span class='refarg'><a class="local col0 ref" href="#330GPU" title='GPU' data-ref="330GPU">GPU</a></span>, <span class='refarg'><a class="local col1 ref" href="#331FS" title='FS' data-ref="331FS">FS</a></span>, *<b>this</b>);</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <b>return</b> <a class="local col3 ref" href="#333I" title='I' data-ref="333I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="484">484</th><td>}</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo">TargetTransformInfo</a></td></tr>
<tr><th id="487">487</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::R600TargetMachine" title='llvm::R600TargetMachine' data-ref="llvm::R600TargetMachine">R600TargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600TargetMachine22getTargetTransformInfoERKNS_8FunctionE" title='llvm::R600TargetMachine::getTargetTransformInfo' data-ref="_ZN4llvm17R600TargetMachine22getTargetTransformInfoERKNS_8FunctionE">getTargetTransformInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="334F" title='F' data-type='const llvm::Function &amp;' data-ref="334F">F</dfn>) {</td></tr>
<tr><th id="488">488</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo">TargetTransformInfo</a><a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#_ZN4llvm19TargetTransformInfoC1ET_" title='llvm::TargetTransformInfo::TargetTransformInfo' data-ref="_ZN4llvm19TargetTransformInfoC1ET_">(</a><a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a><a class="ref" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm11R600TTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE" title='llvm::R600TTIImpl::R600TTIImpl' data-ref="_ZN4llvm11R600TTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE">(</a><b>this</b>, <a class="local col4 ref" href="#334F" title='F' data-ref="334F">F</a>));</td></tr>
<tr><th id="489">489</th><td>}</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="492">492</th><td><i>// GCN Target Machine (SI+)</i></td></tr>
<tr><th id="493">493</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="decl def" id="_ZN4llvm16GCNTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelEEEN9569223" title='llvm::GCNTargetMachine::GCNTargetMachine' data-ref="_ZN4llvm16GCNTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelEEEN9569223">GCNTargetMachine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col5 decl" id="335T" title='T' data-type='const llvm::Target &amp;' data-ref="335T">T</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col6 decl" id="336TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="336TT">TT</dfn>,</td></tr>
<tr><th id="496">496</th><td>                                   <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="337CPU" title='CPU' data-type='llvm::StringRef' data-ref="337CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="338FS" title='FS' data-type='llvm::StringRef' data-ref="338FS">FS</dfn>,</td></tr>
<tr><th id="497">497</th><td>                                   <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> <dfn class="local col9 decl" id="339Options" title='Options' data-type='llvm::TargetOptions' data-ref="339Options">Options</dfn>,</td></tr>
<tr><th id="498">498</th><td>                                   <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col0 decl" id="340RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="340RM">RM</dfn>,</td></tr>
<tr><th id="499">499</th><td>                                   <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a>&gt; <dfn class="local col1 decl" id="341CM" title='CM' data-type='Optional&lt;CodeModel::Model&gt;' data-ref="341CM">CM</dfn>,</td></tr>
<tr><th id="500">500</th><td>                                   <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col2 decl" id="342OL" title='OL' data-type='CodeGenOpt::Level' data-ref="342OL">OL</dfn>, <em>bool</em> <dfn class="local col3 decl" id="343JIT" title='JIT' data-type='bool' data-ref="343JIT">JIT</dfn>)</td></tr>
<tr><th id="501">501</th><td>    : <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a><a class="ref" href="#_ZN4llvm19AMDGPUTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelE10591718" title='llvm::AMDGPUTargetMachine::AMDGPUTargetMachine' data-ref="_ZN4llvm19AMDGPUTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_NS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS9_INS_9CodeModel5ModelE10591718">(</a><a class="local col5 ref" href="#335T" title='T' data-ref="335T">T</a>, <a class="local col6 ref" href="#336TT" title='TT' data-ref="336TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#337CPU" title='CPU' data-ref="337CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#338FS" title='FS' data-ref="338FS">FS</a>, <a class="ref fake" href="../../../include/llvm/Target/TargetOptions.h.html#106" title='llvm::TargetOptions::TargetOptions' data-ref="_ZN4llvm13TargetOptionsC1ERKS0_"></a><a class="local col9 ref" href="#339Options" title='Options' data-ref="339Options">Options</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col0 ref" href="#340RM" title='RM' data-ref="340RM">RM</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#341CM" title='CM' data-ref="341CM">CM</a>, <a class="local col2 ref" href="#342OL" title='OL' data-ref="342OL">OL</a>) {}</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="virtual decl def" id="_ZNK4llvm16GCNTargetMachine16getSubtargetImplERKNS_8FunctionE" title='llvm::GCNTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm16GCNTargetMachine16getSubtargetImplERKNS_8FunctionE">getSubtargetImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="344F" title='F' data-type='const llvm::Function &amp;' data-ref="344F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="345GPU" title='GPU' data-type='llvm::StringRef' data-ref="345GPU">GPU</dfn> = <a class="member" href="#_ZNK4llvm19AMDGPUTargetMachine10getGPUNameERKNS_8FunctionE" title='llvm::AMDGPUTargetMachine::getGPUName' data-ref="_ZNK4llvm19AMDGPUTargetMachine10getGPUNameERKNS_8FunctionE">getGPUName</a>(<a class="local col4 ref" href="#344F" title='F' data-ref="344F">F</a>);</td></tr>
<tr><th id="505">505</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="346FS" title='FS' data-type='llvm::StringRef' data-ref="346FS">FS</dfn> = <a class="member" href="#_ZNK4llvm19AMDGPUTargetMachine16getFeatureStringERKNS_8FunctionE" title='llvm::AMDGPUTargetMachine::getFeatureString' data-ref="_ZNK4llvm19AMDGPUTargetMachine16getFeatureStringERKNS_8FunctionE">getFeatureString</a>(<a class="local col4 ref" href="#344F" title='F' data-ref="344F">F</a>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>128</var>&gt; <dfn class="local col7 decl" id="347SubtargetKey" title='SubtargetKey' data-type='SmallString&lt;128&gt;' data-ref="347SubtargetKey">SubtargetKey</dfn><a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1ENS_9StringRefE" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#345GPU" title='GPU' data-ref="345GPU">GPU</a>);</td></tr>
<tr><th id="508">508</th><td>  <a class="local col7 ref" href="#347SubtargetKey" title='SubtargetKey' data-ref="347SubtargetKey">SubtargetKey</a>.<a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallString6appendENS_9StringRefE" title='llvm::SmallString::append' data-ref="_ZN4llvm11SmallString6appendENS_9StringRefE">append</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#346FS" title='FS' data-ref="346FS">FS</a>);</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="348I" title='I' data-type='std::unique_ptr&lt;llvm::GCNSubtarget, std::default_delete&lt;llvm::GCNSubtarget&gt; &gt; &amp;' data-ref="348I">I</dfn> = <a class="member" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine::SubtargetMap" title='llvm::GCNTargetMachine::SubtargetMap' data-ref="llvm::GCNTargetMachine::SubtargetMap">SubtargetMap</a><a class="ref" href="../../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZNK4llvm11SmallStringcvNS_9StringRefEEv" title='llvm::SmallString::operator StringRef' data-ref="_ZNK4llvm11SmallStringcvNS_9StringRefEEv"></a><a class="local col7 ref" href="#347SubtargetKey" title='SubtargetKey' data-ref="347SubtargetKey">SubtargetKey</a>]</a>;</td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (!<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>) {</td></tr>
<tr><th id="512">512</th><td>    <i>// This needs to be done before we create a new subtarget since any</i></td></tr>
<tr><th id="513">513</th><td><i>    // creation will depend on the TM and the code generation flags on the</i></td></tr>
<tr><th id="514">514</th><td><i>    // function that reside in TargetOptions.</i></td></tr>
<tr><th id="515">515</th><td>    <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE" title='llvm::TargetMachine::resetTargetOptions' data-ref="_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE">resetTargetOptions</a>(<a class="local col4 ref" href="#344F" title='F' data-ref="344F">F</a>);</td></tr>
<tr><th id="516">516</th><td>    <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;(<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>, <span class='refarg'><a class="local col5 ref" href="#345GPU" title='GPU' data-ref="345GPU">GPU</a></span>, <span class='refarg'><a class="local col6 ref" href="#346FS" title='FS' data-ref="346FS">FS</a></span>, *<b>this</b>);</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="AMDGPUSubtarget.h.html#_ZN4llvm12GCNSubtarget26setScalarizeGlobalBehaviorEb" title='llvm::GCNSubtarget::setScalarizeGlobalBehavior' data-ref="_ZN4llvm12GCNSubtarget26setScalarizeGlobalBehaviorEb">setScalarizeGlobalBehavior</a>(<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ScalarizeGlobal" title='ScalarizeGlobal' data-use='m' data-ref="ScalarizeGlobal">ScalarizeGlobal</a>);</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <b>return</b> <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="522">522</th><td>}</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo">TargetTransformInfo</a></td></tr>
<tr><th id="525">525</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm16GCNTargetMachine22getTargetTransformInfoERKNS_8FunctionE" title='llvm::GCNTargetMachine::getTargetTransformInfo' data-ref="_ZN4llvm16GCNTargetMachine22getTargetTransformInfoERKNS_8FunctionE">getTargetTransformInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col9 decl" id="349F" title='F' data-type='const llvm::Function &amp;' data-ref="349F">F</dfn>) {</td></tr>
<tr><th id="526">526</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo">TargetTransformInfo</a><a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#_ZN4llvm19TargetTransformInfoC1ET_" title='llvm::TargetTransformInfo::TargetTransformInfo' data-ref="_ZN4llvm19TargetTransformInfoC1ET_">(</a><a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a><a class="ref" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE" title='llvm::GCNTTIImpl::GCNTTIImpl' data-ref="_ZN4llvm10GCNTTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE">(</a><b>this</b>, <a class="local col9 ref" href="#349F" title='F' data-ref="349F">F</a>));</td></tr>
<tr><th id="527">527</th><td>}</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="530">530</th><td><i>// AMDGPU Pass Setup</i></td></tr>
<tr><th id="531">531</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><b>namespace</b> {</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> {</td></tr>
<tr><th id="536">536</th><td><b>public</b>:</td></tr>
<tr><th id="537">537</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::AMDGPUPassConfig::AMDGPUPassConfig' data-type='void (anonymous namespace)::AMDGPUPassConfig::AMDGPUPassConfig(llvm::LLVMTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; PM)' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">AMDGPUPassConfig</dfn>(<a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="local col0 decl" id="350TM" title='TM' data-type='llvm::LLVMTargetMachine &amp;' data-ref="350TM">TM</dfn>, <a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col1 decl" id="351PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="351PM">PM</dfn>)</td></tr>
<tr><th id="538">538</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a><a class="ref" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE" title='llvm::TargetPassConfig::TargetPassConfig' data-ref="_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE">(</a><a class="local col0 ref" href="#350TM" title='TM' data-ref="350TM">TM</a>, <a class="local col1 ref" href="#351PM" title='PM' data-ref="351PM">PM</a>) {</td></tr>
<tr><th id="539">539</th><td>    <i>// Exceptions and StackMaps are not supported, so these passes will never do</i></td></tr>
<tr><th id="540">540</th><td><i>    // anything.</i></td></tr>
<tr><th id="541">541</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11disablePassEPKv" title='llvm::TargetPassConfig::disablePass' data-ref="_ZN4llvm16TargetPassConfig11disablePassEPKv">disablePass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::StackMapLivenessID" title='llvm::StackMapLivenessID' data-ref="llvm::StackMapLivenessID">StackMapLivenessID</a>);</td></tr>
<tr><th id="542">542</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11disablePassEPKv" title='llvm::TargetPassConfig::disablePass' data-ref="_ZN4llvm16TargetPassConfig11disablePassEPKv">disablePass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::FuncletLayoutID" title='llvm::FuncletLayoutID' data-ref="llvm::FuncletLayoutID">FuncletLayoutID</a>);</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv" title='(anonymous namespace)::AMDGPUPassConfig::getAMDGPUTargetMachine' data-type='llvm::AMDGPUTargetMachine &amp; (anonymous namespace)::AMDGPUPassConfig::getAMDGPUTargetMachine() const' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv">getAMDGPUTargetMachine</dfn>() <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig5getTMEv" title='llvm::TargetPassConfig::getTM' data-ref="_ZNK4llvm16TargetPassConfig5getTMEv">getTM</a>&lt;<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>&gt;();</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="550">550</th><td>  <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE" title='(anonymous namespace)::AMDGPUPassConfig::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::AMDGPUPassConfig::createMachineScheduler(llvm::MachineSchedContext * C) const' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">createMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col2 decl" id="352C" title='C' data-type='llvm::MachineSchedContext *' data-ref="352C">C</dfn>) <em>const</em> override {</td></tr>
<tr><th id="551">551</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="local col3 decl" id="353DAG" title='DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="353DAG">DAG</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" title='llvm::createGenericSchedLive' data-ref="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE">createGenericSchedLive</a>(<a class="local col2 ref" href="#352C" title='C' data-ref="352C">C</a>);</td></tr>
<tr><th id="552">552</th><td>    <a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createLoadClusterDAGMutation' data-ref="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createLoadClusterDAGMutation</a>(<a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="553">553</th><td>    <a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createStoreClusterDAGMutation' data-ref="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createStoreClusterDAGMutation</a>(<a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> <a class="local col3 ref" href="#353DAG" title='DAG' data-ref="353DAG">DAG</a>;</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv" title='(anonymous namespace)::AMDGPUPassConfig::addEarlyCSEOrGVNPass' data-type='void (anonymous namespace)::AMDGPUPassConfig::addEarlyCSEOrGVNPass()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv">addEarlyCSEOrGVNPass</a>();</td></tr>
<tr><th id="558">558</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addStraightLineScalarOptimizationPasses' data-type='void (anonymous namespace)::AMDGPUPassConfig::addStraightLineScalarOptimizationPasses()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv">addStraightLineScalarOptimizationPasses</a>();</td></tr>
<tr><th id="559">559</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addIRPasses' data-type='void (anonymous namespace)::AMDGPUPassConfig::addIRPasses()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv">addIRPasses</a>() override;</td></tr>
<tr><th id="560">560</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv" title='(anonymous namespace)::AMDGPUPassConfig::addCodeGenPrepare' data-type='void (anonymous namespace)::AMDGPUPassConfig::addCodeGenPrepare()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</a>() override;</td></tr>
<tr><th id="561">561</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv" title='(anonymous namespace)::AMDGPUPassConfig::addPreISel' data-type='bool (anonymous namespace)::AMDGPUPassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv">addPreISel</a>() override;</td></tr>
<tr><th id="562">562</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv" title='(anonymous namespace)::AMDGPUPassConfig::addInstSelector' data-type='bool (anonymous namespace)::AMDGPUPassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv">addInstSelector</a>() override;</td></tr>
<tr><th id="563">563</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig11addGCPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addGCPasses' data-type='bool (anonymous namespace)::AMDGPUPassConfig::addGCPasses()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig11addGCPassesEv">addGCPasses</a>() override;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CSEConfigBase.h.html#llvm::CSEConfigBase" title='llvm::CSEConfigBase' data-ref="llvm::CSEConfigBase">CSEConfigBase</a>&gt; <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv" title='(anonymous namespace)::AMDGPUPassConfig::getCSEConfig' data-type='std::unique_ptr&lt;CSEConfigBase&gt; (anonymous namespace)::AMDGPUPassConfig::getCSEConfig() const' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv">getCSEConfig</a>() <em>const</em> override;</td></tr>
<tr><th id="566">566</th><td>};</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CSEConfigBase.h.html#llvm::CSEConfigBase" title='llvm::CSEConfigBase' data-ref="llvm::CSEConfigBase">CSEConfigBase</a>&gt; <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv" title='(anonymous namespace)::AMDGPUPassConfig::getCSEConfig' data-type='std::unique_ptr&lt;CSEConfigBase&gt; (anonymous namespace)::AMDGPUPassConfig::getCSEConfig() const' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv">getCSEConfig</dfn>() <em>const</em> {</td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CSEInfo.h.html#_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE" title='llvm::getStandardCSEConfigForOpt' data-ref="_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE">getStandardCSEConfigForOpt</a>(<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>());</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</dfn> final : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a> {</td></tr>
<tr><th id="573">573</th><td><b>public</b>:</td></tr>
<tr><th id="574">574</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114R600PassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::R600PassConfig::R600PassConfig' data-type='void (anonymous namespace)::R600PassConfig::R600PassConfig(llvm::LLVMTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; PM)' data-ref="_ZN12_GLOBAL__N_114R600PassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">R600PassConfig</dfn>(<a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="local col4 decl" id="354TM" title='TM' data-type='llvm::LLVMTargetMachine &amp;' data-ref="354TM">TM</dfn>, <a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col5 decl" id="355PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="355PM">PM</dfn>)</td></tr>
<tr><th id="575">575</th><td>    : <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::AMDGPUPassConfig::AMDGPUPassConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">(</a><a class="local col4 ref" href="#354TM" title='TM' data-ref="354TM">TM</a>, <a class="local col5 ref" href="#355PM" title='PM' data-ref="355PM">PM</a>) {}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114R600PassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE" title='(anonymous namespace)::R600PassConfig::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::R600PassConfig::createMachineScheduler(llvm::MachineSchedContext * C) const' data-ref="_ZNK12_GLOBAL__N_114R600PassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">createMachineScheduler</dfn>(</td></tr>
<tr><th id="578">578</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col6 decl" id="356C" title='C' data-type='llvm::MachineSchedContext *' data-ref="356C">C</dfn>) <em>const</em> override {</td></tr>
<tr><th id="579">579</th><td>    <b>return</b> <a class="tu ref" href="#_ZL26createR600MachineSchedulerPN4llvm19MachineSchedContextE" title='createR600MachineScheduler' data-use='c' data-ref="_ZL26createR600MachineSchedulerPN4llvm19MachineSchedContextE">createR600MachineScheduler</a>(<a class="local col6 ref" href="#356C" title='C' data-ref="356C">C</a>);</td></tr>
<tr><th id="580">580</th><td>  }</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv" title='(anonymous namespace)::R600PassConfig::addPreISel' data-type='bool (anonymous namespace)::R600PassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv">addPreISel</a>() override;</td></tr>
<tr><th id="583">583</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114R600PassConfig15addInstSelectorEv" title='(anonymous namespace)::R600PassConfig::addInstSelector' data-type='bool (anonymous namespace)::R600PassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig15addInstSelectorEv">addInstSelector</a>() override;</td></tr>
<tr><th id="584">584</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114R600PassConfig14addPreRegAllocEv" title='(anonymous namespace)::R600PassConfig::addPreRegAlloc' data-type='void (anonymous namespace)::R600PassConfig::addPreRegAlloc()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig14addPreRegAllocEv">addPreRegAlloc</a>() override;</td></tr>
<tr><th id="585">585</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev" title='(anonymous namespace)::R600PassConfig::addPreSched2' data-type='void (anonymous namespace)::R600PassConfig::addPreSched2()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev">addPreSched2</a>() override;</td></tr>
<tr><th id="586">586</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv" title='(anonymous namespace)::R600PassConfig::addPreEmitPass' data-type='void (anonymous namespace)::R600PassConfig::addPreEmitPass()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv">addPreEmitPass</a>() override;</td></tr>
<tr><th id="587">587</th><td>};</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</dfn> final : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a> {</td></tr>
<tr><th id="590">590</th><td><b>public</b>:</td></tr>
<tr><th id="591">591</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::GCNPassConfig::GCNPassConfig' data-type='void (anonymous namespace)::GCNPassConfig::GCNPassConfig(llvm::LLVMTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; PM)' data-ref="_ZN12_GLOBAL__N_113GCNPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">GCNPassConfig</dfn>(<a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="local col7 decl" id="357TM" title='TM' data-type='llvm::LLVMTargetMachine &amp;' data-ref="357TM">TM</dfn>, <a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col8 decl" id="358PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="358PM">PM</dfn>)</td></tr>
<tr><th id="592">592</th><td>    : <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::AMDGPUPassConfig::AMDGPUPassConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">(</a><a class="local col7 ref" href="#357TM" title='TM' data-ref="357TM">TM</a>, <a class="local col8 ref" href="#358PM" title='PM' data-ref="358PM">PM</a>) {</td></tr>
<tr><th id="593">593</th><td>    <i>// It is necessary to know the register usage of the entire call graph.  We</i></td></tr>
<tr><th id="594">594</th><td><i>    // allow calls without EnableAMDGPUFunctionCalls if they are marked</i></td></tr>
<tr><th id="595">595</th><td><i>    // noinline, so this is always required.</i></td></tr>
<tr><th id="596">596</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig26setRequiresCodeGenSCCOrderEb" title='llvm::TargetPassConfig::setRequiresCodeGenSCCOrder' data-ref="_ZN4llvm16TargetPassConfig26setRequiresCodeGenSCCOrderEb">setRequiresCodeGenSCCOrder</a>(<b>true</b>);</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a> &amp;<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113GCNPassConfig19getGCNTargetMachineEv" title='(anonymous namespace)::GCNPassConfig::getGCNTargetMachine' data-type='llvm::GCNTargetMachine &amp; (anonymous namespace)::GCNPassConfig::getGCNTargetMachine() const' data-ref="_ZNK12_GLOBAL__N_113GCNPassConfig19getGCNTargetMachineEv">getGCNTargetMachine</dfn>() <em>const</em> {</td></tr>
<tr><th id="600">600</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig5getTMEv" title='llvm::TargetPassConfig::getTM' data-ref="_ZNK4llvm16TargetPassConfig5getTMEv">getTM</a>&lt;<a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>&gt;();</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="604">604</th><td>  <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE" title='(anonymous namespace)::GCNPassConfig::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::GCNPassConfig::createMachineScheduler(llvm::MachineSchedContext * C) const' data-ref="_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">createMachineScheduler</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col9 decl" id="359C" title='C' data-type='llvm::MachineSchedContext *' data-ref="359C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv" title='(anonymous namespace)::GCNPassConfig::addPreISel' data-type='bool (anonymous namespace)::GCNPassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv">addPreISel</a>() override;</td></tr>
<tr><th id="607">607</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig25addMachineSSAOptimizationEv" title='(anonymous namespace)::GCNPassConfig::addMachineSSAOptimization' data-type='void (anonymous namespace)::GCNPassConfig::addMachineSSAOptimization()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig25addMachineSSAOptimizationEv">addMachineSSAOptimization</a>() override;</td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig10addILPOptsEv" title='(anonymous namespace)::GCNPassConfig::addILPOpts' data-type='bool (anonymous namespace)::GCNPassConfig::addILPOpts()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig10addILPOptsEv">addILPOpts</a>() override;</td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv" title='(anonymous namespace)::GCNPassConfig::addInstSelector' data-type='bool (anonymous namespace)::GCNPassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv">addInstSelector</a>() override;</td></tr>
<tr><th id="610">610</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv" title='(anonymous namespace)::GCNPassConfig::addIRTranslator' data-type='bool (anonymous namespace)::GCNPassConfig::addIRTranslator()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv">addIRTranslator</a>() override;</td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv" title='(anonymous namespace)::GCNPassConfig::addLegalizeMachineIR' data-type='bool (anonymous namespace)::GCNPassConfig::addLegalizeMachineIR()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv">addLegalizeMachineIR</a>() override;</td></tr>
<tr><th id="612">612</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv" title='(anonymous namespace)::GCNPassConfig::addRegBankSelect' data-type='bool (anonymous namespace)::GCNPassConfig::addRegBankSelect()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv">addRegBankSelect</a>() override;</td></tr>
<tr><th id="613">613</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv" title='(anonymous namespace)::GCNPassConfig::addGlobalInstructionSelect' data-type='bool (anonymous namespace)::GCNPassConfig::addGlobalInstructionSelect()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv">addGlobalInstructionSelect</a>() override;</td></tr>
<tr><th id="614">614</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addFastRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addFastRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv">addFastRegAlloc</a>() override;</td></tr>
<tr><th id="615">615</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addOptimizedRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addOptimizedRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv">addOptimizedRegAlloc</a>() override;</td></tr>
<tr><th id="616">616</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addPreRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addPreRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv">addPreRegAlloc</a>() override;</td></tr>
<tr><th id="617">617</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig13addPreRewriteEv" title='(anonymous namespace)::GCNPassConfig::addPreRewrite' data-type='bool (anonymous namespace)::GCNPassConfig::addPreRewrite()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig13addPreRewriteEv">addPreRewrite</a>() override;</td></tr>
<tr><th id="618">618</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig15addPostRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addPostRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addPostRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addPostRegAllocEv">addPostRegAlloc</a>() override;</td></tr>
<tr><th id="619">619</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig12addPreSched2Ev" title='(anonymous namespace)::GCNPassConfig::addPreSched2' data-type='void (anonymous namespace)::GCNPassConfig::addPreSched2()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig12addPreSched2Ev">addPreSched2</a>() override;</td></tr>
<tr><th id="620">620</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv" title='(anonymous namespace)::GCNPassConfig::addPreEmitPass' data-type='void (anonymous namespace)::GCNPassConfig::addPreEmitPass()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv">addPreEmitPass</a>() override;</td></tr>
<tr><th id="621">621</th><td>};</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv" title='(anonymous namespace)::AMDGPUPassConfig::addEarlyCSEOrGVNPass' data-type='void (anonymous namespace)::AMDGPUPassConfig::addEarlyCSEOrGVNPass()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv">addEarlyCSEOrGVNPass</dfn>() {</td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Aggressive" title='llvm::CodeGenOpt::Level::Aggressive' data-ref="llvm::CodeGenOpt::Level::Aggressive">Aggressive</a>)</td></tr>
<tr><th id="627">627</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar/GVN.h.html#_ZN4llvm13createGVNPassEb" title='llvm::createGVNPass' data-ref="_ZN4llvm13createGVNPassEb">createGVNPass</a>());</td></tr>
<tr><th id="628">628</th><td>  <b>else</b></td></tr>
<tr><th id="629">629</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm18createEarlyCSEPassEb" title='llvm::createEarlyCSEPass' data-ref="_ZN4llvm18createEarlyCSEPassEb">createEarlyCSEPass</a>());</td></tr>
<tr><th id="630">630</th><td>}</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addStraightLineScalarOptimizationPasses' data-type='void (anonymous namespace)::AMDGPUPassConfig::addStraightLineScalarOptimizationPasses()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv">addStraightLineScalarOptimizationPasses</dfn>() {</td></tr>
<tr><th id="633">633</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm14createLICMPassEv" title='llvm::createLICMPass' data-ref="_ZN4llvm14createLICMPassEv">createLICMPass</a>());</td></tr>
<tr><th id="634">634</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm36createSeparateConstOffsetFromGEPPassEb" title='llvm::createSeparateConstOffsetFromGEPPass' data-ref="_ZN4llvm36createSeparateConstOffsetFromGEPPassEb">createSeparateConstOffsetFromGEPPass</a>());</td></tr>
<tr><th id="635">635</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm30createSpeculativeExecutionPassEv" title='llvm::createSpeculativeExecutionPass' data-ref="_ZN4llvm30createSpeculativeExecutionPassEv">createSpeculativeExecutionPass</a>());</td></tr>
<tr><th id="636">636</th><td>  <i>// ReassociateGEPs exposes more opportunites for SLSR. See</i></td></tr>
<tr><th id="637">637</th><td><i>  // the example in reassociate-geps-and-slsr.ll.</i></td></tr>
<tr><th id="638">638</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm36createStraightLineStrengthReducePassEv" title='llvm::createStraightLineStrengthReducePass' data-ref="_ZN4llvm36createStraightLineStrengthReducePassEv">createStraightLineStrengthReducePass</a>());</td></tr>
<tr><th id="639">639</th><td>  <i>// SeparateConstOffsetFromGEP and SLSR creates common expressions which GVN or</i></td></tr>
<tr><th id="640">640</th><td><i>  // EarlyCSE can reuse.</i></td></tr>
<tr><th id="641">641</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv" title='(anonymous namespace)::AMDGPUPassConfig::addEarlyCSEOrGVNPass' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv">addEarlyCSEOrGVNPass</a>();</td></tr>
<tr><th id="642">642</th><td>  <i>// Run NaryReassociate after EarlyCSE/GVN to be more effective.</i></td></tr>
<tr><th id="643">643</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm25createNaryReassociatePassEv" title='llvm::createNaryReassociatePass' data-ref="_ZN4llvm25createNaryReassociatePassEv">createNaryReassociatePass</a>());</td></tr>
<tr><th id="644">644</th><td>  <i>// NaryReassociate on GEPs creates redundant common expressions, so run</i></td></tr>
<tr><th id="645">645</th><td><i>  // EarlyCSE after it.</i></td></tr>
<tr><th id="646">646</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm18createEarlyCSEPassEb" title='llvm::createEarlyCSEPass' data-ref="_ZN4llvm18createEarlyCSEPassEb">createEarlyCSEPass</a>());</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addIRPasses' data-type='void (anonymous namespace)::AMDGPUPassConfig::addIRPasses()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv">addIRPasses</dfn>() {</td></tr>
<tr><th id="650">650</th><td>  <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="local col0 decl" id="360TM" title='TM' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="360TM">TM</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv" title='(anonymous namespace)::AMDGPUPassConfig::getAMDGPUTargetMachine' data-use='c' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv">getAMDGPUTargetMachine</a>();</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <i>// There is no reason to run these.</i></td></tr>
<tr><th id="653">653</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11disablePassEPKv" title='llvm::TargetPassConfig::disablePass' data-ref="_ZN4llvm16TargetPassConfig11disablePassEPKv">disablePass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::StackMapLivenessID" title='llvm::StackMapLivenessID' data-ref="llvm::StackMapLivenessID">StackMapLivenessID</a>);</td></tr>
<tr><th id="654">654</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11disablePassEPKv" title='llvm::TargetPassConfig::disablePass' data-ref="_ZN4llvm16TargetPassConfig11disablePassEPKv">disablePass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::FuncletLayoutID" title='llvm::FuncletLayoutID' data-ref="llvm::FuncletLayoutID">FuncletLayoutID</a>);</td></tr>
<tr><th id="655">655</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11disablePassEPKv" title='llvm::TargetPassConfig::disablePass' data-ref="_ZN4llvm16TargetPassConfig11disablePassEPKv">disablePass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::PatchableFunctionID" title='llvm::PatchableFunctionID' data-ref="llvm::PatchableFunctionID">PatchableFunctionID</a>);</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm22createAtomicExpandPassEv" title='llvm::createAtomicExpandPass' data-ref="_ZN4llvm22createAtomicExpandPassEv">createAtomicExpandPass</a>());</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <i>// This must occur before inlining, as the inliner will not look through</i></td></tr>
<tr><th id="660">660</th><td><i>  // bitcast calls.</i></td></tr>
<tr><th id="661">661</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm35createAMDGPUFixFunctionBitcastsPassEv" title='llvm::createAMDGPUFixFunctionBitcastsPass' data-ref="_ZN4llvm35createAMDGPUFixFunctionBitcastsPassEv">createAMDGPUFixFunctionBitcastsPass</a>());</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm31createAMDGPULowerIntrinsicsPassEv" title='llvm::createAMDGPULowerIntrinsicsPass' data-ref="_ZN4llvm31createAMDGPULowerIntrinsicsPassEv">createAMDGPULowerIntrinsicsPass</a>());</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <i>// Function calls are not supported, so make sure we inline everything.</i></td></tr>
<tr><th id="666">666</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm28createAMDGPUAlwaysInlinePassEb" title='llvm::createAMDGPUAlwaysInlinePass' data-ref="_ZN4llvm28createAMDGPUAlwaysInlinePassEb">createAMDGPUAlwaysInlinePass</a>());</td></tr>
<tr><th id="667">667</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/IPO/AlwaysInliner.h.html#_ZN4llvm29createAlwaysInlinerLegacyPassEb" title='llvm::createAlwaysInlinerLegacyPass' data-ref="_ZN4llvm29createAlwaysInlinerLegacyPassEb">createAlwaysInlinerLegacyPass</a>());</td></tr>
<tr><th id="668">668</th><td>  <i>// We need to add the barrier noop pass, otherwise adding the function</i></td></tr>
<tr><th id="669">669</th><td><i>  // inlining pass will cause all of the PassConfigs passes to be run</i></td></tr>
<tr><th id="670">670</th><td><i>  // one function at a time, which means if we have a nodule with two</i></td></tr>
<tr><th id="671">671</th><td><i>  // functions, then we will generate code for the first function</i></td></tr>
<tr><th id="672">672</th><td><i>  // without ever running any passes on the second.</i></td></tr>
<tr><th id="673">673</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/IPO.h.html#_ZN4llvm21createBarrierNoopPassEv" title='llvm::createBarrierNoopPass' data-ref="_ZN4llvm21createBarrierNoopPassEv">createBarrierNoopPass</a>());</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (<a class="local col0 ref" href="#360TM" title='TM' data-ref="360TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>) {</td></tr>
<tr><th id="676">676</th><td>    <i>// TODO: May want to move later or split into an early and late one.</i></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm30createAMDGPUCodeGenPreparePassEv" title='llvm::createAMDGPUCodeGenPreparePass' data-ref="_ZN4llvm30createAMDGPUCodeGenPreparePassEv">createAMDGPUCodeGenPreparePass</a>());</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// Handle uses of OpenCL image2d_t, image3d_t and sampler_t arguments.</i></td></tr>
<tr><th id="682">682</th><td>  <b>if</b> (<a class="local col0 ref" href="#360TM" title='TM' data-ref="360TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::r600" title='llvm::Triple::ArchType::r600' data-ref="llvm::Triple::ArchType::r600">r600</a>)</td></tr>
<tr><th id="683">683</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm37createR600OpenCLImageTypeLoweringPassEv" title='llvm::createR600OpenCLImageTypeLoweringPass' data-ref="_ZN4llvm37createR600OpenCLImageTypeLoweringPassEv">createR600OpenCLImageTypeLoweringPass</a>());</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <i>// Replace OpenCL enqueued block function pointers with global variables.</i></td></tr>
<tr><th id="686">686</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm43createAMDGPUOpenCLEnqueuedBlockLoweringPassEv" title='llvm::createAMDGPUOpenCLEnqueuedBlockLoweringPass' data-ref="_ZN4llvm43createAMDGPUOpenCLEnqueuedBlockLoweringPassEv">createAMDGPUOpenCLEnqueuedBlockLoweringPass</a>());</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <b>if</b> (<a class="local col0 ref" href="#360TM" title='TM' data-ref="360TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &gt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>) {</td></tr>
<tr><th id="689">689</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm28createInferAddressSpacesPassEj" title='llvm::createInferAddressSpacesPass' data-ref="_ZN4llvm28createInferAddressSpacesPassEj">createInferAddressSpacesPass</a>());</td></tr>
<tr><th id="690">690</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createAMDGPUPromoteAllocaEv" title='llvm::createAMDGPUPromoteAlloca' data-ref="_ZN4llvm25createAMDGPUPromoteAllocaEv">createAMDGPUPromoteAlloca</a>());</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSROA" title='EnableSROA' data-use='m' data-ref="EnableSROA">EnableSROA</a>)</td></tr>
<tr><th id="693">693</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm14createSROAPassEv" title='llvm::createSROAPass' data-ref="_ZN4llvm14createSROAPassEv">createSROAPass</a>());</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableScalarIRPasses" title='EnableScalarIRPasses' data-use='m' data-ref="EnableScalarIRPasses">EnableScalarIRPasses</a>)</td></tr>
<tr><th id="696">696</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addStraightLineScalarOptimizationPasses' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig39addStraightLineScalarOptimizationPassesEv">addStraightLineScalarOptimizationPasses</a>();</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableAMDGPUAliasAnalysis" title='EnableAMDGPUAliasAnalysis' data-use='m' data-ref="EnableAMDGPUAliasAnalysis">EnableAMDGPUAliasAnalysis</a>) {</td></tr>
<tr><th id="699">699</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createAMDGPUAAWrapperPassEv" title='llvm::createAMDGPUAAWrapperPass' data-ref="_ZN4llvm25createAMDGPUAAWrapperPassEv">createAMDGPUAAWrapperPass</a>());</td></tr>
<tr><th id="700">700</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm27createExternalAAWrapperPassESt8functionIFvRNS_4PassERNS_8FunctionERNS_9AAResultsEEE" title='llvm::createExternalAAWrapperPass' data-ref="_ZN4llvm27createExternalAAWrapperPassESt8functionIFvRNS_4PassERNS_8FunctionERNS_9AAResultsEEE">createExternalAAWrapperPass</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[](<a class="type" href="../../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> &amp;<dfn class="local col1 decl" id="361P" title='P' data-type='llvm::Pass &amp;' data-ref="361P">P</dfn>, <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;,</td></tr>
<tr><th id="701">701</th><td>                                             <a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults">AAResults</a> &amp;<dfn class="local col2 decl" id="362AAR" title='AAR' data-type='llvm::AAResults &amp;' data-ref="362AAR">AAR</dfn>) {</td></tr>
<tr><th id="702">702</th><td>        <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="363WrapperPass" title='WrapperPass' data-type='llvm::AMDGPUAAWrapperPass *' data-ref="363WrapperPass"><a class="local col3 ref" href="#363WrapperPass" title='WrapperPass' data-ref="363WrapperPass">WrapperPass</a></dfn> = <a class="local col1 ref" href="#361P" title='P' data-ref="361P">P</a>.<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="AMDGPUAliasAnalysis.h.html#llvm::AMDGPUAAWrapperPass" title='llvm::AMDGPUAAWrapperPass' data-ref="llvm::AMDGPUAAWrapperPass">AMDGPUAAWrapperPass</a>&gt;())</td></tr>
<tr><th id="703">703</th><td>          <a class="local col2 ref" href="#362AAR" title='AAR' data-ref="362AAR">AAR</a>.<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm9AAResults11addAAResultERT_" title='llvm::AAResults::addAAResult' data-ref="_ZN4llvm9AAResults11addAAResultERT_">addAAResult</a>(<span class='refarg'><a class="local col3 ref" href="#363WrapperPass" title='WrapperPass' data-ref="363WrapperPass">WrapperPass</a>-&gt;<a class="ref" href="AMDGPUAliasAnalysis.h.html#_ZN4llvm19AMDGPUAAWrapperPass9getResultEv" title='llvm::AMDGPUAAWrapperPass::getResult' data-ref="_ZN4llvm19AMDGPUAAWrapperPass9getResultEv">getResult</a>()</span>);</td></tr>
<tr><th id="704">704</th><td>        }));</td></tr>
<tr><th id="705">705</th><td>    }</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11addIRPassesEv" title='llvm::TargetPassConfig::addIRPasses' data-ref="_ZN4llvm16TargetPassConfig11addIRPassesEv">addIRPasses</a>();</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// EarlyCSE is not always strong enough to clean up what LSR produces. For</i></td></tr>
<tr><th id="711">711</th><td><i>  // example, GVN can combine</i></td></tr>
<tr><th id="712">712</th><td><i>  //</i></td></tr>
<tr><th id="713">713</th><td><i>  //   %0 = add %a, %b</i></td></tr>
<tr><th id="714">714</th><td><i>  //   %1 = add %b, %a</i></td></tr>
<tr><th id="715">715</th><td><i>  //</i></td></tr>
<tr><th id="716">716</th><td><i>  // and</i></td></tr>
<tr><th id="717">717</th><td><i>  //</i></td></tr>
<tr><th id="718">718</th><td><i>  //   %0 = shl nsw %a, 2</i></td></tr>
<tr><th id="719">719</th><td><i>  //   %1 = shl %a, 2</i></td></tr>
<tr><th id="720">720</th><td><i>  //</i></td></tr>
<tr><th id="721">721</th><td><i>  // but EarlyCSE can do neither of them.</i></td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableScalarIRPasses" title='EnableScalarIRPasses' data-use='m' data-ref="EnableScalarIRPasses">EnableScalarIRPasses</a>)</td></tr>
<tr><th id="723">723</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv" title='(anonymous namespace)::AMDGPUPassConfig::addEarlyCSEOrGVNPass' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig20addEarlyCSEOrGVNPassEv">addEarlyCSEOrGVNPass</a>();</td></tr>
<tr><th id="724">724</th><td>}</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv" title='(anonymous namespace)::AMDGPUPassConfig::addCodeGenPrepare' data-type='void (anonymous namespace)::AMDGPUPassConfig::addCodeGenPrepare()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</dfn>() {</td></tr>
<tr><th id="727">727</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>)</td></tr>
<tr><th id="728">728</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm38createAMDGPUAnnotateKernelFeaturesPassEv" title='llvm::createAMDGPUAnnotateKernelFeaturesPass' data-ref="_ZN4llvm38createAMDGPUAnnotateKernelFeaturesPassEv">createAMDGPUAnnotateKernelFeaturesPass</a>());</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a> &amp;&amp;</td></tr>
<tr><th id="731">731</th><td>      <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableLowerKernelArguments" title='EnableLowerKernelArguments' data-use='m' data-ref="EnableLowerKernelArguments">EnableLowerKernelArguments</a>)</td></tr>
<tr><th id="732">732</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm36createAMDGPULowerKernelArgumentsPassEv" title='llvm::createAMDGPULowerKernelArgumentsPass' data-ref="_ZN4llvm36createAMDGPULowerKernelArgumentsPassEv">createAMDGPULowerKernelArgumentsPass</a>());</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv" title='llvm::TargetPassConfig::addCodeGenPrepare' data-ref="_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</a>();</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableLoadStoreVectorizer" title='EnableLoadStoreVectorizer' data-use='m' data-ref="EnableLoadStoreVectorizer">EnableLoadStoreVectorizer</a>)</td></tr>
<tr><th id="737">737</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Vectorize.h.html#_ZN4llvm29createLoadStoreVectorizerPassEv" title='llvm::createLoadStoreVectorizerPass' data-ref="_ZN4llvm29createLoadStoreVectorizerPassEv">createLoadStoreVectorizerPass</a>());</td></tr>
<tr><th id="738">738</th><td>}</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv" title='(anonymous namespace)::AMDGPUPassConfig::addPreISel' data-type='bool (anonymous namespace)::AMDGPUPassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv">addPreISel</dfn>() {</td></tr>
<tr><th id="741">741</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Utils.h.html#_ZN4llvm21createLowerSwitchPassEv" title='llvm::createLowerSwitchPass' data-ref="_ZN4llvm21createLowerSwitchPassEv">createLowerSwitchPass</a>());</td></tr>
<tr><th id="742">742</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm20createFlattenCFGPassEv" title='llvm::createFlattenCFGPass' data-ref="_ZN4llvm20createFlattenCFGPassEv">createFlattenCFGPass</a>());</td></tr>
<tr><th id="743">743</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="744">744</th><td>}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv" title='(anonymous namespace)::AMDGPUPassConfig::addInstSelector' data-type='bool (anonymous namespace)::AMDGPUPassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv">addInstSelector</dfn>() {</td></tr>
<tr><th id="747">747</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm19createAMDGPUISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createAMDGPUISelDag' data-ref="_ZN4llvm19createAMDGPUISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE">createAMDGPUISelDag</a>(&amp;<a class="tu member" href="#_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv" title='(anonymous namespace)::AMDGPUPassConfig::getAMDGPUTargetMachine' data-use='c' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv">getAMDGPUTargetMachine</a>(), <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>()));</td></tr>
<tr><th id="748">748</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116AMDGPUPassConfig11addGCPassesEv" title='(anonymous namespace)::AMDGPUPassConfig::addGCPasses' data-type='bool (anonymous namespace)::AMDGPUPassConfig::addGCPasses()' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig11addGCPassesEv">addGCPasses</dfn>() {</td></tr>
<tr><th id="752">752</th><td>  <i>// Do nothing. GC is not supported.</i></td></tr>
<tr><th id="753">753</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="754">754</th><td>}</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><i  data-doc="_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="757">757</th><td><i  data-doc="_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv">// R600 Pass Setup</i></td></tr>
<tr><th id="758">758</th><td><i  data-doc="_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv" title='(anonymous namespace)::R600PassConfig::addPreISel' data-type='bool (anonymous namespace)::R600PassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig10addPreISelEv">addPreISel</dfn>() {</td></tr>
<tr><th id="761">761</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<a class="virtual tu member" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv" title='(anonymous namespace)::AMDGPUPassConfig::addPreISel' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv">addPreISel</a>();</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableR600StructurizeCFG" title='EnableR600StructurizeCFG' data-use='m' data-ref="EnableR600StructurizeCFG">EnableR600StructurizeCFG</a>)</td></tr>
<tr><th id="764">764</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm24createStructurizeCFGPassEb" title='llvm::createStructurizeCFGPass' data-ref="_ZN4llvm24createStructurizeCFGPassEb">createStructurizeCFGPass</a>());</td></tr>
<tr><th id="765">765</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114R600PassConfig15addInstSelectorEv" title='(anonymous namespace)::R600PassConfig::addInstSelector' data-type='bool (anonymous namespace)::R600PassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig15addInstSelectorEv">addInstSelector</dfn>() {</td></tr>
<tr><th id="769">769</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm17createR600ISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createR600ISelDag' data-ref="_ZN4llvm17createR600ISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE">createR600ISelDag</a>(&amp;<a class="tu member" href="#_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv" title='(anonymous namespace)::AMDGPUPassConfig::getAMDGPUTargetMachine' data-use='c' data-ref="_ZNK12_GLOBAL__N_116AMDGPUPassConfig22getAMDGPUTargetMachineEv">getAMDGPUTargetMachine</a>(), <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>()));</td></tr>
<tr><th id="770">770</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="771">771</th><td>}</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114R600PassConfig14addPreRegAllocEv" title='(anonymous namespace)::R600PassConfig::addPreRegAlloc' data-type='void (anonymous namespace)::R600PassConfig::addPreRegAlloc()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig14addPreRegAllocEv">addPreRegAlloc</dfn>() {</td></tr>
<tr><th id="774">774</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createR600VectorRegMergerEv" title='llvm::createR600VectorRegMerger' data-ref="_ZN4llvm25createR600VectorRegMergerEv">createR600VectorRegMerger</a>());</td></tr>
<tr><th id="775">775</th><td>}</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev" title='(anonymous namespace)::R600PassConfig::addPreSched2' data-type='void (anonymous namespace)::R600PassConfig::addPreSched2()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev">addPreSched2</dfn>() {</td></tr>
<tr><th id="778">778</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm27createR600EmitClauseMarkersEv" title='llvm::createR600EmitClauseMarkers' data-ref="_ZN4llvm27createR600EmitClauseMarkersEv">createR600EmitClauseMarkers</a>(), <b>false</b>);</td></tr>
<tr><th id="779">779</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableR600IfConvert" title='EnableR600IfConvert' data-use='m' data-ref="EnableR600IfConvert">EnableR600IfConvert</a>)</td></tr>
<tr><th id="780">780</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::IfConverterID" title='llvm::IfConverterID' data-ref="llvm::IfConverterID">IfConverterID</a>, <b>false</b>);</td></tr>
<tr><th id="781">781</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createR600ClauseMergePassEv" title='llvm::createR600ClauseMergePass' data-ref="_ZN4llvm25createR600ClauseMergePassEv">createR600ClauseMergePass</a>(), <b>false</b>);</td></tr>
<tr><th id="782">782</th><td>}</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv" title='(anonymous namespace)::R600PassConfig::addPreEmitPass' data-type='void (anonymous namespace)::R600PassConfig::addPreEmitPass()' data-ref="_ZN12_GLOBAL__N_114R600PassConfig14addPreEmitPassEv">addPreEmitPass</dfn>() {</td></tr>
<tr><th id="785">785</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm31createAMDGPUCFGStructurizerPassEv" title='llvm::createAMDGPUCFGStructurizerPass' data-ref="_ZN4llvm31createAMDGPUCFGStructurizerPassEv">createAMDGPUCFGStructurizerPass</a>(), <b>false</b>);</td></tr>
<tr><th id="786">786</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm33createR600ExpandSpecialInstrsPassEv" title='llvm::createR600ExpandSpecialInstrsPass' data-ref="_ZN4llvm33createR600ExpandSpecialInstrsPassEv">createR600ExpandSpecialInstrsPass</a>(), <b>false</b>);</td></tr>
<tr><th id="787">787</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::FinalizeMachineBundlesID" title='llvm::FinalizeMachineBundlesID' data-ref="llvm::FinalizeMachineBundlesID">FinalizeMachineBundlesID</a>, <b>false</b>);</td></tr>
<tr><th id="788">788</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm20createR600PacketizerEv" title='llvm::createR600Packetizer' data-ref="_ZN4llvm20createR600PacketizerEv">createR600Packetizer</a>(), <b>false</b>);</td></tr>
<tr><th id="789">789</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm30createR600ControlFlowFinalizerEv" title='llvm::createR600ControlFlowFinalizer' data-ref="_ZN4llvm30createR600ControlFlowFinalizerEv">createR600ControlFlowFinalizer</a>(), <b>false</b>);</td></tr>
<tr><th id="790">790</th><td>}</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> *<a class="type" href="AMDGPUTargetMachine.h.html#llvm::R600TargetMachine" title='llvm::R600TargetMachine' data-ref="llvm::R600TargetMachine">R600TargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600TargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE" title='llvm::R600TargetMachine::createPassConfig' data-ref="_ZN4llvm17R600TargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE">createPassConfig</dfn>(<a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col4 decl" id="364PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="364PM">PM</dfn>) {</td></tr>
<tr><th id="793">793</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::R600PassConfig" title='(anonymous namespace)::R600PassConfig' data-ref="(anonymousnamespace)::R600PassConfig">R600PassConfig</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114R600PassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::R600PassConfig::R600PassConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_114R600PassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">(</a>*<b>this</b>, <a class="local col4 ref" href="#364PM" title='PM' data-ref="364PM">PM</a>);</td></tr>
<tr><th id="794">794</th><td>}</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="797">797</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">// GCN Pass Setup</i></td></tr>
<tr><th id="798">798</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE" title='(anonymous namespace)::GCNPassConfig::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::GCNPassConfig::createMachineScheduler(llvm::MachineSchedContext * C) const' data-ref="_ZNK12_GLOBAL__N_113GCNPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">createMachineScheduler</dfn>(</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col5 decl" id="365C" title='C' data-type='llvm::MachineSchedContext *' data-ref="365C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="802">802</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="366ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="366ST">ST</dfn> = <a class="local col5 ref" href="#365C" title='C' data-ref="365C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="local col6 ref" href="#366ST" title='ST' data-ref="366ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableSISchedulerEv" title='llvm::GCNSubtarget::enableSIScheduler' data-ref="_ZNK4llvm12GCNSubtarget17enableSISchedulerEv">enableSIScheduler</a>())</td></tr>
<tr><th id="804">804</th><td>    <b>return</b> <a class="tu ref" href="#_ZL24createSIMachineSchedulerPN4llvm19MachineSchedContextE" title='createSIMachineScheduler' data-use='c' data-ref="_ZL24createSIMachineSchedulerPN4llvm19MachineSchedContextE">createSIMachineScheduler</a>(<a class="local col5 ref" href="#365C" title='C' data-ref="365C">C</a>);</td></tr>
<tr><th id="805">805</th><td>  <b>return</b> <a class="tu ref" href="#_ZL37createGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE" title='createGCNMaxOccupancyMachineScheduler' data-use='c' data-ref="_ZL37createGCNMaxOccupancyMachineSchedulerPN4llvm19MachineSchedContextE">createGCNMaxOccupancyMachineScheduler</a>(<a class="local col5 ref" href="#365C" title='C' data-ref="365C">C</a>);</td></tr>
<tr><th id="806">806</th><td>}</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv" title='(anonymous namespace)::GCNPassConfig::addPreISel' data-type='bool (anonymous namespace)::GCNPassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig10addPreISelEv">addPreISel</dfn>() {</td></tr>
<tr><th id="809">809</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<a class="virtual tu member" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv" title='(anonymous namespace)::AMDGPUPassConfig::addPreISel' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig10addPreISelEv">addPreISel</a>();</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableAtomicOptimizations" title='EnableAtomicOptimizations' data-use='m' data-ref="EnableAtomicOptimizations">EnableAtomicOptimizations</a>) {</td></tr>
<tr><th id="812">812</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm31createAMDGPUAtomicOptimizerPassEv" title='llvm::createAMDGPUAtomicOptimizerPass' data-ref="_ZN4llvm31createAMDGPUAtomicOptimizerPassEv">createAMDGPUAtomicOptimizerPass</a>());</td></tr>
<tr><th id="813">813</th><td>  }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i>// FIXME: We need to run a pass to propagate the attributes when calls are</i></td></tr>
<tr><th id="816">816</th><td><i>  // supported.</i></td></tr>
<tr><th id="817">817</th><td><i></i></td></tr>
<tr><th id="818">818</th><td><i>  // Merge divergent exit nodes. StructurizeCFG won't recognize the multi-exit</i></td></tr>
<tr><th id="819">819</th><td><i>  // regions formed by them.</i></td></tr>
<tr><th id="820">820</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::AMDGPUUnifyDivergentExitNodesID" title='llvm::AMDGPUUnifyDivergentExitNodesID' data-ref="llvm::AMDGPUUnifyDivergentExitNodesID">AMDGPUUnifyDivergentExitNodesID</a>);</td></tr>
<tr><th id="821">821</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storagecvT_Ev" title='llvm::cl::opt_storage::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storagecvT_Ev"></a><a class="tu ref" href="#LateCFGStructurize" title='LateCFGStructurize' data-use='m' data-ref="LateCFGStructurize">LateCFGStructurize</a>) {</td></tr>
<tr><th id="822">822</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm24createStructurizeCFGPassEb" title='llvm::createStructurizeCFGPass' data-ref="_ZN4llvm24createStructurizeCFGPassEb">createStructurizeCFGPass</a>(<b>true</b>)); <i>// true -&gt; SkipUniformRegions</i></td></tr>
<tr><th id="823">823</th><td>  }</td></tr>
<tr><th id="824">824</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm17createSinkingPassEv" title='llvm::createSinkingPass' data-ref="_ZN4llvm17createSinkingPassEv">createSinkingPass</a>());</td></tr>
<tr><th id="825">825</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm33createAMDGPUAnnotateUniformValuesEv" title='llvm::createAMDGPUAnnotateUniformValues' data-ref="_ZN4llvm33createAMDGPUAnnotateUniformValuesEv">createAMDGPUAnnotateUniformValues</a>());</td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storagecvT_Ev" title='llvm::cl::opt_storage::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storagecvT_Ev"></a><a class="tu ref" href="#LateCFGStructurize" title='LateCFGStructurize' data-use='m' data-ref="LateCFGStructurize">LateCFGStructurize</a>) {</td></tr>
<tr><th id="827">827</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm31createSIAnnotateControlFlowPassEv" title='llvm::createSIAnnotateControlFlowPass' data-ref="_ZN4llvm31createSIAnnotateControlFlowPassEv">createSIAnnotateControlFlowPass</a>());</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="831">831</th><td>}</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig25addMachineSSAOptimizationEv" title='(anonymous namespace)::GCNPassConfig::addMachineSSAOptimization' data-type='void (anonymous namespace)::GCNPassConfig::addMachineSSAOptimization()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig25addMachineSSAOptimizationEv">addMachineSSAOptimization</dfn>() {</td></tr>
<tr><th id="834">834</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig25addMachineSSAOptimizationEv" title='llvm::TargetPassConfig::addMachineSSAOptimization' data-ref="_ZN4llvm16TargetPassConfig25addMachineSSAOptimizationEv">addMachineSSAOptimization</a>();</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>  <i>// We want to fold operands after PeepholeOptimizer has run (or as part of</i></td></tr>
<tr><th id="837">837</th><td><i>  // it), because it will eliminate extra copies making it easier to fold the</i></td></tr>
<tr><th id="838">838</th><td><i>  // real source operand. We want to eliminate dead instructions after, so that</i></td></tr>
<tr><th id="839">839</th><td><i>  // we see fewer uses of the copies. We then need to clean up the dead</i></td></tr>
<tr><th id="840">840</th><td><i>  // instructions leftover after the operands are folded as well.</i></td></tr>
<tr><th id="841">841</th><td><i>  //</i></td></tr>
<tr><th id="842">842</th><td><i>  // XXX - Can we get away without running DeadMachineInstructionElim again?</i></td></tr>
<tr><th id="843">843</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIFoldOperandsID" title='llvm::SIFoldOperandsID' data-ref="llvm::SIFoldOperandsID">SIFoldOperandsID</a>);</td></tr>
<tr><th id="844">844</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableDPPCombine" title='EnableDPPCombine' data-use='m' data-ref="EnableDPPCombine">EnableDPPCombine</a>)</td></tr>
<tr><th id="845">845</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::GCNDPPCombineID" title='llvm::GCNDPPCombineID' data-ref="llvm::GCNDPPCombineID">GCNDPPCombineID</a>);</td></tr>
<tr><th id="846">846</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::DeadMachineInstructionElimID" title='llvm::DeadMachineInstructionElimID' data-ref="llvm::DeadMachineInstructionElimID">DeadMachineInstructionElimID</a>);</td></tr>
<tr><th id="847">847</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SILoadStoreOptimizerID" title='llvm::SILoadStoreOptimizerID' data-ref="llvm::SILoadStoreOptimizerID">SILoadStoreOptimizerID</a>);</td></tr>
<tr><th id="848">848</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSDWAPeephole" title='EnableSDWAPeephole' data-use='m' data-ref="EnableSDWAPeephole">EnableSDWAPeephole</a>) {</td></tr>
<tr><th id="849">849</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIPeepholeSDWAID" title='llvm::SIPeepholeSDWAID' data-ref="llvm::SIPeepholeSDWAID">SIPeepholeSDWAID</a>);</td></tr>
<tr><th id="850">850</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::EarlyMachineLICMID" title='llvm::EarlyMachineLICMID' data-ref="llvm::EarlyMachineLICMID">EarlyMachineLICMID</a>);</td></tr>
<tr><th id="851">851</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::MachineCSEID" title='llvm::MachineCSEID' data-ref="llvm::MachineCSEID">MachineCSEID</a>);</td></tr>
<tr><th id="852">852</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIFoldOperandsID" title='llvm::SIFoldOperandsID' data-ref="llvm::SIFoldOperandsID">SIFoldOperandsID</a>);</td></tr>
<tr><th id="853">853</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::DeadMachineInstructionElimID" title='llvm::DeadMachineInstructionElimID' data-ref="llvm::DeadMachineInstructionElimID">DeadMachineInstructionElimID</a>);</td></tr>
<tr><th id="854">854</th><td>  }</td></tr>
<tr><th id="855">855</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm30createSIShrinkInstructionsPassEv" title='llvm::createSIShrinkInstructionsPass' data-ref="_ZN4llvm30createSIShrinkInstructionsPassEv">createSIShrinkInstructionsPass</a>());</td></tr>
<tr><th id="856">856</th><td>}</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig10addILPOptsEv" title='(anonymous namespace)::GCNPassConfig::addILPOpts' data-type='bool (anonymous namespace)::GCNPassConfig::addILPOpts()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig10addILPOptsEv">addILPOpts</dfn>() {</td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableEarlyIfConversion" title='EnableEarlyIfConversion' data-use='m' data-ref="EnableEarlyIfConversion">EnableEarlyIfConversion</a>)</td></tr>
<tr><th id="860">860</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::EarlyIfConverterID" title='llvm::EarlyIfConverterID' data-ref="llvm::EarlyIfConverterID">EarlyIfConverterID</a>);</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10addILPOptsEv" title='llvm::TargetPassConfig::addILPOpts' data-ref="_ZN4llvm16TargetPassConfig10addILPOptsEv">addILPOpts</a>();</td></tr>
<tr><th id="863">863</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="864">864</th><td>}</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv" title='(anonymous namespace)::GCNPassConfig::addInstSelector' data-type='bool (anonymous namespace)::GCNPassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addInstSelectorEv">addInstSelector</dfn>() {</td></tr>
<tr><th id="867">867</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUPassConfig" title='(anonymous namespace)::AMDGPUPassConfig' data-ref="(anonymousnamespace)::AMDGPUPassConfig">AMDGPUPassConfig</a>::<a class="virtual tu member" href="#_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv" title='(anonymous namespace)::AMDGPUPassConfig::addInstSelector' data-use='c' data-ref="_ZN12_GLOBAL__N_116AMDGPUPassConfig15addInstSelectorEv">addInstSelector</a>();</td></tr>
<tr><th id="868">868</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIFixSGPRCopiesID" title='llvm::SIFixSGPRCopiesID' data-ref="llvm::SIFixSGPRCopiesID">SIFixSGPRCopiesID</a>);</td></tr>
<tr><th id="869">869</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createSILowerI1CopiesPassEv" title='llvm::createSILowerI1CopiesPass' data-ref="_ZN4llvm25createSILowerI1CopiesPassEv">createSILowerI1CopiesPass</a>());</td></tr>
<tr><th id="870">870</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm27createSIFixupVectorISelPassEv" title='llvm::createSIFixupVectorISelPass' data-ref="_ZN4llvm27createSIFixupVectorISelPassEv">createSIFixupVectorISelPass</a>());</td></tr>
<tr><th id="871">871</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm22createSIAddIMGInitPassEv" title='llvm::createSIAddIMGInitPass' data-ref="_ZN4llvm22createSIAddIMGInitPassEv">createSIAddIMGInitPass</a>());</td></tr>
<tr><th id="872">872</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="873">873</th><td>}</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv" title='(anonymous namespace)::GCNPassConfig::addIRTranslator' data-type='bool (anonymous namespace)::GCNPassConfig::addIRTranslator()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv">addIRTranslator</dfn>() {</td></tr>
<tr><th id="876">876</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/IRTranslator.h.html#llvm::IRTranslator" title='llvm::IRTranslator' data-ref="llvm::IRTranslator">IRTranslator</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/IRTranslator.h.html#_ZN4llvm12IRTranslatorC1Ev" title='llvm::IRTranslator::IRTranslator' data-ref="_ZN4llvm12IRTranslatorC1Ev">(</a>));</td></tr>
<tr><th id="877">877</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="878">878</th><td>}</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv" title='(anonymous namespace)::GCNPassConfig::addLegalizeMachineIR' data-type='bool (anonymous namespace)::GCNPassConfig::addLegalizeMachineIR()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv">addLegalizeMachineIR</dfn>() {</td></tr>
<tr><th id="881">881</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Legalizer.h.html#llvm::Legalizer" title='llvm::Legalizer' data-ref="llvm::Legalizer">Legalizer</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Legalizer.h.html#_ZN4llvm9LegalizerC1Ev" title='llvm::Legalizer::Legalizer' data-ref="_ZN4llvm9LegalizerC1Ev">(</a>));</td></tr>
<tr><th id="882">882</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="883">883</th><td>}</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv" title='(anonymous namespace)::GCNPassConfig::addRegBankSelect' data-type='bool (anonymous namespace)::GCNPassConfig::addRegBankSelect()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv">addRegBankSelect</dfn>() {</td></tr>
<tr><th id="886">886</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegBankSelect.h.html#llvm::RegBankSelect" title='llvm::RegBankSelect' data-ref="llvm::RegBankSelect">RegBankSelect</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegBankSelect.h.html#_ZN4llvm13RegBankSelectC1ENS0_4ModeE" title='llvm::RegBankSelect::RegBankSelect' data-ref="_ZN4llvm13RegBankSelectC1ENS0_4ModeE">(</a>));</td></tr>
<tr><th id="887">887</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="888">888</th><td>}</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv" title='(anonymous namespace)::GCNPassConfig::addGlobalInstructionSelect' data-type='bool (anonymous namespace)::GCNPassConfig::addGlobalInstructionSelect()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv">addGlobalInstructionSelect</dfn>() {</td></tr>
<tr><th id="891">891</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html#llvm::InstructionSelect" title='llvm::InstructionSelect' data-ref="llvm::InstructionSelect">InstructionSelect</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html#_ZN4llvm17InstructionSelectC1Ev" title='llvm::InstructionSelect::InstructionSelect' data-ref="_ZN4llvm17InstructionSelectC1Ev">(</a>));</td></tr>
<tr><th id="892">892</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="893">893</th><td>}</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addPreRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addPreRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv">addPreRegAlloc</dfn>() {</td></tr>
<tr><th id="896">896</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storagecvT_Ev" title='llvm::cl::opt_storage::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storagecvT_Ev"></a><a class="tu ref" href="#LateCFGStructurize" title='LateCFGStructurize' data-use='m' data-ref="LateCFGStructurize">LateCFGStructurize</a>) {</td></tr>
<tr><th id="897">897</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm38createAMDGPUMachineCFGStructurizerPassEv" title='llvm::createAMDGPUMachineCFGStructurizerPass' data-ref="_ZN4llvm38createAMDGPUMachineCFGStructurizerPassEv">createAMDGPUMachineCFGStructurizerPass</a>());</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm25createSIWholeQuadModePassEv" title='llvm::createSIWholeQuadModePass' data-ref="_ZN4llvm25createSIWholeQuadModePassEv">createSIWholeQuadModePass</a>());</td></tr>
<tr><th id="900">900</th><td>}</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addFastRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addFastRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv">addFastRegAlloc</dfn>() {</td></tr>
<tr><th id="903">903</th><td>  <i>// FIXME: We have to disable the verifier here because of PHIElimination +</i></td></tr>
<tr><th id="904">904</th><td><i>  // TwoAddressInstructions disabling it.</i></td></tr>
<tr><th id="905">905</th><td><i></i></td></tr>
<tr><th id="906">906</th><td><i>  // This must be run immediately after phi elimination and before</i></td></tr>
<tr><th id="907">907</th><td><i>  // TwoAddressInstructions, otherwise the processing of the tied operand of</i></td></tr>
<tr><th id="908">908</th><td><i>  // SI_ELSE will introduce a copy of the tied operand source after the else.</i></td></tr>
<tr><th id="909">909</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::PHIEliminationID" title='llvm::PHIEliminationID' data-ref="llvm::PHIEliminationID">PHIEliminationID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SILowerControlFlowID" title='llvm::SILowerControlFlowID' data-ref="llvm::SILowerControlFlowID">SILowerControlFlowID</a>, <b>false</b>);</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <i>// This must be run just after RegisterCoalescing.</i></td></tr>
<tr><th id="912">912</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::RegisterCoalescerID" title='llvm::RegisterCoalescerID' data-ref="llvm::RegisterCoalescerID">RegisterCoalescerID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIPreAllocateWWMRegsID" title='llvm::SIPreAllocateWWMRegsID' data-ref="llvm::SIPreAllocateWWMRegsID">SIPreAllocateWWMRegsID</a>, <b>false</b>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig15addFastRegAllocEv" title='llvm::TargetPassConfig::addFastRegAlloc' data-ref="_ZN4llvm16TargetPassConfig15addFastRegAllocEv">addFastRegAlloc</a>();</td></tr>
<tr><th id="915">915</th><td>}</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addOptimizedRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addOptimizedRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv">addOptimizedRegAlloc</dfn>() {</td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptExecMaskPreRA" title='OptExecMaskPreRA' data-use='m' data-ref="OptExecMaskPreRA">OptExecMaskPreRA</a>) {</td></tr>
<tr><th id="919">919</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::MachineSchedulerID" title='llvm::MachineSchedulerID' data-ref="llvm::MachineSchedulerID">MachineSchedulerID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIOptimizeExecMaskingPreRAID" title='llvm::SIOptimizeExecMaskingPreRAID' data-ref="llvm::SIOptimizeExecMaskingPreRAID">SIOptimizeExecMaskingPreRAID</a>);</td></tr>
<tr><th id="920">920</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIOptimizeExecMaskingPreRAID" title='llvm::SIOptimizeExecMaskingPreRAID' data-ref="llvm::SIOptimizeExecMaskingPreRAID">SIOptimizeExecMaskingPreRAID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIFormMemoryClausesID" title='llvm::SIFormMemoryClausesID' data-ref="llvm::SIFormMemoryClausesID">SIFormMemoryClausesID</a>);</td></tr>
<tr><th id="921">921</th><td>  } <b>else</b> {</td></tr>
<tr><th id="922">922</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::MachineSchedulerID" title='llvm::MachineSchedulerID' data-ref="llvm::MachineSchedulerID">MachineSchedulerID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIFormMemoryClausesID" title='llvm::SIFormMemoryClausesID' data-ref="llvm::SIFormMemoryClausesID">SIFormMemoryClausesID</a>);</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <i>// This must be run immediately after phi elimination and before</i></td></tr>
<tr><th id="926">926</th><td><i>  // TwoAddressInstructions, otherwise the processing of the tied operand of</i></td></tr>
<tr><th id="927">927</th><td><i>  // SI_ELSE will introduce a copy of the tied operand source after the else.</i></td></tr>
<tr><th id="928">928</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::PHIEliminationID" title='llvm::PHIEliminationID' data-ref="llvm::PHIEliminationID">PHIEliminationID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SILowerControlFlowID" title='llvm::SILowerControlFlowID' data-ref="llvm::SILowerControlFlowID">SILowerControlFlowID</a>, <b>false</b>);</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <i>// This must be run just after RegisterCoalescing.</i></td></tr>
<tr><th id="931">931</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::RegisterCoalescerID" title='llvm::RegisterCoalescerID' data-ref="llvm::RegisterCoalescerID">RegisterCoalescerID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIPreAllocateWWMRegsID" title='llvm::SIPreAllocateWWMRegsID' data-ref="llvm::SIPreAllocateWWMRegsID">SIPreAllocateWWMRegsID</a>, <b>false</b>);</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableDCEInRA" title='EnableDCEInRA' data-use='m' data-ref="EnableDCEInRA">EnableDCEInRA</a>)</td></tr>
<tr><th id="934">934</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::RenameIndependentSubregsID" title='llvm::RenameIndependentSubregsID' data-ref="llvm::RenameIndependentSubregsID">RenameIndependentSubregsID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::DeadMachineInstructionElimID" title='llvm::DeadMachineInstructionElimID' data-ref="llvm::DeadMachineInstructionElimID">DeadMachineInstructionElimID</a>);</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv" title='llvm::TargetPassConfig::addOptimizedRegAlloc' data-ref="_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv">addOptimizedRegAlloc</a>();</td></tr>
<tr><th id="937">937</th><td>}</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig13addPreRewriteEv" title='(anonymous namespace)::GCNPassConfig::addPreRewrite' data-type='bool (anonymous namespace)::GCNPassConfig::addPreRewrite()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig13addPreRewriteEv">addPreRewrite</dfn>() {</td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRegReassign" title='EnableRegReassign' data-use='m' data-ref="EnableRegReassign">EnableRegReassign</a>) {</td></tr>
<tr><th id="941">941</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::GCNNSAReassignID" title='llvm::GCNNSAReassignID' data-ref="llvm::GCNNSAReassignID">GCNNSAReassignID</a>);</td></tr>
<tr><th id="942">942</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::GCNRegBankReassignID" title='llvm::GCNRegBankReassignID' data-ref="llvm::GCNRegBankReassignID">GCNRegBankReassignID</a>);</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="945">945</th><td>}</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig15addPostRegAllocEv" title='(anonymous namespace)::GCNPassConfig::addPostRegAlloc' data-type='void (anonymous namespace)::GCNPassConfig::addPostRegAlloc()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig15addPostRegAllocEv">addPostRegAlloc</dfn>() {</td></tr>
<tr><th id="948">948</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIFixVGPRCopiesID" title='llvm::SIFixVGPRCopiesID' data-ref="llvm::SIFixVGPRCopiesID">SIFixVGPRCopiesID</a>);</td></tr>
<tr><th id="949">949</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() &gt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="950">950</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIOptimizeExecMaskingID" title='llvm::SIOptimizeExecMaskingID' data-ref="llvm::SIOptimizeExecMaskingID">SIOptimizeExecMaskingID</a>);</td></tr>
<tr><th id="951">951</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig15addPostRegAllocEv" title='llvm::TargetPassConfig::addPostRegAlloc' data-ref="_ZN4llvm16TargetPassConfig15addPostRegAllocEv">addPostRegAlloc</a>();</td></tr>
<tr><th id="952">952</th><td>}</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig12addPreSched2Ev" title='(anonymous namespace)::GCNPassConfig::addPreSched2' data-type='void (anonymous namespace)::GCNPassConfig::addPreSched2()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig12addPreSched2Ev">addPreSched2</dfn>() {</td></tr>
<tr><th id="955">955</th><td>}</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv" title='(anonymous namespace)::GCNPassConfig::addPreEmitPass' data-type='void (anonymous namespace)::GCNPassConfig::addPreEmitPass()' data-ref="_ZN12_GLOBAL__N_113GCNPassConfig14addPreEmitPassEv">addPreEmitPass</dfn>() {</td></tr>
<tr><th id="958">958</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm27createSIMemoryLegalizerPassEv" title='llvm::createSIMemoryLegalizerPass' data-ref="_ZN4llvm27createSIMemoryLegalizerPassEv">createSIMemoryLegalizerPass</a>());</td></tr>
<tr><th id="959">959</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm26createSIInsertWaitcntsPassEv" title='llvm::createSIInsertWaitcntsPass' data-ref="_ZN4llvm26createSIInsertWaitcntsPassEv">createSIInsertWaitcntsPass</a>());</td></tr>
<tr><th id="960">960</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm30createSIShrinkInstructionsPassEv" title='llvm::createSIShrinkInstructionsPass' data-ref="_ZN4llvm30createSIShrinkInstructionsPassEv">createSIShrinkInstructionsPass</a>());</td></tr>
<tr><th id="961">961</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="AMDGPU.h.html#_ZN4llvm24createSIModeRegisterPassEv" title='llvm::createSIModeRegisterPass' data-ref="_ZN4llvm24createSIModeRegisterPassEv">createSIModeRegisterPass</a>());</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <i>// The hazard recognizer that runs as part of the post-ra scheduler does not</i></td></tr>
<tr><th id="964">964</th><td><i>  // guarantee to be able handle all hazards correctly. This is because if there</i></td></tr>
<tr><th id="965">965</th><td><i>  // are multiple scheduling regions in a basic block, the regions are scheduled</i></td></tr>
<tr><th id="966">966</th><td><i>  // bottom up, so when we begin to schedule a region we don't know what</i></td></tr>
<tr><th id="967">967</th><td><i>  // instructions were emitted directly before it.</i></td></tr>
<tr><th id="968">968</th><td><i>  //</i></td></tr>
<tr><th id="969">969</th><td><i>  // Here we add a stand-alone hazard recognizer pass which can handle all</i></td></tr>
<tr><th id="970">970</th><td><i>  // cases.</i></td></tr>
<tr><th id="971">971</th><td><i>  //</i></td></tr>
<tr><th id="972">972</th><td><i>  // FIXME: This stand-alone pass will emit indiv. S_NOP 0, as needed. It would</i></td></tr>
<tr><th id="973">973</th><td><i>  // be better for it to emit S_NOP &lt;N&gt; when possible.</i></td></tr>
<tr><th id="974">974</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::PostRAHazardRecognizerID" title='llvm::PostRAHazardRecognizerID' data-ref="llvm::PostRAHazardRecognizerID">PostRAHazardRecognizerID</a>);</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="AMDGPU.h.html#llvm::SIInsertSkipsPassID" title='llvm::SIInsertSkipsPassID' data-ref="llvm::SIInsertSkipsPassID">SIInsertSkipsPassID</a>);</td></tr>
<tr><th id="977">977</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::BranchRelaxationPassID" title='llvm::BranchRelaxationPassID' data-ref="llvm::BranchRelaxationPassID">BranchRelaxationPassID</a>);</td></tr>
<tr><th id="978">978</th><td>}</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> *<a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm16GCNTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE" title='llvm::GCNTargetMachine::createPassConfig' data-ref="_ZN4llvm16GCNTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE">createPassConfig</dfn>(<a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col7 decl" id="367PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="367PM">PM</dfn>) {</td></tr>
<tr><th id="981">981</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::GCNPassConfig" title='(anonymous namespace)::GCNPassConfig' data-ref="(anonymousnamespace)::GCNPassConfig">GCNPassConfig</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113GCNPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::GCNPassConfig::GCNPassConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_113GCNPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE">(</a>*<b>this</b>, <a class="local col7 ref" href="#367PM" title='PM' data-ref="367PM">PM</a>);</td></tr>
<tr><th id="982">982</th><td>}</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::MachineFunctionInfo" title='llvm::yaml::MachineFunctionInfo' data-ref="llvm::yaml::MachineFunctionInfo">MachineFunctionInfo</a> *<a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="virtual decl def" id="_ZNK4llvm16GCNTargetMachine25createDefaultFuncInfoYAMLEv" title='llvm::GCNTargetMachine::createDefaultFuncInfoYAML' data-ref="_ZNK4llvm16GCNTargetMachine25createDefaultFuncInfoYAMLEv">createDefaultFuncInfoYAML</dfn>() <em>const</em> {</td></tr>
<tr><th id="985">985</th><td>  <b>return</b> <b>new</b> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a><a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev">(</a>);</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::MachineFunctionInfo" title='llvm::yaml::MachineFunctionInfo' data-ref="llvm::yaml::MachineFunctionInfo">MachineFunctionInfo</a> *</td></tr>
<tr><th id="989">989</th><td><a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="virtual decl def" id="_ZNK4llvm16GCNTargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE" title='llvm::GCNTargetMachine::convertFuncInfoToYAML' data-ref="_ZNK4llvm16GCNTargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE">convertFuncInfoToYAML</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="368MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="368MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="990">990</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="369MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="369MFI">MFI</dfn> = <a class="local col8 ref" href="#368MF" title='MF' data-ref="368MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="991">991</th><td>  <b>return</b> <b>new</b> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a><a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE">(</a>*<a class="local col9 ref" href="#369MFI" title='MFI' data-ref="369MFI">MFI</a>,</td></tr>
<tr><th id="992">992</th><td>                                         *<a class="local col8 ref" href="#368MF" title='MF' data-ref="368MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="993">993</th><td>}</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><em>bool</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>::<dfn class="virtual decl def" id="_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE" title='llvm::GCNTargetMachine::parseMachineFunctionInfo' data-ref="_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE">parseMachineFunctionInfo</dfn>(</td></tr>
<tr><th id="996">996</th><td>    <em>const</em> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::MachineFunctionInfo" title='llvm::yaml::MachineFunctionInfo' data-ref="llvm::yaml::MachineFunctionInfo">MachineFunctionInfo</a> &amp;<dfn class="local col0 decl" id="370MFI_" title='MFI_' data-type='const yaml::MachineFunctionInfo &amp;' data-ref="370MFI_">MFI_</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col1 decl" id="371PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="371PFS">PFS</dfn>,</td></tr>
<tr><th id="997">997</th><td>    <a class="type" href="../../../include/llvm/Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col2 decl" id="372Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="372Error">Error</dfn>, <a class="type" href="../../../include/llvm/Support/SMLoc.h.html#llvm::SMRange" title='llvm::SMRange' data-ref="llvm::SMRange">SMRange</a> &amp;<dfn class="local col3 decl" id="373SourceRange" title='SourceRange' data-type='llvm::SMRange &amp;' data-ref="373SourceRange">SourceRange</dfn>) <em>const</em> {</td></tr>
<tr><th id="998">998</th><td>  <em>const</em> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col4 decl" id="374YamlMFI" title='YamlMFI' data-type='const yaml::SIMachineFunctionInfo &amp;' data-ref="374YamlMFI">YamlMFI</dfn> =</td></tr>
<tr><th id="999">999</th><td>      <b>reinterpret_cast</b>&lt;<em>const</em> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;&gt;(<a class="local col0 ref" href="#370MFI_" title='MFI_' data-ref="370MFI_">MFI_</a>);</td></tr>
<tr><th id="1000">1000</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="375MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="375MF">MF</dfn> = <a class="local col1 ref" href="#371PFS" title='PFS' data-ref="371PFS">PFS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html#llvm::PerFunctionMIParsingState::MF" title='llvm::PerFunctionMIParsingState::MF' data-ref="llvm::PerFunctionMIParsingState::MF">MF</a>;</td></tr>
<tr><th id="1001">1001</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="376MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="376MFI">MFI</dfn> = <a class="local col5 ref" href="#375MF" title='MF' data-ref="375MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <a class="local col6 ref" href="#376MFI" title='MFI' data-ref="376MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" title='llvm::SIMachineFunctionInfo::initializeBaseYamlFields' data-ref="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE">initializeBaseYamlFields</a>(<a class="local col4 ref" href="#374YamlMFI" title='YamlMFI' data-ref="374YamlMFI">YamlMFI</a>);</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <em>auto</em> <dfn class="local col7 decl" id="377parseRegister" title='parseRegister' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp:1005:24)' data-ref="377parseRegister">parseRegister</dfn> = [&amp;](<em>const</em> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> &amp;<dfn class="local col8 decl" id="378RegName" title='RegName' data-type='const yaml::StringValue &amp;' data-ref="378RegName">RegName</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="379RegVal" title='RegVal' data-type='unsigned int &amp;' data-ref="379RegVal">RegVal</dfn>) {</td></tr>
<tr><th id="1006">1006</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html#_ZN4llvm27parseNamedRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseNamedRegisterReference' data-ref="_ZN4llvm27parseNamedRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE">parseNamedRegisterReference</a>(<span class='refarg'><a class="local col1 ref" href="#371PFS" title='PFS' data-ref="371PFS">PFS</a></span>, <span class='refarg'><a class="local col9 ref" href="#379RegVal" title='RegVal' data-ref="379RegVal">RegVal</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#378RegName" title='RegName' data-ref="378RegName">RegName</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::Value" title='llvm::yaml::StringValue::Value' data-ref="llvm::yaml::StringValue::Value">Value</a>, <span class='refarg'><a class="local col2 ref" href="#372Error" title='Error' data-ref="372Error">Error</a></span>)) {</td></tr>
<tr><th id="1007">1007</th><td>      <a class="local col3 ref" href="#373SourceRange" title='SourceRange' data-ref="373SourceRange">SourceRange</a> <a class="ref" href="../../../include/llvm/Support/SMLoc.h.html#48" title='llvm::SMRange::operator=' data-ref="_ZN4llvm7SMRangeaSERKS0_">=</a> <a class="local col8 ref" href="#378RegName" title='RegName' data-ref="378RegName">RegName</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::SourceRange" title='llvm::yaml::StringValue::SourceRange' data-ref="llvm::yaml::StringValue::SourceRange">SourceRange</a>;</td></tr>
<tr><th id="1008">1008</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1009">1009</th><td>    }</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1012">1012</th><td>  };</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <em>auto</em> <dfn class="local col0 decl" id="380diagnoseRegisterClass" title='diagnoseRegisterClass' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp:1014:32)' data-ref="380diagnoseRegisterClass">diagnoseRegisterClass</dfn> = [&amp;](<em>const</em> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> &amp;<dfn class="local col1 decl" id="381RegName" title='RegName' data-type='const yaml::StringValue &amp;' data-ref="381RegName">RegName</dfn>) {</td></tr>
<tr><th id="1015">1015</th><td>    <i>// Create a diagnostic for a the register string literal.</i></td></tr>
<tr><th id="1016">1016</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/MemoryBuffer.h.html#llvm::MemoryBuffer" title='llvm::MemoryBuffer' data-ref="llvm::MemoryBuffer">MemoryBuffer</a> &amp;<dfn class="local col2 decl" id="382Buffer" title='Buffer' data-type='const llvm::MemoryBuffer &amp;' data-ref="382Buffer">Buffer</dfn> =</td></tr>
<tr><th id="1017">1017</th><td>        *<a class="local col1 ref" href="#371PFS" title='PFS' data-ref="371PFS">PFS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html#llvm::PerFunctionMIParsingState::SM" title='llvm::PerFunctionMIParsingState::SM' data-ref="llvm::PerFunctionMIParsingState::SM">SM</a>-&gt;<a class="ref" href="../../../include/llvm/Support/SourceMgr.h.html#_ZNK4llvm9SourceMgr15getMemoryBufferEj" title='llvm::SourceMgr::getMemoryBuffer' data-ref="_ZNK4llvm9SourceMgr15getMemoryBufferEj">getMemoryBuffer</a>(<a class="local col1 ref" href="#371PFS" title='PFS' data-ref="371PFS">PFS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html#llvm::PerFunctionMIParsingState::SM" title='llvm::PerFunctionMIParsingState::SM' data-ref="llvm::PerFunctionMIParsingState::SM">SM</a>-&gt;<a class="ref" href="../../../include/llvm/Support/SourceMgr.h.html#_ZNK4llvm9SourceMgr13getMainFileIDEv" title='llvm::SourceMgr::getMainFileID' data-ref="_ZNK4llvm9SourceMgr13getMainFileIDEv">getMainFileID</a>());</td></tr>
<tr><th id="1018">1018</th><td>    <a class="local col2 ref" href="#372Error" title='Error' data-ref="372Error">Error</a> <a class="ref" href="../../../include/llvm/Support/SourceMgr.h.html#259" title='llvm::SMDiagnostic::operator=' data-ref="_ZN4llvm12SMDiagnosticaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a><a class="ref" href="../../../include/llvm/Support/SourceMgr.h.html#_ZN4llvm12SMDiagnosticC1ERKNS_9SourceMgrENS_5SMLocENS_9StringRefEiiNS1_8DiagKindES5_S5_NS_8ArrayRefISt4pairIjjEEENS7_INS_7SMFixItEEE" title='llvm::SMDiagnostic::SMDiagnostic' data-ref="_ZN4llvm12SMDiagnosticC1ERKNS_9SourceMgrENS_5SMLocENS_9StringRefEiiNS1_8DiagKindES5_S5_NS_8ArrayRefISt4pairIjjEEENS7_INS_7SMFixItEEE">(</a>*<a class="local col1 ref" href="#371PFS" title='PFS' data-ref="371PFS">PFS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRParser/MIParser.h.html#llvm::PerFunctionMIParsingState::SM" title='llvm::PerFunctionMIParsingState::SM' data-ref="llvm::PerFunctionMIParsingState::SM">SM</a>, <a class="type" href="../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a><a class="ref" href="../../../include/llvm/Support/SMLoc.h.html#_ZN4llvm5SMLocC1Ev" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1Ev">(</a>), <a class="local col2 ref" href="#382Buffer" title='Buffer' data-ref="382Buffer">Buffer</a>.<a class="virtual ref" href="../../../include/llvm/Support/MemoryBuffer.h.html#_ZNK4llvm12MemoryBuffer19getBufferIdentifierEv" title='llvm::MemoryBuffer::getBufferIdentifier' data-ref="_ZNK4llvm12MemoryBuffer19getBufferIdentifierEv">getBufferIdentifier</a>(), <var>1</var>,</td></tr>
<tr><th id="1019">1019</th><td>                         <a class="local col1 ref" href="#381RegName" title='RegName' data-ref="381RegName">RegName</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::Value" title='llvm::yaml::StringValue::Value' data-ref="llvm::yaml::StringValue::Value">Value</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string4sizeEv" title='std::__cxx11::basic_string::size' data-ref="_ZNKSt7__cxx1112basic_string4sizeEv">size</a>(), <a class="type" href="../../../include/llvm/Support/SourceMgr.h.html#llvm::SourceMgr" title='llvm::SourceMgr' data-ref="llvm::SourceMgr">SourceMgr</a>::<a class="enum" href="../../../include/llvm/Support/SourceMgr.h.html#llvm::SourceMgr::DiagKind::DK_Error" title='llvm::SourceMgr::DiagKind::DK_Error' data-ref="llvm::SourceMgr::DiagKind::DK_Error">DK_Error</a>,</td></tr>
<tr><th id="1020">1020</th><td>                         <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"incorrect register class for field"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col1 ref" href="#381RegName" title='RegName' data-ref="381RegName">RegName</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::Value" title='llvm::yaml::StringValue::Value' data-ref="llvm::yaml::StringValue::Value">Value</a>,</td></tr>
<tr><th id="1021">1021</th><td>                         <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ENS_8NoneTypeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ENS_8NoneTypeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>);</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col3 ref" href="#373SourceRange" title='SourceRange' data-ref="373SourceRange">SourceRange</a> <a class="ref" href="../../../include/llvm/Support/SMLoc.h.html#48" title='llvm::SMRange::operator=' data-ref="_ZN4llvm7SMRangeaSERKS0_">=</a> <a class="local col1 ref" href="#381RegName" title='RegName' data-ref="381RegName">RegName</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::SourceRange" title='llvm::yaml::StringValue::SourceRange' data-ref="llvm::yaml::StringValue::SourceRange">SourceRange</a>;</td></tr>
<tr><th id="1023">1023</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1024">1024</th><td>  };</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <b>if</b> (parseRegister(YamlMFI.ScratchRSrcReg, MFI-&gt;ScratchRSrcReg) ||</td></tr>
<tr><th id="1027">1027</th><td>      parseRegister(YamlMFI.ScratchWaveOffsetReg, MFI-&gt;ScratchWaveOffsetReg) ||</td></tr>
<tr><th id="1028">1028</th><td>      parseRegister(YamlMFI.FrameOffsetReg, MFI-&gt;FrameOffsetReg) ||</td></tr>
<tr><th id="1029">1029</th><td>      parseRegister(YamlMFI.StackPtrOffsetReg, MFI-&gt;StackPtrOffsetReg))</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <b>if</b> (MFI-&gt;ScratchRSrcReg != AMDGPU::<span class='error' title="no member named &apos;PRIVATE_RSRC_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">PRIVATE_RSRC_REG</span> &amp;&amp;</td></tr>
<tr><th id="1033">1033</th><td>      !AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>.contains(MFI-&gt;ScratchRSrcReg)) {</td></tr>
<tr><th id="1034">1034</th><td>    <b>return</b> <a class="local col0 ref" href="#380diagnoseRegisterClass" title='diagnoseRegisterClass' data-ref="380diagnoseRegisterClass">diagnoseRegisterClass</a>(<a class="local col4 ref" href="#374YamlMFI" title='YamlMFI' data-ref="374YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg">ScratchRSrcReg</a>);</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>if</b> (MFI-&gt;ScratchWaveOffsetReg != AMDGPU::<span class='error' title="no member named &apos;SCRATCH_WAVE_OFFSET_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SCRATCH_WAVE_OFFSET_REG</span> &amp;&amp;</td></tr>
<tr><th id="1038">1038</th><td>      !AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.contains(MFI-&gt;ScratchWaveOffsetReg)) {</td></tr>
<tr><th id="1039">1039</th><td>    <b>return</b> <a class="local col0 ref" href="#380diagnoseRegisterClass" title='diagnoseRegisterClass' data-ref="380diagnoseRegisterClass">diagnoseRegisterClass</a>(<a class="local col4 ref" href="#374YamlMFI" title='YamlMFI' data-ref="374YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="1040">1040</th><td>  }</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <b>if</b> (MFI-&gt;FrameOffsetReg != AMDGPU::<span class='error' title="no member named &apos;FP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">FP_REG</span> &amp;&amp;</td></tr>
<tr><th id="1043">1043</th><td>      !AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.contains(MFI-&gt;FrameOffsetReg)) {</td></tr>
<tr><th id="1044">1044</th><td>    <b>return</b> <a class="local col0 ref" href="#380diagnoseRegisterClass" title='diagnoseRegisterClass' data-ref="380diagnoseRegisterClass">diagnoseRegisterClass</a>(<a class="local col4 ref" href="#374YamlMFI" title='YamlMFI' data-ref="374YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg">FrameOffsetReg</a>);</td></tr>
<tr><th id="1045">1045</th><td>  }</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <b>if</b> (MFI-&gt;StackPtrOffsetReg != AMDGPU::<span class='error' title="no member named &apos;SP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SP_REG</span> &amp;&amp;</td></tr>
<tr><th id="1048">1048</th><td>      !AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.contains(MFI-&gt;StackPtrOffsetReg)) {</td></tr>
<tr><th id="1049">1049</th><td>    <b>return</b> <a class="local col0 ref" href="#380diagnoseRegisterClass" title='diagnoseRegisterClass' data-ref="380diagnoseRegisterClass">diagnoseRegisterClass</a>(<a class="local col4 ref" href="#374YamlMFI" title='YamlMFI' data-ref="374YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg">StackPtrOffsetReg</a>);</td></tr>
<tr><th id="1050">1050</th><td>  }</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
