{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760032346476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760032346492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  9 19:52:26 2025 " "Processing started: Thu Oct  9 19:52:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760032346492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032346492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off AllMuxesOnPCBDe1Soc -c AllMuxesOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032346492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760032346777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllMpx-Struct " "Found design unit 1: AllMpx-Struct" {  } { { "../../unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-primimpl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-primimpl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-PrimImpl " "Found design unit 1: Mpx-PrimImpl" {  } { { "../../unitMux/hdl/Mpx-PrimImpl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-PrimImpl-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-nandonly-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-nandonly-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-NandOnly " "Found design unit 1: Mpx-NandOnly" {  } { { "../../unitMux/hdl/Mpx-NandOnly-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-NandOnly-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-minterms.-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-minterms.-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mpx-Minterms " "Found design unit 1: Mpx-Minterms" {  } { { "../../unitMux/hdl/Mpx-Minterms.-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-Minterms.-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllMuxesOnPCBDe1Soc-Struct " "Found design unit 1: AllMuxesOnPCBDe1Soc-Struct" {  } { { "../hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitmux/hdl/mpx-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mpx " "Found entity 1: Mpx" {  } { { "../../unitMux/hdl/Mpx-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitMux/hdl/Mpx-e.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/unitallmuxes/hdl/allmpx-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 AllMpx " "Found entity 1: AllMpx" {  } { { "../../unitAllMuxes/hdl/AllMpx-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-e.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung02/prj2to1multiplexer/grpmux/uintallmuxesonpcbde1soc/hdl/allmuxesonpcbde1soc-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 AllMuxesOnPCBDe1Soc " "Found entity 1: AllMuxesOnPCBDe1Soc" {  } { { "../hdl/AllMuxesOnPCBDe1Soc-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760032352167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032352167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AllMuxesOnPCBDe1Soc " "Elaborating entity \"AllMuxesOnPCBDe1Soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760032352210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AllMpx AllMpx:AllMpx A:struct " "Elaborating entity \"AllMpx\" using architecture \"A:struct\" for hierarchy \"AllMpx:AllMpx\"" {  } { { "../hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" "AllMpx" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/uintAllMuxesOnPCBDe1Soc/hdl/AllMuxesOnPCBDe1Soc-Struct-a.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760032352230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxMinTerms A:minterms " "Elaborating entity \"Mpx\" using architecture \"A:minterms\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxMinTerms\"" {  } { { "../../unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxMinTerms" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760032352247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxPrimImplTerms A:primimpl " "Elaborating entity \"Mpx\" using architecture \"A:primimpl\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxPrimImplTerms\"" {  } { { "../../unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxPrimImplTerms" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760032352261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mpx AllMpx:AllMpx\|Mpx:MpxNandOnlyTerms A:nandonly " "Elaborating entity \"Mpx\" using architecture \"A:nandonly\" for hierarchy \"AllMpx:AllMpx\|Mpx:MpxNandOnlyTerms\"" {  } { { "../../unitAllMuxes/hdl/AllMpx-Struct-a.vhd" "MpxNandOnlyTerms" { Text "C:/HSD_SEM_3/CHD3/Uebung02/prj2to1Multiplexer/grpMux/unitAllMuxes/hdl/AllMpx-Struct-a.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760032352269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760032352727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760032352983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760032352983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760032353038 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760032353038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760032353038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760032353038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760032353046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  9 19:52:33 2025 " "Processing ended: Thu Oct  9 19:52:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760032353046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760032353046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760032353046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760032353046 ""}
