// Seed: 3344902171
module module_0;
  logic id_1;
  logic id_2 = (1);
  assign id_1 = 1'd0;
  assign id_1 = id_2;
  assign id_1 = 1 && 1;
  assign id_0 = 1 + 1;
endmodule
