// Seed: 3778306842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  ;
  logic id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    output tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply1 _id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7,
    output tri0 id_8,
    input wire id_9,
    output wor id_10
);
  wire id_12;
  logic [-1 : id_3] id_13;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13
  );
  assign id_8 = id_4 ? id_3 : -1;
endmodule
