AArch64 WW+FW+WR+cachesyncisb+dmb.sy+dmb.sy
"CacheSyncIsbdWW Iffe DMB.SYdRW Wse DMB.SYdWR Fre"
Cycle=Fre CacheSyncIsbdWW Iffe DMB.SYdRW Wse DMB.SYdWR
Relax=Iffe
Safe=Fre Wse DMB.SYdWR DMB.SYdRW CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Ws Fr
Orig=CacheSyncIsbdWW Iffe DMB.SYdRW Wse DMB.SYdWR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X1=0x1; 1:X2=y;
2:X0=0x2; 2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself02:    | STR W0,[X1] ;
 DC CVAU,X3  | B L00       | DMB SY      ;
 DSB ISH     | MOV W0,#2   | LDR W2,[X3] ;
 IC IVAU,X3  | B L01       |             ;
 DSB ISH     | L00:        |             ;
 ISB         | MOV W0,#1   |             ;
 STR W2,[X3] | L01:        |             ;
             | DMB SY      |             ;
             | STR W1,[X2] |             ;
exists
(y=0x2 /\ 1:X0=0x2 /\ 2:X2=0x0)
