###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:42:30 2023
#  Design:            fir_transpose
#  Command:           report_timing -late -max_paths 3 > late.rpt
###############################################################
Path 1: MET Setup Check with Pin sum_r_reg[3][22]/CK 
Endpoint:   sum_r_reg[3][22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: din_r_reg[7]/QN    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.063
- Setup                         0.016
+ Phase Shift                   2.000
= Required Time                 2.047
- Arrival Time                  1.651
= Slack Time                    0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.057
     = Beginpoint Arrival Time       0.057
      ----------------------------------------------------------------------------
      Instance                    Arc           Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      din_r_reg[7]                CK ^          -         -      0.057    0.454  
      din_r_reg[7]                CK ^ -> QN v  DFFRX1    0.145  0.203    0.599  
      FE_OFC516_din_r_7           A v -> Y ^    INVX1     0.051  0.254    0.650  
      FE_OFC431_din_r_7           A ^ -> Y v    INVX2     0.101  0.355    0.751  
      FE_OFC519_FE_OFN57_din_r_7  A v -> Y ^    INVXL     0.060  0.415    0.811  
      FE_OFC523_FE_OFN57_din_r_7  A ^ -> Y v    INVX2     0.081  0.495    0.892  
      FE_OFC444_OFN57_din_r_7     A v -> Y ^    INVX1     0.090  0.585    0.981  
      FE_OFC454_OFN57_din_r_7     A ^ -> Y v    INVX2     0.116  0.701    1.098  
      g881537                     A v -> Y ^    NOR2X1    0.050  0.752    1.148  
      g874333                     A ^ -> S v    ADDHX1    0.039  0.791    1.187  
      g865970                     B v -> S ^    ADDFX1    0.051  0.842    1.238  
      g864083                     CI ^ -> S v   ADDFX1    0.047  0.889    1.285  
      g863260                     CI v -> S ^   ADDFX1    0.050  0.939    1.335  
      g862442                     A ^ -> S v    ADDFX1    0.050  0.989    1.386  
      g862402                     A v -> Y ^    MXI2XL    0.026  1.015    1.411  
      g861909                     CI ^ -> S v   ADDFX1    0.056  1.071    1.468  
      g861832                     A v -> CO v   ADDFX1    0.038  1.109    1.505  
      g861720                     CI v -> CO v  ADDFX1    0.035  1.144    1.541  
      g861618                     CI v -> CO v  ADDFX1    0.034  1.178    1.574  
      g861534                     CI v -> CO v  ADDFX1    0.034  1.212    1.608  
      g861400                     CI v -> CO v  ADDFX1    0.034  1.245    1.642  
      g861299                     CI v -> CO v  ADDFX1    0.035  1.280    1.677  
      g861212                     CI v -> CO v  ADDFX1    0.034  1.315    1.711  
      g861117                     CI v -> CO v  ADDFX1    0.036  1.350    1.746  
      g861010                     CI v -> CO v  ADDFX1    0.036  1.386    1.782  
      g860857                     CI v -> CO v  ADDFX1    0.034  1.420    1.816  
      g860823                     CI v -> CO v  ADDFX1    0.034  1.453    1.850  
      g860789                     CI v -> CO v  ADDFX1    0.033  1.487    1.883  
      g860751                     CI v -> CO v  ADDFX1    0.033  1.520    1.916  
      g860712                     CI v -> CO v  ADDFX1    0.034  1.554    1.950  
      g860675                     CI v -> CO v  ADDFX1    0.034  1.589    1.985  
      g860661                     B v -> Y v    XNOR2X1   0.024  1.613    2.009  
      g860649                     B v -> Y ^    XNOR2X1   0.038  1.651    2.047  
      sum_r_reg[3][22]            D ^           DFFRHQX1  0.000  1.651    2.047  
      ----------------------------------------------------------------------------
Path 2: MET Setup Check with Pin sum_r_reg[29][22]/CK 
Endpoint:   sum_r_reg[29][22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: din_r_reg[7]/QN     (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.058
- Setup                         0.015
+ Phase Shift                   2.000
= Required Time                 2.043
- Arrival Time                  1.645
= Slack Time                    0.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.057
     = Beginpoint Arrival Time       0.057
      ----------------------------------------------------------------------------
      Instance                    Arc           Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      din_r_reg[7]                CK ^          -         -      0.057    0.456  
      din_r_reg[7]                CK ^ -> QN v  DFFRX1    0.145  0.203    0.601  
      FE_OFC516_din_r_7           A v -> Y ^    INVX1     0.051  0.254    0.652  
      FE_OFC431_din_r_7           A ^ -> Y v    INVX2     0.101  0.355    0.753  
      FE_OFC519_FE_OFN57_din_r_7  A v -> Y ^    INVXL     0.060  0.415    0.813  
      FE_OFC523_FE_OFN57_din_r_7  A ^ -> Y v    INVX2     0.081  0.495    0.894  
      FE_OFC443_OFN57_din_r_7     A v -> Y ^    INVX1     0.079  0.574    0.972  
      FE_OFC445_OFN57_din_r_7     A ^ -> Y v    INVX2     0.119  0.693    1.091  
      g881515                     A v -> Y ^    NOR2X1    0.058  0.750    1.148  
      g875083                     A ^ -> S v    ADDHX1    0.040  0.790    1.188  
      g866090                     B v -> S ^    ADDFX1    0.053  0.843    1.241  
      g864139                     CI ^ -> S v   ADDFX1    0.048  0.890    1.289  
      g863353                     CI v -> S ^   ADDFX1    0.050  0.941    1.339  
      g862487                     A ^ -> S v    ADDFX1    0.053  0.993    1.391  
      g862390                     A v -> Y ^    MXI2XL    0.027  1.020    1.418  
      g859519__1881               CI ^ -> S v   ADDFX1    0.055  1.075    1.473  
      g859488__9945               A v -> CO v   ADDFX1    0.036  1.110    1.509  
      g859448__9315               CI v -> CO v  ADDFX1    0.034  1.144    1.543  
      g859412__1666               CI v -> CO v  ADDFX1    0.034  1.179    1.577  
      g859379__5107               CI v -> CO v  ADDFX1    0.034  1.213    1.611  
      g859345__8428               CI v -> CO v  ADDFX1    0.035  1.247    1.646  
      g859316__5122               CI v -> CO v  ADDFX1    0.034  1.282    1.680  
      g859291__2883               CI v -> CO v  ADDFX1    0.034  1.316    1.714  
      g859272__2802               CI v -> CO v  ADDFX1    0.035  1.350    1.749  
      g859251__2346               CI v -> CO v  ADDFX1    0.034  1.385    1.783  
      g859232__1705               CI v -> CO v  ADDFX1    0.035  1.419    1.817  
      g859214__6417               CI v -> CO v  ADDFX1    0.035  1.454    1.852  
      g859198__1881               CI v -> CO v  ADDFX1    0.034  1.489    1.887  
      g859184__6783               CI v -> CO v  ADDFX1    0.034  1.522    1.920  
      g859171__7410               CI v -> CO v  ADDFX1    0.034  1.557    1.955  
      g859161__6161               CI v -> CO v  ADDFX1    0.033  1.590    1.988  
      g859158__7482               B v -> Y v    XNOR2X1   0.024  1.614    2.012  
      g859156__1881               B v -> Y ^    XNOR2X1   0.031  1.645    2.043  
      sum_r_reg[29][22]           D ^           DFFRHQX1  0.000  1.645    2.043  
      ----------------------------------------------------------------------------
Path 3: MET Setup Check with Pin sum_r_reg[4][22]/CK 
Endpoint:   sum_r_reg[4][22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: din_r_reg[7]/QN    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.063
- Setup                         0.016
+ Phase Shift                   2.000
= Required Time                 2.047
- Arrival Time                  1.648
= Slack Time                    0.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.057
     = Beginpoint Arrival Time       0.057
      ----------------------------------------------------------------------------
      Instance                    Arc           Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      din_r_reg[7]                CK ^          -         -      0.057    0.456  
      din_r_reg[7]                CK ^ -> QN v  DFFRX1    0.145  0.203    0.601  
      FE_OFC516_din_r_7           A v -> Y ^    INVX1     0.051  0.254    0.652  
      FE_OFC431_din_r_7           A ^ -> Y v    INVX2     0.101  0.355    0.753  
      FE_OFC519_FE_OFN57_din_r_7  A v -> Y ^    INVXL     0.060  0.415    0.813  
      FE_OFC523_FE_OFN57_din_r_7  A ^ -> Y v    INVX2     0.081  0.495    0.894  
      FE_OFC443_OFN57_din_r_7     A v -> Y ^    INVX1     0.079  0.574    0.972  
      FE_OFC445_OFN57_din_r_7     A ^ -> Y v    INVX2     0.119  0.692    1.091  
      g881554                     A v -> Y ^    NOR2X1    0.063  0.755    1.154  
      g875010                     A ^ -> S v    ADDHX1    0.039  0.795    1.193  
      g870549                     B v -> S ^    ADDFX1    0.052  0.847    1.245  
      g867555                     CI ^ -> S v   ADDFX1    0.047  0.894    1.293  
      g865240                     CI v -> S ^   ADDFX1    0.051  0.945    1.344  
      g862732                     A ^ -> S v    ADDFX1    0.053  0.998    1.396  
      g862667                     A v -> Y ^    MXI2XL    0.023  1.021    1.420  
      g861737                     CI ^ -> S v   ADDFX1    0.054  1.075    1.474  
      g861646                     A v -> CO v   ADDFX1    0.036  1.111    1.509  
      g861539                     CI v -> CO v  ADDFX1    0.034  1.145    1.543  
      g861432                     CI v -> CO v  ADDFX1    0.033  1.178    1.577  
      g861331                     CI v -> CO v  ADDFX1    0.034  1.212    1.610  
      g861219                     CI v -> CO v  ADDFX1    0.034  1.246    1.645  
      g861122                     CI v -> CO v  ADDFX1    0.034  1.280    1.679  
      g861018                     CI v -> CO v  ADDFX1    0.035  1.315    1.714  
      g860876                     CI v -> CO v  ADDFX1    0.034  1.350    1.748  
      g860830                     CI v -> CO v  ADDFX1    0.033  1.383    1.782  
      g860785                     CI v -> CO v  ADDFX1    0.034  1.417    1.815  
      g860749                     CI v -> CO v  ADDFX1    0.034  1.451    1.850  
      g860710                     CI v -> CO v  ADDFX1    0.034  1.485    1.883  
      g860673                     CI v -> CO v  ADDFX1    0.033  1.518    1.917  
      g860637                     CI v -> CO v  ADDFX1    0.033  1.551    1.950  
      g860600__4733               CI v -> CO v  ADDFX1    0.033  1.585    1.983  
      g860589__1705               B v -> Y v    XNOR2X1   0.024  1.609    2.007  
      g860575__5477               B v -> Y ^    XNOR2X1   0.039  1.648    2.046  
      sum_r_reg[4][22]            D ^           DFFRHQX1  0.000  1.648    2.047  
      ----------------------------------------------------------------------------

