// Seed: 3880146417
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_4 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output wand id_11,
    input wire id_12
);
  wire id_14 = ~1, id_15;
  module_0(
      id_14, id_15, id_15
  );
endmodule
