Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 28 16:53:24 2024
| Host         : Mayer-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clock_div_u0/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_div_u1/clkout_r_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock_div_u3/clkout_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.456        0.000                      0                   44        0.176        0.000                      0                   44       41.160        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.456        0.000                      0                   44        0.176        0.000                      0                   44       41.160        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.456ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.061ns (27.627%)  route 2.779ns (72.373%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          1.009     8.886    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.010 r  clock_div_u0/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     9.010    clock_div_u0/clkout_r_i_1_n_0
    SLICE_X0Y90          FDCE                                         r  clock_div_u0/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507    88.201    clock_div_u0/CLK
    SLICE_X0Y90          FDCE                                         r  clock_div_u0/clkout_r_reg/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.029    88.466    clock_div_u0/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         88.466    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                 79.456    

Slack (MET) :             79.595ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.089ns (29.266%)  route 2.632ns (70.734%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.862     8.739    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.152     8.891 r  clock_div_u0/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.891    clock_div_u0/cnter[1]
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    88.202    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[1]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.047    88.485    clock_div_u0/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                 79.595    

Slack (MET) :             79.597ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.061ns (28.674%)  route 2.639ns (71.326%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.869     8.746    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     8.870 r  clock_div_u0/cnter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.870    clock_div_u0/cnter[2]
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    88.202    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[2]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.029    88.467    clock_div_u0/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.467    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 79.597    

Slack (MET) :             79.615ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.089ns (29.209%)  route 2.639ns (70.791%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.869     8.746    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.152     8.898 r  clock_div_u0/cnter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.898    clock_div_u0/cnter[3]
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    88.202    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[3]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.075    88.513    clock_div_u0/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.513    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 79.615    

Slack (MET) :             79.685ns  (required time - arrival time)
  Source:                 clock_div_u1/cnter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.964ns (26.683%)  route 2.649ns (73.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.622     5.166    clock_div_u1/CLK
    SLICE_X0Y87          FDCE                                         r  clock_div_u1/cnter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.419     5.585 f  clock_div_u1/cnter_reg[8]/Q
                         net (fo=2, routed)           0.778     6.363    clock_div_u1/cnter[8]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.297     6.660 r  clock_div_u1/cnter[14]_i_3/O
                         net (fo=1, routed)           0.643     7.303    clock_div_u1/cnter[14]_i_3_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  clock_div_u1/cnter[14]_i_2/O
                         net (fo=15, routed)          1.228     8.654    clock_div_u1/cnter[14]_i_2_n_0
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  clock_div_u1/cnter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.778    clock_div_u1/cnter_0[1]
    SLICE_X0Y86          FDCE                                         r  clock_div_u1/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    88.198    clock_div_u1/CLK
    SLICE_X0Y86          FDCE                                         r  clock_div_u1/cnter_reg[1]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.029    88.463    clock_div_u1/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.463    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 79.685    

Slack (MET) :             79.703ns  (required time - arrival time)
  Source:                 clock_div_u1/cnter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.992ns (27.247%)  route 2.649ns (72.753%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.622     5.166    clock_div_u1/CLK
    SLICE_X0Y87          FDCE                                         r  clock_div_u1/cnter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.419     5.585 f  clock_div_u1/cnter_reg[8]/Q
                         net (fo=2, routed)           0.778     6.363    clock_div_u1/cnter[8]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.297     6.660 r  clock_div_u1/cnter[14]_i_3/O
                         net (fo=1, routed)           0.643     7.303    clock_div_u1/cnter[14]_i_3_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  clock_div_u1/cnter[14]_i_2/O
                         net (fo=15, routed)          1.228     8.654    clock_div_u1/cnter[14]_i_2_n_0
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.152     8.806 r  clock_div_u1/cnter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.806    clock_div_u1/cnter_0[3]
    SLICE_X0Y86          FDCE                                         r  clock_div_u1/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    88.198    clock_div_u1/CLK
    SLICE_X0Y86          FDCE                                         r  clock_div_u1/cnter_reg[3]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.075    88.509    clock_div_u1/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.509    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                 79.703    

Slack (MET) :             79.792ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.061ns (30.039%)  route 2.471ns (69.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.701     8.578    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     8.702 r  clock_div_u0/cnter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.702    clock_div_u0/cnter[5]
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    88.203    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
                         clock pessimism              0.296    88.500    
                         clock uncertainty           -0.035    88.464    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.029    88.493    clock_div_u0/cnter_reg[5]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 79.792    

Slack (MET) :             79.801ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.061ns (30.107%)  route 2.463ns (69.893%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.693     8.570    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.694 r  clock_div_u0/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.694    clock_div_u0/cnter[7]
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    88.203    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/C
                         clock pessimism              0.296    88.500    
                         clock uncertainty           -0.035    88.464    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.031    88.495    clock_div_u0/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.495    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 79.801    

Slack (MET) :             79.812ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.087ns (30.550%)  route 2.471ns (69.450%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.170    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clock_div_u0/cnter_reg[5]/Q
                         net (fo=5, routed)           0.879     6.505    clock_div_u0/cnter_reg_n_0_[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.154     6.659 r  clock_div_u0/cnter[0]_i_2__0/O
                         net (fo=2, routed)           0.891     7.550    clock_div_u0/cnter[0]_i_2__0_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.701     8.578    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.150     8.728 r  clock_div_u0/cnter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.728    clock_div_u0/cnter[6]
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    88.203    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[6]/C
                         clock pessimism              0.296    88.500    
                         clock uncertainty           -0.035    88.464    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.075    88.539    clock_div_u0/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.539    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                 79.812    

Slack (MET) :             79.910ns  (required time - arrival time)
  Source:                 clock_div_u1/cnter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.964ns (28.440%)  route 2.426ns (71.560%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.622     5.166    clock_div_u1/CLK
    SLICE_X0Y87          FDCE                                         r  clock_div_u1/cnter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.419     5.585 f  clock_div_u1/cnter_reg[8]/Q
                         net (fo=2, routed)           0.778     6.363    clock_div_u1/cnter[8]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.297     6.660 r  clock_div_u1/cnter[14]_i_3/O
                         net (fo=1, routed)           0.643     7.303    clock_div_u1/cnter[14]_i_3_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  clock_div_u1/cnter[14]_i_2/O
                         net (fo=15, routed)          1.004     8.431    clock_div_u1/cnter[14]_i_2_n_0
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.124     8.555 r  clock_div_u1/cnter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.555    clock_div_u1/cnter_0[2]
    SLICE_X0Y86          FDCE                                         r  clock_div_u1/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    88.198    clock_div_u1/CLK
    SLICE_X0Y86          FDCE                                         r  clock_div_u1/cnter_reg[2]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.031    88.465    clock_div_u1/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 79.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.497    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clock_div_u0/cnter_reg[7]/Q
                         net (fo=5, routed)           0.095     1.733    clock_div_u0/cnter_reg_n_0_[7]
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  clock_div_u0/cnter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.778    clock_div_u0/cnter[8]
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[8]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.092     1.602    clock_div_u0/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.497    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128     1.625 r  clock_div_u0/cnter_reg[6]/Q
                         net (fo=4, routed)           0.089     1.714    clock_div_u0/cnter_reg_n_0_[6]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.099     1.813 r  clock_div_u0/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    clock_div_u0/cnter[7]
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.092     1.589    clock_div_u0/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clock_div_u3/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.494    clock_div_u3/CLK
    SLICE_X7Y90          FDCE                                         r  clock_div_u3/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.635 f  clock_div_u3/cnter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.802    clock_div_u3/cnter_reg_n_0_[0]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.042     1.844 r  clock_div_u3/cnter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    clock_div_u3/cnter[0]
    SLICE_X7Y90          FDCE                                         r  clock_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.010    clock_div_u3/CLK
    SLICE_X7Y90          FDCE                                         r  clock_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X7Y90          FDCE (Hold_fdce_C_D)         0.105     1.599    clock_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.712%)  route 0.184ns (49.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.497    clock_div_u0/CLK
    SLICE_X0Y94          FDCE                                         r  clock_div_u0/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clock_div_u0/cnter_reg[4]/Q
                         net (fo=6, routed)           0.184     1.821    clock_div_u0/cnter_reg_n_0_[4]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.048     1.869 r  clock_div_u0/cnter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    clock_div_u0/cnter[6]
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[6]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.107     1.620    clock_div_u0/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.227ns (61.378%)  route 0.143ns (38.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.496    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.128     1.624 r  clock_div_u0/cnter_reg[3]/Q
                         net (fo=5, routed)           0.143     1.767    clock_div_u0/cnter_reg_n_0_[3]
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.099     1.866 r  clock_div_u0/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clock_div_u0/cnter[0]
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.092     1.605    clock_div_u0/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.312%)  route 0.184ns (49.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.497    clock_div_u0/CLK
    SLICE_X0Y94          FDCE                                         r  clock_div_u0/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clock_div_u0/cnter_reg[4]/Q
                         net (fo=6, routed)           0.184     1.821    clock_div_u0/cnter_reg_n_0_[4]
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  clock_div_u0/cnter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clock_div_u0/cnter[5]
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.091     1.604    clock_div_u0/cnter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.497    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clock_div_u0/cnter_reg[7]/Q
                         net (fo=5, routed)           0.181     1.819    clock_div_u0/cnter_reg_n_0_[7]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  clock_div_u0/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.864    clock_div_u0/cnter[9]
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[9]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.091     1.601    clock_div_u0/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.311%)  route 0.191ns (50.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.496    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  clock_div_u0/cnter_reg[2]/Q
                         net (fo=5, routed)           0.191     1.828    clock_div_u0/cnter_reg_n_0_[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  clock_div_u0/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    clock_div_u0/cnter[4]
    SLICE_X0Y94          FDCE                                         r  clock_div_u0/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y94          FDCE                                         r  clock_div_u0/cnter_reg[4]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.091     1.604    clock_div_u0/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_div_u1/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.494    clock_div_u1/CLK
    SLICE_X0Y87          FDCE                                         r  clock_div_u1/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  clock_div_u1/clkout_r_reg/Q
                         net (fo=2, routed)           0.185     1.819    clock_div_u1/clkout_r
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  clock_div_u1/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    clock_div_u1/clkout_r_i_1__0_n_0
    SLICE_X0Y87          FDCE                                         r  clock_div_u1/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.009    clock_div_u1/CLK
    SLICE_X0Y87          FDCE                                         r  clock_div_u1/clkout_r_reg/C
                         clock pessimism             -0.515     1.494    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091     1.585    clock_div_u1/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clock_div_u1/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.492    clock_div_u1/CLK
    SLICE_X4Y87          FDCE                                         r  clock_div_u1/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.633 f  clock_div_u1/cnter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.830    clock_div_u1/cnter[0]
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  clock_div_u1/cnter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.875    clock_div_u1/cnter_0[0]
    SLICE_X4Y87          FDCE                                         r  clock_div_u1/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.007    clock_div_u1/CLK
    SLICE_X4Y87          FDCE                                         r  clock_div_u1/cnter_reg[0]/C
                         clock pessimism             -0.515     1.492    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.091     1.583    clock_div_u1/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y90    clock_div_u0/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y93    clock_div_u0/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y92    clock_div_u0/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y92    clock_div_u0/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y92    clock_div_u0/cnter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y94    clock_div_u0/cnter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y93    clock_div_u0/cnter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y93    clock_div_u0/cnter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y93    clock_div_u0/cnter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y90    clock_div_u0/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y90    clock_div_u0/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y93    clock_div_u0/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y93    clock_div_u0/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y92    clock_div_u0/cnter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y92    clock_div_u0/cnter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y92    clock_div_u0/cnter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y92    clock_div_u0/cnter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y92    clock_div_u0/cnter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y92    clock_div_u0/cnter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y90    clock_div_u0/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y90    clock_div_u0/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y93    clock_div_u0/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y93    clock_div_u0/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y92    clock_div_u0/cnter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y92    clock_div_u0/cnter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y92    clock_div_u0/cnter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y92    clock_div_u0/cnter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y92    clock_div_u0/cnter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y92    clock_div_u0/cnter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.074ns  (logic 4.958ns (54.641%)  route 4.116ns (45.359%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           4.116     5.582    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.074 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.074    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_u0/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 3.981ns (53.903%)  route 3.404ns (46.097%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE                         0.000     0.000 r  uart_tx_u0/tx_reg/C
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_tx_u0/tx_reg/Q
                         net (fo=1, routed)           3.404     3.860    led_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.385 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.385    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_u0/tx_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 3.964ns (59.171%)  route 2.735ns (40.829%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE                         0.000     0.000 r  uart_tx_u0/tx_reg_lopt_replica/C
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_tx_u0/tx_reg_lopt_replica/Q
                         net (fo=1, routed)           2.735     3.191    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.699 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.699    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_tx_u0/FSM_sequential_fsm_statu_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.146ns  (logic 1.587ns (38.273%)  route 2.560ns (61.727%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.560     4.022    uart_tx_u0/btn_IBUF[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     4.146 r  uart_tx_u0/FSM_sequential_fsm_statu[0]_i_1/O
                         net (fo=1, routed)           0.000     4.146    uart_tx_u0/FSM_sequential_fsm_statu[0]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  uart_tx_u0/FSM_sequential_fsm_statu_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_tx_u0/FSM_sequential_fsm_statu_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 1.587ns (39.520%)  route 2.429ns (60.480%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.429     3.892    uart_tx_u0/btn_IBUF[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     4.016 r  uart_tx_u0/FSM_sequential_fsm_statu[1]_i_1/O
                         net (fo=1, routed)           0.000     4.016    uart_tx_u0/FSM_sequential_fsm_statu[1]_i_1_n_0
    SLICE_X2Y88          FDCE                                         r  uart_tx_u0/FSM_sequential_fsm_statu_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.463ns (36.985%)  route 2.493ns (63.015%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.493     3.956    btn_IBUF[0]
    SLICE_X4Y89          FDCE                                         f  cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.463ns (36.985%)  route 2.493ns (63.015%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.493     3.956    btn_IBUF[0]
    SLICE_X4Y89          FDCE                                         f  cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.463ns (36.985%)  route 2.493ns (63.015%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.493     3.956    btn_IBUF[0]
    SLICE_X4Y89          FDCE                                         f  cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.463ns (36.985%)  route 2.493ns (63.015%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.493     3.956    btn_IBUF[0]
    SLICE_X4Y89          FDCE                                         f  cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            odd_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 1.463ns (37.026%)  route 2.488ns (62.974%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.488     3.951    btn_IBUF[0]
    SLICE_X5Y89          FDCE                                         f  odd_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 odd_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  odd_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  odd_reg/Q
                         net (fo=25, routed)          0.135     0.276    odd
    SLICE_X4Y88          FDCE                                         r  cnter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 odd_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  odd_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  odd_reg/Q
                         net (fo=25, routed)          0.135     0.276    odd
    SLICE_X4Y88          FDCE                                         r  cnter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 odd_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  odd_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  odd_reg/Q
                         net (fo=25, routed)          0.135     0.276    odd
    SLICE_X4Y88          FDCE                                         r  cnter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 odd_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  odd_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  odd_reg/Q
                         net (fo=25, routed)          0.135     0.276    odd
    SLICE_X4Y88          FDCE                                         r  cnter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_u0/FSM_sequential_fsm_statu_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE                         0.000     0.000 r  uart_tx_ready_reg/C
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_tx_ready_reg/Q
                         net (fo=2, routed)           0.094     0.258    uart_tx_u0/uart_tx_ready
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  uart_tx_u0/FSM_sequential_fsm_statu[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    uart_tx_u0/FSM_sequential_fsm_statu[0]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  uart_tx_u0/FSM_sequential_fsm_statu_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_u0/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_u0/cnter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  uart_tx_u0/cnter_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_tx_u0/cnter_reg[0]/Q
                         net (fo=7, routed)           0.118     0.282    uart_tx_u0/cnter_reg_n_0_[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.327 r  uart_tx_u0/cnter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    uart_tx_u0/cnter[2]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  uart_tx_u0/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.381%)  route 0.150ns (44.619%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE                         0.000     0.000 r  cnter_reg[10]/C
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnter_reg[10]/Q
                         net (fo=2, routed)           0.150     0.291    cnter_reg[10]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.336 r  uart_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    uart_tx_data[2]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  uart_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.189ns (55.287%)  route 0.153ns (44.713%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  cnter_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnter_reg[0]/Q
                         net (fo=2, routed)           0.153     0.294    cnter_reg[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.048     0.342 r  uart_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    uart_tx_data[0]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  uart_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.190ns (54.422%)  route 0.159ns (45.578%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE                         0.000     0.000 r  cnter_reg[12]/C
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnter_reg[12]/Q
                         net (fo=2, routed)           0.159     0.300    cnter_reg[12]
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.049     0.349 r  uart_tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.349    uart_tx_data[4]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  uart_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 odd_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  odd_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  odd_reg/Q
                         net (fo=25, routed)          0.224     0.365    odd
    SLICE_X4Y90          FDCE                                         r  cnter_reg[10]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.463ns (32.240%)  route 3.075ns (67.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          3.075     4.538    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y93          FDCE                                         f  clock_div_u3/cnter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.871    clock_div_u3/CLK
    SLICE_X7Y93          FDCE                                         r  clock_div_u3/cnter_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.463ns (32.240%)  route 3.075ns (67.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          3.075     4.538    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y93          FDCE                                         f  clock_div_u3/cnter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.871    clock_div_u3/CLK
    SLICE_X7Y93          FDCE                                         r  clock_div_u3/cnter_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.463ns (32.240%)  route 3.075ns (67.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          3.075     4.538    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y93          FDCE                                         f  clock_div_u3/cnter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.871    clock_div_u3/CLK
    SLICE_X7Y93          FDCE                                         r  clock_div_u3/cnter_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.399ns  (logic 1.463ns (33.255%)  route 2.936ns (66.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.936     4.399    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y92          FDCE                                         f  clock_div_u3/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.506     4.870    clock_div_u3/CLK
    SLICE_X7Y92          FDCE                                         r  clock_div_u3/cnter_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.399ns  (logic 1.463ns (33.255%)  route 2.936ns (66.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.936     4.399    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y92          FDCE                                         f  clock_div_u3/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.506     4.870    clock_div_u3/CLK
    SLICE_X7Y92          FDCE                                         r  clock_div_u3/cnter_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.399ns  (logic 1.463ns (33.255%)  route 2.936ns (66.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.936     4.399    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y92          FDCE                                         f  clock_div_u3/cnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.506     4.870    clock_div_u3/CLK
    SLICE_X7Y92          FDCE                                         r  clock_div_u3/cnter_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.463ns (34.415%)  route 2.788ns (65.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.788     4.251    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y91          FDCE                                         f  clock_div_u3/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.506     4.870    clock_div_u3/CLK
    SLICE_X7Y91          FDCE                                         r  clock_div_u3/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.463ns (34.415%)  route 2.788ns (65.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.788     4.251    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y91          FDCE                                         f  clock_div_u3/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.506     4.870    clock_div_u3/CLK
    SLICE_X7Y91          FDCE                                         r  clock_div_u3/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.463ns (34.415%)  route 2.788ns (65.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.788     4.251    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y91          FDCE                                         f  clock_div_u3/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.506     4.870    clock_div_u3/CLK
    SLICE_X7Y91          FDCE                                         r  clock_div_u3/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u3/cnter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.463ns (35.658%)  route 2.640ns (64.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          2.640     4.103    clock_div_u3/btn_IBUF[0]
    SLICE_X7Y90          FDCE                                         f  clock_div_u3/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505     4.869    clock_div_u3/CLK
    SLICE_X7Y90          FDCE                                         r  clock_div_u3/cnter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.668%)  route 0.635ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.635     0.866    clock_div_u0/btn_IBUF[0]
    SLICE_X1Y93          FDCE                                         f  clock_div_u0/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.668%)  route 0.635ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.635     0.866    clock_div_u0/btn_IBUF[0]
    SLICE_X1Y93          FDCE                                         f  clock_div_u0/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.668%)  route 0.635ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.635     0.866    clock_div_u0/btn_IBUF[0]
    SLICE_X1Y93          FDCE                                         f  clock_div_u0/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X1Y93          FDCE                                         r  clock_div_u0/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.535%)  route 0.640ns (73.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.640     0.870    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y93          FDCE                                         f  clock_div_u0/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.535%)  route 0.640ns (73.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.640     0.870    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y93          FDCE                                         f  clock_div_u0/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.535%)  route 0.640ns (73.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.640     0.870    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y93          FDCE                                         f  clock_div_u0/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y93          FDCE                                         r  clock_div_u0/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.231ns (25.376%)  route 0.679ns (74.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.679     0.910    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y94          FDCE                                         f  clock_div_u0/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.013    clock_div_u0/CLK
    SLICE_X0Y94          FDCE                                         r  clock_div_u0/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.231ns (24.630%)  route 0.707ns (75.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.707     0.938    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y92          FDCE                                         f  clock_div_u0/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.012    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.231ns (24.630%)  route 0.707ns (75.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.707     0.938    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y92          FDCE                                         f  clock_div_u0/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.012    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.231ns (24.630%)  route 0.707ns (75.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=82, routed)          0.707     0.938    clock_div_u0/btn_IBUF[0]
    SLICE_X0Y92          FDCE                                         f  clock_div_u0/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.012    clock_div_u0/CLK
    SLICE_X0Y92          FDCE                                         r  clock_div_u0/cnter_reg[3]/C





