Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8df31c3a4d184e27809a58b688e115d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder32_tb_behav xil_defaultlib.Adder32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA_PG
Compiling module xil_defaultlib.CLU
Compiling module xil_defaultlib.CLA_group
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Adder32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder32_tb_behav
