INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SDRAM/sources/modules/sdram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SDRAM/sources/modules/sdram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SDRAM/sources/modules/sdram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SDRAM/sources/testbench/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
