# name: wire
# key: wire
# group: verilog
# --

wire ${1:[${2:MSB} : ${3:LSB}] }${4:Name};