# This is a complex Makefile used for a project

# Variable Declaration
CC = gcc
CFLAGS = -Wall -pedantic -g
OBJ = main.o helper.o utils.o

# Rule to build the executable
app: $(OBJ)
	$(CC) -o app $(OBJ)

# Compile all object files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Rule to clean up object files and executable
clean:
	rm -rf *.o app

# Create a dependency file 
depend: .depend

# Dependency
.depend: $(SRC)
	rm -f ./.depend
	$(CC) $(CFLAGS) -MM $^ > ./.depend;

# Include the dependency file
include .depend