// Generated by CIRCT firtool-1.62.0
// VCS coverage exclude_file
module mem_131072x2(
  input  [16:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [1:0]  R0_data,
  input  [16:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [1:0]  R1_data,
  input  [16:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [1:0]  W0_data
);

  reg [1:0]  Memory[0:131071];
  reg        _R0_en_d0;
  reg [16:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [16:0] _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 2'bx;
endmodule

module PHT_memory(
  input         clock,
  input  [16:0] io_addrA,
  output [16:0] io_readDataA,
  input  [16:0] io_addrB,
  output [16:0] io_readDataB,
  input  [16:0] io_addrC,
  input  [1:0]  io_writeDataC,
  input         io_writeEnableC
);

  wire [1:0] _mem_ext_R0_data;
  wire [1:0] _mem_ext_R1_data;
  mem_131072x2 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrA),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrC),
    .W0_en   (io_writeEnableC),
    .W0_clk  (clock),
    .W0_data (io_writeDataC)
  );
  assign io_readDataA = {15'h0, _mem_ext_R1_data};
  assign io_readDataB = {15'h0, _mem_ext_R0_data};
endmodule

module gshare(
  input         clock,
  input  [15:0] io_predict_GHR,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_T_NT,
                io_valid,
  input  [15:0] io_commit_GHR,
  input  [31:0] io_commit_PC,
  input         io_commit_valid,
                io_commit_branch_direction
);

  wire [16:0] _PHT_io_readDataA;
  wire [16:0] _PHT_io_readDataB;
  wire [15:0] hashed_commit_addr = io_commit_PC[15:0] ^ io_commit_GHR;
  reg         io_valid_REG;
  reg  [15:0] PHT_io_addrC_REG;
  reg         PHT_io_writeEnableC_REG;
  reg         REG;
  always @(posedge clock) begin
    io_valid_REG <= io_predict_valid;
    PHT_io_addrC_REG <= hashed_commit_addr;
    PHT_io_writeEnableC_REG <= io_commit_valid;
    REG <= io_commit_branch_direction;
  end // always @(posedge)
  PHT_memory PHT (
    .clock           (clock),
    .io_addrA        ({1'h0, io_predict_PC[15:0] ^ io_predict_GHR}),
    .io_readDataA    (_PHT_io_readDataA),
    .io_addrB        ({1'h0, hashed_commit_addr}),
    .io_readDataB    (_PHT_io_readDataB),
    .io_addrC        ({1'h0, PHT_io_addrC_REG}),
    .io_writeDataC
      (REG
         ? (_PHT_io_readDataB[1:0] != 2'h3
              ? _PHT_io_readDataB[1:0] + 2'h1
              : _PHT_io_readDataB[1:0])
         : (|(_PHT_io_readDataB[1:0]))
             ? _PHT_io_readDataB[1:0] - 2'h1
             : _PHT_io_readDataB[1:0]),
    .io_writeEnableC (PHT_io_writeEnableC_REG)
  );
  assign io_T_NT = _PHT_io_readDataA[1];
  assign io_valid = io_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_4096x52(
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [51:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [51:0] W0_data
);

  reg [51:0] Memory[0:4095];
  reg        _R0_en_d0;
  reg [11:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 52'bx;
endmodule

module SDPReadWriteSmem(
  input         clock,
                reset,
  input  [11:0] io_rd_addr,
  output [51:0] io_data_out,
  input  [11:0] io_wr_addr,
  input         io_wr_en,
  input  [51:0] io_data_in
);

  wire [51:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [51:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 52'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_4096x52 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module hash_BTB(
  input         clock,
                reset,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_BTB_valid,
  output [31:0] io_BTB_target,
  output [1:0]  io_BTB_type,
                io_BTB_br_mask,
  output        io_BTB_hit,
  input  [31:0] io_commit_PC,
  input  [19:0] io_commit_tag,
  input  [31:0] io_commit_target,
  input  [1:0]  io_commit_br_type,
                io_commit_br_mask,
  input         io_commit_valid
);

  wire [51:0] _BTB_memory_io_data_out;
  reg         io_BTB_valid_REG;
  reg  [14:0] io_BTB_hit_REG;
  always @(posedge clock) begin
    io_BTB_valid_REG <= io_predict_valid;
    io_BTB_hit_REG <= io_predict_PC[31:17];
  end // always @(posedge)
  SDPReadWriteSmem BTB_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr  (io_predict_PC[14:3]),
    .io_data_out (_BTB_memory_io_data_out),
    .io_wr_addr  (io_commit_PC[14:3]),
    .io_wr_en    (io_commit_valid),
    .io_data_in
      ({io_commit_tag[15:0], io_commit_target, io_commit_br_type, io_commit_br_mask})
  );
  assign io_BTB_valid = io_BTB_valid_REG;
  assign io_BTB_target = _BTB_memory_io_data_out[35:4];
  assign io_BTB_type = _BTB_memory_io_data_out[3:2];
  assign io_BTB_br_mask = _BTB_memory_io_data_out[1:0];
  assign io_BTB_hit = io_BTB_hit_REG == _BTB_memory_io_data_out[50:36];
endmodule

// VCS coverage exclude_file
module mem_128x39(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 39'bx;
endmodule

module SDPReadWriteSmem_1(
  input         clock,
                reset,
  input  [6:0]  io_rd_addr,
  output [38:0] io_data_out,
  input  [6:0]  io_wr_addr,
  input         io_wr_en,
  input  [38:0] io_data_in
);

  wire [38:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [38:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 39'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_128x39 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module RAS(
  input         clock,
                reset,
  input  [31:0] io_wr_addr,
  input         io_wr_valid,
                io_rd_valid,
  input  [6:0]  io_revert_NEXT,
                io_revert_TOS,
  input         io_revert_valid,
  output [31:0] io_ret_addr,
  output [6:0]  io_NEXT,
                io_TOS
);

  wire [6:0]  NOS;
  wire [38:0] _RAS_memory_io_data_out;
  reg  [6:0]  NEXT;
  reg  [6:0]  TOS;
  assign NOS = _RAS_memory_io_data_out[38:32];
  always @(posedge clock) begin
    if (reset) begin
      NEXT <= 7'h0;
      TOS <= 7'h0;
    end
    else if (io_revert_valid) begin
      NEXT <= io_revert_NEXT;
      TOS <= io_revert_TOS;
    end
    else if (io_wr_valid) begin
      NEXT <= NEXT + 7'h1;
      TOS <= NEXT;
    end
    else if (io_rd_valid)
      TOS <= NOS;
  end // always @(posedge)
  SDPReadWriteSmem_1 RAS_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr  (io_wr_valid ? NEXT : io_rd_valid ? NOS : TOS),
    .io_data_out (_RAS_memory_io_data_out),
    .io_wr_addr  (NEXT),
    .io_wr_en    (io_wr_valid),
    .io_data_in  ({TOS, io_wr_addr})
  );
  assign io_ret_addr = _RAS_memory_io_data_out[31:0];
  assign io_NEXT = NEXT;
  assign io_TOS = TOS;
endmodule

module BP(
  input         clock,
                reset,
  output        io_predict_ready,
  input         io_predict_valid,
  input  [31:0] io_predict_bits,
  input         io_commit_valid,
  input  [31:0] io_commit_PC,
  input  [15:0] io_commit_GHR,
  input         io_commit_T_NT,
  input  [19:0] io_commit_tag,
  input  [31:0] io_commit_target,
  input  [1:0]  io_commit_br_type,
  input  [3:0]  io_commit_br_mask,
  input         io_mispredict_valid,
  input  [31:0] io_mispredict_PC,
  input  [15:0] io_mispredict_GHR,
  input  [6:0]  io_mispredict_TOS,
                io_mispredict_NEXT,
  input  [31:0] io_RAS_update_call_addr,
  input         io_RAS_update_call,
                io_RAS_update_ret,
  output [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  output [31:0] io_RAS_read_ret_addr,
  input         io_revert_valid,
  input  [15:0] io_revert_GHR,
  input  [31:0] io_revert_PC,
                io_prediction_PC,
  input         io_prediction_ready,
                io_prediction_PC_valid,
  output        io_prediction_hit,
  output [31:0] io_prediction_target,
  output [1:0]  io_prediction_br_type,
  output [3:0]  io_prediction_br_mask,
  output [15:0] io_prediction_GHR,
  output        io_prediction_T_NT,
                io_prediction_valid
);

  wire        _BTB_io_BTB_valid;
  wire [1:0]  _BTB_io_BTB_br_mask;
  wire        _gshare_io_valid;
  reg  [15:0] GHR;
  always @(posedge clock) begin
    if (reset)
      GHR <= 16'h0;
    else if (io_mispredict_valid)
      GHR <= io_mispredict_GHR;
    else if (io_revert_valid)
      GHR <= io_revert_GHR;
    else
      GHR <= {GHR[14:0], 1'h0};
  end // always @(posedge)
  gshare gshare (
    .clock                      (clock),
    .io_predict_GHR             (GHR),
    .io_predict_PC              (io_predict_bits),
    .io_predict_valid           (io_predict_valid),
    .io_T_NT                    (io_prediction_T_NT),
    .io_valid                   (_gshare_io_valid),
    .io_commit_GHR              (io_commit_GHR),
    .io_commit_PC               (io_commit_PC),
    .io_commit_valid            (io_commit_valid),
    .io_commit_branch_direction (io_commit_T_NT)
  );
  hash_BTB BTB (
    .clock             (clock),
    .reset             (reset),
    .io_predict_PC     (io_predict_bits),
    .io_predict_valid  (io_predict_valid),
    .io_BTB_valid      (_BTB_io_BTB_valid),
    .io_BTB_target     (io_prediction_target),
    .io_BTB_type       (io_prediction_br_type),
    .io_BTB_br_mask    (_BTB_io_BTB_br_mask),
    .io_BTB_hit        (io_prediction_hit),
    .io_commit_PC      (io_commit_PC),
    .io_commit_tag     (io_commit_tag),
    .io_commit_target  (io_commit_target),
    .io_commit_br_type (io_commit_br_type),
    .io_commit_br_mask (io_commit_br_mask[1:0]),
    .io_commit_valid   (io_commit_valid)
  );
  RAS RAS (
    .clock           (clock),
    .reset           (reset),
    .io_wr_addr      (io_mispredict_valid ? 32'h0 : io_RAS_update_call_addr),
    .io_wr_valid     (~io_mispredict_valid & io_RAS_update_call),
    .io_rd_valid     (~io_mispredict_valid & io_RAS_update_ret),
    .io_revert_NEXT  (io_mispredict_valid ? io_mispredict_NEXT : 7'h0),
    .io_revert_TOS   (io_mispredict_valid ? io_mispredict_TOS : 7'h0),
    .io_revert_valid (io_mispredict_valid),
    .io_ret_addr     (io_RAS_read_ret_addr),
    .io_NEXT         (io_RAS_read_NEXT),
    .io_TOS          (io_RAS_read_TOS)
  );
  assign io_predict_ready = io_prediction_ready;
  assign io_prediction_br_mask = {2'h0, _BTB_io_BTB_br_mask};
  assign io_prediction_GHR = GHR;
  assign io_prediction_valid = _BTB_io_BTB_valid & _gshare_io_valid;
endmodule

