 2 
一、中英文摘要 
(一)中文摘要 
智慧型機器人在人類未來的生活中，佔有很重要的角色。從工業到醫療、娛樂、探險及監測等領
域，都可透過機器人來幫助人類完成更多的事情。在智慧型機器人的技術中，視覺感測系統是很重要
的技術，除了要感測平面的影像外(2-Dimension)，距離的感測(3-Dimension)也是不可缺少，然而不管
是 2D 或是 3D 的影像感測，都必需使用影像感測器來偵測光源。現行的影像感測器又可分為CMOS 和
CCD 兩種。以技術上來說，雖然 CMOS 感測器的效能沒有 CCD 來的好，且填充率(fill factor)也較低，
但 CMOS 感測器最大的優點是可以和其它功能的晶片整合成單晶片 SOC。且在耗電上及每張圖像速
率(frame rate)上皆較 CCD 來的好。因此未來在影像的應用上，CMOS 感測器將愈來愈普及。 
而如今市面上低成本的影像感測器，不管是取像速度或清晰度上，在許多機器人情境的應用中，
對影像的分析及處理都造成極大的問題，尤其是在需要「判斷動態影像」和「即時反應」的應用上。
要補捉高速移動的物體，需要較高的取像速度(1000frame/s)，但相對的，感測器的曝光時間就被壓縮，
影像訊雜比(SNR)就降低，影響影像的品質。為克服這個問題，我們將發展一套「高取像速度」和「高
靈敏度」的視覺晶片系統(HighFrame Rate and High Sensitivity Vision Chip)。以 In-pixel gain stage 來提
高靈敏度，降低短曝光時間的影響。同時以 Column-wise ADC 來提高取像速度，再利用「校正機制」
(calibration)來降低製程均勻性所造成的誤差，增進影像的品質。所研發的「高取像速度」和「高靈敏
度」的視覺晶片系統將可應用在各種智慧型機器人和機器視覺的應用上。 
 
關鍵字: 影像感測器、視覺晶片、高感度、高速度、類比數位轉換器 
 
(二)英文摘要 
Artificial intelligence (A.I.) robot plays an important role in the future. From the fieldof industry, medical, 
adventure to surveillance, it can help human beings to achieve more jobs via A.I. robot. Visual sensing system 
is a significant skill in the technology of A.I. robot. Besides for sensing 2-Dimension image, 3-Dimension 
distance estimation is also indispensible. However, no matter 2D or 3D image sensing, they all need the image 
sensing detector to get light source. Nowadays, image sensing detector can be classified into two kinds: 
CMOS and CCD. Technically speaking, although the performance of CMOS image sensing is not as good as 
CCD and its fill factor seems fewer, its biggest strength is to integrate with other function circuit to form a 
SOC. In addition, its power consumption and frame rate are better than CCD sensor. Thus, in the application 
of images, CMOS sensor will become more and more popular in the future. 
Today, low cost image sensor in the business situation has brought a big problem to image analysis and 
operation in the application of A.I. robot, not only in sensing speed, but also in resolution, especially in the 
needs of “dynamic condition judgment” and “real time response”. The sensor needs higher frame rate (i.e. 
1000 frame/s) to capture high speed moving object. Conversely, the time length of sensor’s exposure will be 
condensed and SNR will be decreased, thus it will influence quality of the image. In this project, we propose a 
high frame rate and high sensitivity vision chip to solve these problems. We will apply “in pixel gain stage” to 
increase sensitivity and decrease the influence of the short exposure time. At the same time, column wise 
 4 
所示，此晶片中包含高感度感光細胞陣列、像點讀取電路、行平行數位類比轉換器和數位訊號控制電
路。在此晶片設計上，選擇以 CMOS感測器為主，CMOS 感測器使用 Active pixel architecture，突破
CCD charge transfer的速度限制，符合機器視覺晶片之高速讀出需求。高速讀出晶片面臨幾個主要的技
術瓶頸:高感光度和高速讀出架構與資料頻寬。因為高速視覺資料的需求，感測器需要操作在極高的
Frame-rate(500~1000 frames/sec)，這代表每個感測器接受外界環境或物體光線訊號只有 1ms~2ms的時
間，與一般 Commercial Camera操作在 30~60 frames/sec，有 30~15ms曝光時間相比，差了將近 15~30
倍。如此限制了機器視覺晶片必須具備一高照度之定光源環境，或使用較大面積的感測元件，以增加
訊號輸入強度讓感測器具有足夠的光電荷累積並輸出。針對這些限制，本計劃將開發數項創新技術，
使其達到高密度、高感光度及高反應速度之規格。 
 
(四)結果與討論 
以下將就本計劃「High Frame Rate High Sensitivity Vision Chip」第一年度的執行成果做一成果報
告。依計劃書的內容，分成兩大部份: In-Pixel Gain Stage及 Column-Parallel ADC 
1. In-Pixel Gain Stage 
本年度的目標在於分析、模擬各種可行的架構，找出最適合的電路架構。圖 1為所提出電路架構(由
Q1~Q4,QB1~QB3所組成)，經過模擬之後由於該架構在 Q1及 Q4有著雙電流控制(I1,I2)。在此情況下
透過製程漂移會造成電流對電壓曲線(I-V curve)在各像素之間造成的變異度增加，進而使得畫面非均勻
性增加。 
 
圖 1. 雙電流控制電路 
 
 
圖 2. 二階段增益共源極放大器
由於雙電流操控電路可能造成的誤差過大，故重新對單電流操控電路進行模擬研究。在最基本的共源
極放大器的架構下，若欲增加不同的增益區間時，如圖 2 增加一個二極體接法的電晶體即可。模擬過
的圖形與共源極放大器相較之下(圖 3)，在訊號輸入的範圍透過二極體接法的電晶體可增加第二種增
益，故此可以增加輸入的範圍。在傳統共源極增益集內，輸入到輸出整體的增益： 
 
 
而增加二極體接法的增益集中，共分二階段增益，在第一階段的增益仍與傳統的共源極幾乎相同；藉
由二極體接法將電流源的電晶體推到線性區後即可增加另一段不同的增益： 
 
 
]//[ 211 oom rrg
)( 321 Ldm RRg +
 6 
而下壓輸出值的增益值為： 
 
 
 
圖 7. 二階段增益共源極放大器(三版)模擬結果 
 
而在第二階段中，未下壓輸出值得增益值為： 
 
 
而下壓輸出值的增益值為： 
 
 
這更明確的確定在第二個架構中，除了可向下平移輸出曲線外，亦可增加第二階段的增益值。 
因此在第二中架構下進行不同製程的模擬，下圖(圖 8)即為模擬結果圖。 
 
圖 8. 二階段增益共源極放大器(三版)在不同製程下模擬結果 
 
在圖中可發現由於不同製程中，造成推擠電流源電壓進入線性區域的二極體接法電晶體之臨界電壓的
不同這將同時造成進入第二階段的電壓點為不同，就如同圖 8中所示，FF的製程下有較大範圍的高增
益區域，SS的製程下則由於臨界電壓過大則使得高增益區域的範圍減少。因此，此種架構下將可能使
得像素之間的誤差值增大，接下來的討論將研究如何進行這項誤差的縮小。 
 
為了使增益值轉換點的電壓趨近相近，將圖 6的架構重新修改為圖 9。 
)]//([ 12_21_2343
43
3
oddoLm
Lm
m rRRrRg
Rg
g
++
)( 123 Ldm RRg +
)( 12_21_23 Lddm RRRg ++
 8 
要來源為增益轉換點的不同，故如果在不同製程下調整為不同的 VDD時即可縮減該誤差。為模擬此情
況調整不同製程下的 VDD後模擬圖為圖 12。由圖 12中可見藉由調整 VDD之後其增益轉換點亦同時
可提升，故可將不同高增益區間調整為相同。透過修改 VDD的架構，可藉由如同在雙端增益極的回饋
電路進行，其架構大概如同圖 13。圖中藉由一個重設時的回饋電路在重設時將訊號儲存到MC1與MC2
的閘極。 
 
圖 13. 二階段增益共源極放大器(五版) 
 
但是同樣的這個架構之下仍由於 MC1與 MC2的臨界電壓仍受到製程的影響，且增加一個回饋電路在
像素裡面將對像素的面積造成極大的影響。因此最後回歸討論最初原點以求如何降低製程造成的高增
益區間誤差。藉由最初有雙段增益的圖 2之架構討論其增益變動區域。 
首先在重設時，輸出與輸入同為： 
 
 
而M1的汲極電壓為： 
 
 
增益值轉換點，即為M1進入線性區域的電壓值為： 
 
 
因此高增益區間為： 
 
 
根據上述的幾個式子，高增益區間為： 
 
 
 
若M1與M2的電晶體設計為相同，則高增益區間為： 
 
 
 
由式子可知高增益區間主要影響由臨界電壓所造成，而臨界電壓則為： 
 
( ) 3
3
3, th
n
GSrstO V
L
Wk
iVV +==
( ) ( ) 2
2
3
3
232,,1 th
p
th
n
GSGSGSrstOrstD V
L
Wk
iV
L
Wk
iVVVVV +++=+=+=
( )
1
1,1
L
Wk
iVVVV
p
SetOVSetTD −=−=
231,1,1 GSGSOVSetrstDTDR VVVVVVV −−−=−=
( ) ( ) ( ) 







++++−= 2
2
3
31
th
p
th
np
SetR V
L
Wk
iV
L
Wk
i
L
Wk
iVV
( ) ( ) 







+++−= 23
31
2 thth
np
SetR VV
L
Wk
i
L
Wk
iVV
OX
SS
OX
b
FMSth C
Q
C
QV −−−= 02φφ
 10 
Vref
DA_Out
V
t
t
SG4
SG3
SG2
V
 
圖 17：增益校正示意圖 
x LSB
A B Code
V
 
圖 18：差動非線性誤差校正示意圖 
B.) 差動非線性誤差校正： 
 在此提出的差動非線性誤差校正方法主要為：在使用某區間的數位碼控制數位類比轉換器，使其
輸出參考電位時，使輸出電位下降該區間必須降低的量，以逼近理想值。 
如圖 18所示，紅色曲線為內部數位類比轉換器在經過校正前的轉換曲線，藍色曲線為理想的數位
類比轉換曲線。當數位類比轉換器要使用到 Code A到 Code B之間的電位時，便將該電位降低 xLSB
的量，即可得到與理想直相近的電位。 
 經 HSPICE模擬後，數位類比轉換器之轉換曲線如圖 19所示。圖 19中 DNL大於或是接近 0.5LSB
的 Code有 15個，因此本方法將數位類比轉換器的轉換曲線分成 16個區間，接著只要找到這 16個區
間各別所須要降低的電壓值即可。 
0 100 200 300 400 500 600 700 800 900 1000
0.4
0.6
0.8
1
1.2
1.4
Transfer Curve
DAC Input Code
D
A
C
 O
ut
pu
t V
ol
ta
ge
0 100 200 300 400 500 600 700 800 900 1000
-0.5
0
0.5
1
1.5
2
2.5
DNL
DAC Input Code
LS
B
 
圖 19：經 HSPICE模擬之數位類比轉換器轉換曲線 
 12 
步是在 FS/2的地方，也就是屬於第八區間的電位，因此，在數位類比轉換器產生該電位前，先將數位
類比轉換器之重設開關導通，並將開關 S04~SC1切換成第 8區間須下降電壓量的開關組態，待重設開
關斷路後，再使 S04~SC1皆回到低電位、S10由低電位切換到高電位，此時數位類比轉換器的輸出即
為逼近理想值的電位。 
接著，由比較器的結果可以得知，輸入訊號大於數位類比轉換器的參考電位，根據漸近是操作的
模式，數位類比轉換器下一步須要產生的電位在 3/4 FS，是屬為第 12個區間的電位，所以再一次的將
數位類比轉換器的重設開關導通，將 S04~SC1 切換成第 12 區間須下降電壓的開關組態，待重設開關
斷路後，再回到低電位，並將 S10及 S09由低電位切換到高電位，此時數位類比轉換器所輸出的參考
電位會是逼近於理想值的電位。重複此動作直到完成前 4 個位元的比較，剩餘的 6 個位元則是照一般
的漸近式類比數位轉換器操作。 
Reset MOS OFF
i = 1, j = 0, n = 8
VDAC(1) = V64LSB – 16LSB
Vref = V64LSB_ref
VDAC(i) > Vref ?
VDAC(i+1) 
= VDAC(i)–16/2i LSB
YES NO
VDAC(i+1) 
= VDAC(i)+16/2i LSB
Reset_Configj_n = 1 Reset_Configj_n = 0
n = n-1, i = i+1
i > 8 ?
NO
YES
Save Reset_Configj_8 ~ Reset_Configj_1
i = 1, n = 8, j = j+1
j > 15 ?
NO YES
VDAC(1) 
= V64*(j+1)LSB-16LSB
VREF = V64*(j+1)LSB_ref
Stop
圖 21：尋找須下降量之流程圖 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 150
FS
Sig
1
2
3
45
DA_RST
CLK
S10
S09
S08
S07
S06
S05
S04
S03
S02
S01
SC4
SC3
SC2
SC1
O
ffset C
onfiguration 8
O
ffset C
onfiguration 12
O
ffset C
onfiguration 14
O
ffset C
onfiguration 13
O
ffset C
onfiguration 12
Sample Time
 
圖 25：類比數位轉換時序圖 
(3.) 修正方法的行為模型模擬： 
 根據上述修正方式，可以利用Verilog-AMS建立如圖 52之行為模型(Behabior Model)圖中除了DAC
為實體電路外，皆為 Verilog-A的理想模型。利用此行為模型將修正流程模擬過後，可以得到 16組 8-bit
數位編碼以及增益校正時的開關組態，利用這兩個東西重建出來的數位類比轉換器差動非線性度如圖
27所示。數位類比轉換器之差動非線性度經本修正方式後可以得到一定程度的改善，由最大+2LSB修
 14 
結論 
本計畫執行目標有兩大方向， 1. 開發出高感度視覺感應器陣列、2. 開發出低功耗與具偏移補償
之類比數位轉換器。第一年度執行完畢已完成既有架構評估與新架構設計與模擬，影像感測器部分完
成新型 CMOS Image sensor with In-pixel gain架構設計與模擬，也提出了一創新的低功耗 SAR類比數
位轉換器與偏移補償的架構與機制。這些創新架構目前已在第二年度計畫執行中完成電路設計與晶片
製作，目前正在進行量測中。相信本計畫執行過程所發明完成與驗證之創新技術，可以提供國內 CMOS
視覺晶片發展上重要的關鍵技術養成，助益於各項應用如機器人開發、居家安全監護之產業發展。 
 
參考文獻  
[1] Jan. J. Niewiadomski and Bradley S. Carlson “CMOS Read-out IC with Op-Amp Pixel Amplifier for 
Infrared Focal Plane Arrays” in ASIC Conference and Exhibit Page(s):69 – 73, Sept. 1997 
[2] Masanori Furuta, Yukinari Nishikawa, Toru Inoue, and Shoji Kawahito.” A High-Speed, High-Sensitivity 
Digital CMOS Image Sensor With a Global Shutter and 12-bit Column-Parallel Cyclic A/D Converters” 
IEEE Journal of Solid-State Circuits, vol. 42, no. 4, Apr. 2007 
[3] Yoshikazu Nitta, Yoshinori Muramatsu, Kiyotaka Amano,Takayuki Toyama, JunYamamoto, Koji 
Mishina, Atsushi Suzuki, Tadayuki Taura, Akihiko Kato, Masaru Kikuchi, Yukihiro Yasui, Hideo 
Nomura, Noriyuki Fukushima, “High-Speed Digital Double Sampling with Analog CDS on Column 
Parallel ADC Architecture for Low-Noise Active Pixel Sensor,” ISSCC Dig. Tech. Papers, Page(s):2024 
- 2031, Feb. 2006 
[4] Furuta, M.; Kawahito, S.; Inoue, T.; Nishikawa, Y, “A cyclic A/D converter with pixel noise and 
column-wise offset canceling for CMOS image sensors,” Solid-State Circuits Conference, 2005. 
ESSCIRC 2005. Proceedings of the 31st European 12-16 Page(s):411 – 414, Sept. 2005 
[5] M.F. Snoeij, A. Theuwissen, K. Makinwa, J.H. Huijsing, “A CMOS Imager with Column-Level ADC 
Using Dynamic Column FPN Reduction,” ISSCC Dig. Tech. Papers, Page(s): 2014 – 2023, Feb. 2006 
[6] Martijn F. Snoeij, Albert J. P. Theuwissen, Kofi A. A. Makinwa, and Johan H. Huijsing, 
“Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors,” Solid-State Circuits, 
IEEE Journal of Volume 42, Issue 12, Page(s):2968 – 2977, Dec. 2007 
[7] Zheng Yang; Van der Spiegel, J., ” A 10-bit 8.3MS/s switched-current successive approximation ADC for 
column-parallel imagers,” IEEE Symposium on Circuits and Systems, 2008. ISCAS 2008. IEEE 
International Symposium on 18-21. Page(s):224 - 227, May 2008 
[8] Shinichiro Matsuo, Timothy J. Bales, Masahiro Shoda, Shinji Osawa, Katsuyuki Kawamura, Anders 
Andersson, Munirul Haque, Hidenari Honda, Bryan Almond, Yaowu Mo, Jeffrey Gleason, Tony Chow, 
and Isao Takayanagi. “8.9-Megapixel Video Image Sensor With 14-b Column-Parallel SA-ADC,” IEEE 
Transactions on Electron Devices, Page(s) 2380-2389, Nov. 2009 
 16 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：   年   月   日 
                                 
一、參加會議經過 
IEEE ISSCC2010 是固態電子積體電路設計領域頂尖的年度會議，今年會議主題為 
“Sensing the future”。會議內容包括 4個 Plenary Speeches，9個 Tutorials，5個 Special evening 
topics，2個 Evening panels，23個 Technical sessions，1個 Short course和 6個 Forums。 
二、與會心得 
There are so many innovative papers in the IEEE ISSCC2010 conference. Start from the 
plenary speech to the forums. The technical program manager TPC of this year is Albert 
Theuwissen, who is an expert in CMOS sensor field and fit the theme of year 2010 as “sensing 
the future”. I cite some content from his blog, here is the last day forum about high speed sensor, 
for your reference. You can find a detail and brilliant review from his blog.  
**** Citation from Albert’s blog **** 
At the International Solid-State Circuits Conference a one-day forum was organized and 
chaired by Johannes Solhusvik (Aptina) entitled : “High-Speed Imaging Technologies”. An 
appealing program was put together, and here I would like to list a few highlights. After the 
opening by Johannes, the following topic were discussed : 
-Boyd Fowler (Fairchild Imaging) : “High Speed CMOS Pixel Physics and Electronics”. 
計畫編號 NSC98－2221－E－007－094－ 
計畫名稱 應用於機器視覺晶片之高品質影像感測器 IC開發(I) 
出國人員
姓名 謝志成 
服務機構
及職稱 清華大學電機工程學系 
會議時間 
99年 02月 06日至
99年 02月 13日 會議地點 美國:舊金山 
會議名稱 
(中文)IEEE ISSCC2010 
(英文)IEEE International Solid State Circuits Conference 2010 
發表論文
題目 
(中文) 
(英文) 
 18 
o   Column ADC with preamplifier and CDS, 
o   Column parallel ADC architectures, 
o   Digital CDS 
o   Figure of merit of column ADC and imagers. 
Makoto Ikeda (University of Tokyo) : “3D range image capture technologies”.  A detailed 
overview of 3D capturing techniques was given : 
o   triangulation (stereo matching, light section method), 
o   time-of-flight (time measurements and correlation techniques) and, 
o   interference method. 
All methods discussed were illustrated with its theory, devices, circuits, and measurements.  
Of course there does exist a single best solution for all situations.  All methods have their own 
benefits and limitations.  According to Ikeda-san, the stereo matching is limited by its 
computational speed, the light section is limited by the integration time, the mechanical speed 
and its robustness, the direct TOF is limited by the readout speed, dark current rate, and 
robustness, while the correlation method is limited by its integration time. 
-Levy Gerzberg (Zoran) : “High Speed Digital Image Processing”.  Levy showed in his 
talk a few interesting example of digital image processing, such as blur correction (due to camera 
shake), lens distortion correction, dynamic range correction, colour management.  Unfortunately 
he did not explain the technical algorithm used to take all these measures.  
He also made clear that in the future the processing will become much more complex than 
ever before.  For instance, the algorithms applied in cameras will rely on the content of the 
images and can change from picture to picture.  He just mentioned one example : red eye 
correction will be different for children and adults.  So the processing needs to find out whether 
a child is present on a picture or whether it is an adult before the correction of the red eye can be 
done. 
-Masatoshi Ishikawa (University of Tokyo) : “Vision Chips and Its Applications to Human 
Interface, Inspection, Bio/Medical Industry and Robotics”.  Ishikawa-san explained the need for 
“medium” speed imaging and explained a super vision chip containing in-pixel processing, and 
then the real show started !  Ishikawa showed fabulous demos, such as gesture recognition (with 
one of his head-banging students), multi-target tracking, 3D shape recognition (illustrated with a 
book flipping scanner), bio/medical demonstration with the inspection of moving sperm, robotics 
(illustration of a raw-egg catcher, a robot catching a mobile phone in free space, two robots 
playing base-ball, dynamic dribbling. 
Together with the great examples of high-speed vision Ishikawa gave very funny details 
about the preparation of the demos.  He really “entertained” the audience. 
-Ronald Kapusta and Katsu Nakamura (Analog Devices) : “High-Speed Analog Interfaces 
 1 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：   年   月   日 
                                 
一、參加會議經過 
IEEE ISSCC2010 是固態電子積體電路設計領域頂尖的年度會議，今年會議主題為 
“Sensing the future”。會議內容包括 4個 Plenary Speeches，9個 Tutorials，5個 Special evening 
topics，2個 Evening panels，23個 Technical sessions，1個 Short course和 6個 Forums。 
二、與會心得 
There are so many innovative papers in the IEEE ISSCC2010 conference. Start from the 
plenary speech to the forums. The technical program manager TPC of this year is Albert 
Theuwissen, who is an expert in CMOS sensor field and fit the theme of year 2010 as “sensing 
the future”. I cite some content from his blog, here is the last day forum about high speed sensor, 
for your reference. You can find a detail and brilliant review from his blog.  
**** Citation from Albert’s blog **** 
At the International Solid-State Circuits Conference a one-day forum was organized and 
chaired by Johannes Solhusvik (Aptina) entitled : “High-Speed Imaging Technologies”. An 
appealing program was put together, and here I would like to list a few highlights. After the 
opening by Johannes, the following topic were discussed : 
計畫編號 NSC98－2221－E－007－094－ 
計畫名稱 應用於機器視覺晶片之高品質影像感測器 IC開發(I) 
出國人員
姓名 
謝志成 
服務機構
及職稱 
清華大學電機工程學系 
會議時間 
99年 02月 06日至
99年 02月 13日 
會議地點 美國:舊金山 
會議名稱 
(中文)IEEE ISSCC2010 
(英文)IEEE International Solid State Circuits Conference 2010 
發表論文
題目 
(中文) 
(英文) 
 3 
o   Source follower noise analysis, 
o   Column ADC with preamplifier and CDS, 
o   Column parallel ADC architectures, 
o   Digital CDS 
o   Figure of merit of column ADC and imagers. 
Makoto Ikeda (University of Tokyo) : “3D range image capture technologies”.  A detailed 
overview of 3D capturing techniques was given : 
o   triangulation (stereo matching, light section method), 
o   time-of-flight (time measurements and correlation techniques) and, 
o   interference method. 
All methods discussed were illustrated with its theory, devices, circuits, and measurements.  
Of course there does exist a single best solution for all situations.  All methods have their own 
benefits and limitations.  According to Ikeda-san, the stereo matching is limited by its 
computational speed, the light section is limited by the integration time, the mechanical speed 
and its robustness, the direct TOF is limited by the readout speed, dark current rate, and 
robustness, while the correlation method is limited by its integration time. 
-Levy Gerzberg (Zoran) : “High Speed Digital Image Processing”.  Levy showed in his 
talk a few interesting example of digital image processing, such as blur correction (due to camera 
shake), lens distortion correction, dynamic range correction, colour management.  Unfortunately 
he did not explain the technical algorithm used to take all these measures.  
He also made clear that in the future the processing will become much more complex than 
ever before.  For instance, the algorithms applied in cameras will rely on the content of the 
images and can change from picture to picture.  He just mentioned one example : red eye 
correction will be different for children and adults.  So the processing needs to find out whether 
a child is present on a picture or whether it is an adult before the correction of the red eye can be 
done. 
-Masatoshi Ishikawa (University of Tokyo) : “Vision Chips and Its Applications to Human 
Interface, Inspection, Bio/Medical Industry and Robotics”.  Ishikawa-san explained the need for 
“medium” speed imaging and explained a super vision chip containing in-pixel processing, and 
then the real show started !  Ishikawa showed fabulous demos, such as gesture recognition (with 
one of his head-banging students), multi-target tracking, 3D shape recognition (illustrated with a 
book flipping scanner), bio/medical demonstration with the inspection of moving sperm, robotics 
(illustration of a raw-egg catcher, a robot catching a mobile phone in free space, two robots 
playing base-ball, dynamic dribbling. 
Together with the great examples of high-speed vision Ishikawa gave very funny details 
about the preparation of the demos.  He really “entertained” the audience. 
無研發成果推廣資料 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
