Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175348    0.294520 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294534 v fanout58/A (sg13g2_buf_8)
     4    0.027687    0.025904    0.081273    0.375807 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025904    0.000051    0.375858 v _210_/B (sg13g2_xnor2_1)
     1    0.005566    0.046712    0.063774    0.439632 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046712    0.000010    0.439641 v _211_/B (sg13g2_xnor2_1)
     1    0.002240    0.029593    0.056512    0.496153 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029593    0.000005    0.496159 v _299_/D (sg13g2_dfrbpq_1)
                                              0.496159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269172   clock uncertainty
                                  0.000000    0.269172   clock reconvergence pessimism
                                 -0.036950    0.232222   library hold time
                                              0.232222   data required time
---------------------------------------------------------------------------------------------
                                              0.232222   data required time
                                             -0.496159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263937   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035527    0.028707    0.087459    0.388675 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028708    0.000402    0.389077 v _213_/A (sg13g2_nand3_1)
     2    0.009996    0.053080    0.055283    0.444360 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.053080    0.000041    0.444401 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002911    0.033254    0.061663    0.506064 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033254    0.000012    0.506077 v _300_/D (sg13g2_dfrbpq_1)
                                              0.506077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269419   clock uncertainty
                                  0.000000    0.269419   clock reconvergence pessimism
                                 -0.038050    0.231370   library hold time
                                              0.231370   data required time
---------------------------------------------------------------------------------------------
                                              0.231370   data required time
                                             -0.506077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274707   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035527    0.028707    0.087459    0.388675 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028708    0.000406    0.389081 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004401    0.048227    0.094414    0.483495 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048227    0.000020    0.483515 ^ _219_/A (sg13g2_inv_1)
     1    0.001985    0.018535    0.030134    0.513649 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018535    0.000004    0.513653 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.033385    0.236047   library hold time
                                              0.236047   data required time
---------------------------------------------------------------------------------------------
                                              0.236047   data required time
                                             -0.513653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277606   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008677    0.036516    0.174991    0.294411 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036516    0.000012    0.294422 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086665    0.135677    0.430099 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086665    0.000165    0.430264 v sign (out)
                                              0.430264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.430264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280264   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032214    0.000066    0.382560 v _195_/A (sg13g2_xor2_1)
     2    0.008814    0.044447    0.082868    0.465428 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044447    0.000008    0.465436 v _196_/B (sg13g2_xor2_1)
     1    0.002090    0.025431    0.053607    0.519043 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025431    0.000004    0.519048 v _295_/D (sg13g2_dfrbpq_1)
                                              0.519048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269428   clock uncertainty
                                  0.000000    0.269428   clock reconvergence pessimism
                                 -0.035570    0.233858   library hold time
                                              0.233858   data required time
---------------------------------------------------------------------------------------------
                                              0.233858   data required time
                                             -0.519048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285190   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026630    0.000241    0.375997 v _191_/A (sg13g2_xnor2_1)
     2    0.008933    0.065279    0.085434    0.461431 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.065279    0.000008    0.461439 v _192_/B (sg13g2_xnor2_1)
     1    0.001554    0.026421    0.059680    0.521119 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026421    0.000000    0.521120 v _294_/D (sg13g2_dfrbpq_1)
                                              0.521120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269423   clock uncertainty
                                  0.000000    0.269423   clock reconvergence pessimism
                                 -0.035884    0.233539   library hold time
                                              0.233539   data required time
---------------------------------------------------------------------------------------------
                                              0.233539   data required time
                                             -0.521120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287581   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035527    0.028707    0.087459    0.388675 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000183    0.388858 v _202_/B (sg13g2_xor2_1)
     2    0.010692    0.048373    0.084689    0.473548 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048373    0.000028    0.473576 v _204_/A (sg13g2_xor2_1)
     1    0.001917    0.024881    0.059347    0.532923 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024881    0.000003    0.532926 v _297_/D (sg13g2_dfrbpq_1)
                                              0.532926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269183   clock uncertainty
                                  0.000000    0.269183   clock reconvergence pessimism
                                 -0.035457    0.233726   library hold time
                                              0.233726   data required time
---------------------------------------------------------------------------------------------
                                              0.233726   data required time
                                             -0.532926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299200   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025477    0.051107    0.106058    0.407265 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051107    0.000110    0.407375 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.066038    0.087314    0.494689 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066038    0.000014    0.494703 v _200_/B (sg13g2_xor2_1)
     1    0.002307    0.025654    0.062900    0.557603 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025654    0.000006    0.557609 v _296_/D (sg13g2_dfrbpq_1)
                                              0.557609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000059    0.119210 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269210   clock uncertainty
                                  0.000000    0.269210   clock reconvergence pessimism
                                 -0.035702    0.233507   library hold time
                                              0.233507   data required time
---------------------------------------------------------------------------------------------
                                              0.233507   data required time
                                             -0.557609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324102   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008831    0.047214    0.181040    0.300460 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047214    0.000002    0.300462 ^ _127_/A (sg13g2_inv_1)
     1    0.006795    0.031453    0.043099    0.343561 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031453    0.000070    0.343631 v output3/A (sg13g2_buf_2)
     1    0.051206    0.087138    0.133569    0.477200 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.087138    0.000224    0.477424 v signB (out)
                                              0.477424   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327424   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025477    0.051107    0.106058    0.407265 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051107    0.000210    0.407476 v _206_/B (sg13g2_xnor2_1)
     2    0.010206    0.071617    0.093478    0.500953 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071617    0.000029    0.500982 v _208_/A (sg13g2_xor2_1)
     1    0.001861    0.024845    0.067858    0.568841 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024845    0.000002    0.568843 v _298_/D (sg13g2_dfrbpq_1)
                                              0.568843   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269169   clock uncertainty
                                  0.000000    0.269169   clock reconvergence pessimism
                                 -0.035446    0.233723   library hold time
                                              0.233723   data required time
---------------------------------------------------------------------------------------------
                                              0.233723   data required time
                                             -0.568843   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335120   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069047    0.000364    0.396712 ^ _275_/A (sg13g2_nor2_1)
     1    0.004151    0.024335    0.051238    0.447949 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024335    0.000019    0.447968 v output30/A (sg13g2_buf_2)
     1    0.052908    0.089699    0.131848    0.579816 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089701    0.000529    0.580345 v sine_out[3] (out)
                                              0.580345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.580345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430345   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069047    0.000358    0.396706 ^ _212_/A (sg13g2_nor2_1)
     2    0.008054    0.035416    0.062500    0.459206 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035416    0.000010    0.459216 v output26/A (sg13g2_buf_2)
     1    0.053299    0.090373    0.137581    0.596797 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090376    0.000601    0.597398 v sine_out[2] (out)
                                              0.597398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.597398   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447398   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000447    0.388871 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003510    0.023154    0.088101    0.476973 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023154    0.000010    0.476983 v output12/A (sg13g2_buf_2)
     1    0.051778    0.087956    0.130147    0.607131 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087956    0.000319    0.607450 v sine_out[17] (out)
                                              0.607450   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.607450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.457450   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000204    0.454354 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.020127    0.030585    0.484939 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020127    0.000011    0.484950 v output16/A (sg13g2_buf_2)
     1    0.051908    0.088135    0.128817    0.613768 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088136    0.000345    0.614112 v sine_out[20] (out)
                                              0.614112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464112   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000253    0.454403 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003688    0.020569    0.030991    0.485394 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020569    0.000012    0.485406 v output11/A (sg13g2_buf_2)
     1    0.051809    0.087986    0.128932    0.614338 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087986    0.000325    0.614664 v sine_out[16] (out)
                                              0.614664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464664   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000137    0.454287 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005330    0.025059    0.035021    0.489308 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025059    0.000040    0.489348 v output13/A (sg13g2_buf_2)
     1    0.051821    0.088036    0.131109    0.620457 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088036    0.000328    0.620785 v sine_out[18] (out)
                                              0.620785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470785   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000216    0.454366 ^ _167_/A (sg13g2_nor2_1)
     1    0.004162    0.025032    0.035984    0.490350 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025032    0.000019    0.490369 v output19/A (sg13g2_buf_2)
     1    0.052069    0.088417    0.131341    0.621710 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088417    0.000377    0.622087 v sine_out[23] (out)
                                              0.622087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.622087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472087   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000266    0.454416 ^ _160_/A (sg13g2_nor2_1)
     1    0.005297    0.027598    0.038714    0.493130 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027598    0.000039    0.493169 v output14/A (sg13g2_buf_2)
     1    0.051895    0.088168    0.132406    0.625575 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088168    0.000342    0.625918 v sine_out[19] (out)
                                              0.625918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475918   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028642    0.000132    0.454663 ^ _281_/A (sg13g2_nor2_1)
     1    0.006671    0.030875    0.042214    0.496877 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.030875    0.000070    0.496947 v output35/A (sg13g2_buf_2)
     1    0.051939    0.088257    0.134029    0.630976 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088257    0.000351    0.631327 v sine_out[8] (out)
                                              0.631327   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.631327   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481327   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000433    0.454964 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003717    0.037850    0.049028    0.503992 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037850    0.000013    0.504005 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091683    0.139598    0.643603 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091688    0.000763    0.644365 v sine_out[1] (out)
                                              0.644365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494365   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000071    0.445109 v _169_/A (sg13g2_nand2_1)
     1    0.004463    0.032296    0.040553    0.485662 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032296    0.000019    0.485682 ^ _170_/B (sg13g2_nand2_1)
     1    0.003160    0.031661    0.048571    0.534252 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031661    0.000006    0.534258 v output20/A (sg13g2_buf_2)
     1    0.052120    0.088540    0.134591    0.668849 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088541    0.000382    0.669231 v sine_out[24] (out)
                                              0.669231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519231   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000255    0.390187 ^ fanout71/A (sg13g2_buf_8)
     8    0.028674    0.027781    0.075631    0.465818 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027781    0.000110    0.465928 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003897    0.042878    0.061920    0.527848 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042878    0.000016    0.527864 v output28/A (sg13g2_buf_2)
     1    0.053736    0.091098    0.141603    0.669468 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091102    0.000702    0.670170 v sine_out[31] (out)
                                              0.670170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520170   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032219    0.000374    0.382868 v _215_/C (sg13g2_nand3_1)
     2    0.008775    0.048638    0.059880    0.442748 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.048638    0.000035    0.442783 ^ _284_/B (sg13g2_and2_1)
     1    0.004541    0.032051    0.093693    0.536476 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032051    0.000026    0.536502 ^ output7/A (sg13g2_buf_2)
     1    0.051951    0.112325    0.139833    0.676335 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112325    0.000354    0.676689 ^ sine_out[12] (out)
                                              0.676689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526689   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000448    0.388873 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008185    0.045421    0.097094    0.485966 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.045421    0.000042    0.486008 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003028    0.032931    0.056227    0.542235 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032931    0.000005    0.542240 v output23/A (sg13g2_buf_2)
     1    0.053125    0.090091    0.136206    0.678446 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090093    0.000573    0.679018 v sine_out[27] (out)
                                              0.679018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529018   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074472    0.000460    0.388884 ^ fanout67/A (sg13g2_buf_8)
     8    0.032543    0.031134    0.095390    0.484274 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031134    0.000047    0.484321 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003074    0.039460    0.059583    0.543904 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039460    0.000005    0.543909 v output29/A (sg13g2_buf_2)
     1    0.054079    0.091599    0.140298    0.684207 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.091604    0.000768    0.684975 v sine_out[32] (out)
                                              0.684975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.684975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534975   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175348    0.294520 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294534 v fanout58/A (sg13g2_buf_8)
     4    0.027687    0.025904    0.081273    0.375807 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025904    0.000061    0.375868 v _239_/A (sg13g2_and3_1)
     1    0.005294    0.027060    0.074528    0.450396 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027060    0.000035    0.450432 v _256_/A2 (sg13g2_a22oi_1)
     1    0.003614    0.056983    0.079956    0.530388 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056983    0.000011    0.530399 ^ output4/A (sg13g2_buf_2)
     1    0.054300    0.117173    0.155137    0.685537 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.117177    0.000819    0.686355 ^ sine_out[0] (out)
                                              0.686355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536355   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000435    0.388859 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003731    0.021358    0.073043    0.461902 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021358    0.000010    0.461913 v _179_/B (sg13g2_nand2_1)
     2    0.006531    0.040139    0.043284    0.505197 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.040139    0.000009    0.505206 ^ _180_/B (sg13g2_nand2_1)
     1    0.004335    0.037513    0.056223    0.561429 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037513    0.000023    0.561452 v output24/A (sg13g2_buf_2)
     1    0.053168    0.090189    0.138458    0.699909 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090191    0.000582    0.700491 v sine_out[28] (out)
                                              0.700491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550491   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000033    0.527056 ^ _277_/B (sg13g2_nor2_1)
     1    0.003822    0.027885    0.046991    0.574047 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027885    0.000015    0.574062 v output32/A (sg13g2_buf_2)
     1    0.052913    0.089731    0.133560    0.707622 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.089733    0.000535    0.708157 v sine_out[5] (out)
                                              0.708157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558157   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000044    0.445082 v _144_/A (sg13g2_nand2_1)
     2    0.007423    0.043067    0.049958    0.495040 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.043067    0.000024    0.495064 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.052391    0.069239    0.564303 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.052391    0.000080    0.564383 v output9/A (sg13g2_buf_2)
     1    0.051864    0.088291    0.144326    0.708708 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088291    0.000336    0.709045 v sine_out[14] (out)
                                              0.709045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.709045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559045   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000058    0.804714 v _293_/D (sg13g2_dfrbpq_1)
                                              0.804714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.039103    0.230329   library hold time
                                              0.230329   data required time
---------------------------------------------------------------------------------------------
                                              0.230329   data required time
                                             -0.804714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574385   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028645    0.000489    0.455020 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043258    0.050596    0.505616 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043258    0.000114    0.505730 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052726    0.558456 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000062    0.558517 ^ _279_/A (sg13g2_nor2_1)
     1    0.003850    0.027958    0.042462    0.600979 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027958    0.000015    0.600995 v output34/A (sg13g2_buf_2)
     1    0.052329    0.088837    0.133009    0.734004 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088838    0.000429    0.734432 v sine_out[7] (out)
                                              0.734432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.734432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584432   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000010    0.527034 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.027444    0.075526    0.602560 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027444    0.000007    0.602566 v output18/A (sg13g2_buf_2)
     1    0.051994    0.088319    0.132430    0.734997 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088319    0.000362    0.735359 v sine_out[22] (out)
                                              0.735359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.735359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585359   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000091    0.454241 ^ fanout56/A (sg13g2_buf_2)
     8    0.030556    0.071380    0.105925    0.560166 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071380    0.000061    0.560227 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.028275    0.043934    0.604161 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028275    0.000011    0.604172 v output17/A (sg13g2_buf_2)
     1    0.051951    0.088258    0.132788    0.736959 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088258    0.000353    0.737313 v sine_out[21] (out)
                                              0.737313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587313   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000192    0.454342 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040512    0.093053    0.547395 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040512    0.000012    0.547408 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003322    0.028413    0.057874    0.605282 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028413    0.000008    0.605289 v output27/A (sg13g2_buf_2)
     1    0.053515    0.090660    0.134415    0.739704 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090663    0.000652    0.740356 v sine_out[30] (out)
                                              0.740356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590356   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000025    0.527048 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003897    0.034552    0.078677    0.605725 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.034552    0.000016    0.605741 v output6/A (sg13g2_buf_2)
     1    0.052025    0.088416    0.135887    0.741628 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088416    0.000368    0.741996 v sine_out[11] (out)
                                              0.741996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.741996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591996   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028645    0.000489    0.455020 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043258    0.050596    0.505616 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043258    0.000114    0.505730 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052726    0.558456 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000120    0.558576 ^ _276_/A (sg13g2_nor2_1)
     1    0.005900    0.033357    0.047857    0.606433 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033357    0.000051    0.606484 v output31/A (sg13g2_buf_2)
     1    0.052727    0.089483    0.136014    0.742498 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089485    0.000497    0.742995 v sine_out[4] (out)
                                              0.742995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592995   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175348    0.294520 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294534 v fanout58/A (sg13g2_buf_8)
     4    0.027687    0.025904    0.081273    0.375807 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025904    0.000042    0.375849 v fanout57/A (sg13g2_buf_8)
     8    0.029773    0.026222    0.076601    0.452450 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026226    0.000089    0.452539 v fanout56/A (sg13g2_buf_2)
     8    0.029654    0.057129    0.103082    0.555621 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057129    0.000121    0.555742 v _172_/A (sg13g2_nand2_1)
     1    0.004683    0.035200    0.045382    0.601124 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035200    0.000027    0.601151 ^ output21/A (sg13g2_buf_2)
     1    0.052545    0.113543    0.142144    0.743295 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113544    0.000472    0.743768 ^ sine_out[25] (out)
                                              0.743768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593768   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028645    0.000489    0.455020 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043258    0.050596    0.505616 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043258    0.000114    0.505730 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052726    0.558456 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000122    0.558577 ^ _278_/A (sg13g2_nor2_1)
     1    0.006316    0.034466    0.048952    0.607529 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.034466    0.000062    0.607591 v output33/A (sg13g2_buf_2)
     1    0.052372    0.088948    0.136189    0.743780 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088949    0.000437    0.744217 v sine_out[6] (out)
                                              0.744217   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.744217   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594217   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000192    0.454342 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040512    0.093053    0.547395 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040512    0.000017    0.547413 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003742    0.029483    0.063675    0.611088 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029483    0.000013    0.611101 v output25/A (sg13g2_buf_2)
     1    0.053385    0.090466    0.134806    0.745907 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090469    0.000619    0.746526 v sine_out[29] (out)
                                              0.746526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.746526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596526   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000012    0.289764 ^ fanout77/A (sg13g2_buf_2)
     6    0.022823    0.056273    0.095970    0.385734 ^ fanout77/X (sg13g2_buf_2)
                                                         net77 (net)
                      0.056273    0.000084    0.385818 ^ _173_/A1 (sg13g2_o21ai_1)
     2    0.010121    0.070975    0.099621    0.485440 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.070975    0.000082    0.485522 v _174_/B (sg13g2_nand2_1)
     1    0.003491    0.027191    0.052170    0.537691 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.027191    0.000005    0.537696 ^ _175_/B (sg13g2_nand2_1)
     1    0.007541    0.053084    0.065320    0.603016 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.053084    0.000090    0.603106 v output22/A (sg13g2_buf_2)
     1    0.052684    0.089553    0.145475    0.748582 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.089554    0.000495    0.749077 v sine_out[26] (out)
                                              0.749077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599077   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074470    0.000304    0.388728 ^ fanout66/A (sg13g2_buf_8)
     8    0.038889    0.033865    0.097824    0.486552 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033867    0.000418    0.486970 ^ fanout64/A (sg13g2_buf_8)
     8    0.033049    0.029580    0.075806    0.562777 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029580    0.000056    0.562832 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002953    0.032721    0.052015    0.614847 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032721    0.000004    0.614851 v output5/A (sg13g2_buf_2)
     1    0.052207    0.088681    0.135188    0.750038 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088681    0.000400    0.750438 v sine_out[10] (out)
                                              0.750438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600438   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000470    0.455001 ^ _143_/A (sg13g2_nor2_1)
     2    0.008018    0.035726    0.045468    0.500469 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035726    0.000048    0.500517 v _147_/A (sg13g2_nand2_1)
     2    0.007660    0.042438    0.047803    0.548319 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042438    0.000021    0.548341 ^ _149_/B (sg13g2_nand2_1)
     1    0.007264    0.053106    0.069642    0.617982 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053106    0.000083    0.618066 v output10/A (sg13g2_buf_2)
     1    0.051821    0.088230    0.144627    0.762693 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088230    0.000328    0.763021 v sine_out[15] (out)
                                              0.763021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613021   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000471    0.455002 ^ _131_/B (sg13g2_or2_1)
     6    0.023229    0.100276    0.121753    0.576756 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100276    0.000083    0.576838 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003247    0.032928    0.051434    0.628272 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032928    0.000007    0.628279 v output8/A (sg13g2_buf_2)
     1    0.051939    0.088271    0.135018    0.763297 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088271    0.000351    0.763648 v sine_out[13] (out)
                                              0.763648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613648   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000471    0.455002 ^ _131_/B (sg13g2_or2_1)
     6    0.023229    0.100276    0.121753    0.576756 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100276    0.000090    0.576846 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004331    0.035635    0.055196    0.632042 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035635    0.000023    0.632065 v output36/A (sg13g2_buf_2)
     1    0.051895    0.088223    0.136280    0.768345 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088224    0.000343    0.768687 v sine_out[9] (out)
                                              0.768687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618687   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000035    0.966345 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007154    0.085723    0.135285    1.101630 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085723    0.000012    1.101642 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003790    0.078903    0.111321    1.212962 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078903    0.000010    1.212972 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005355    0.059186    0.082373    1.295345 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059186    0.000034    1.295380 v _273_/A (sg13g2_nor2_1)
     1    0.005108    0.066040    0.078978    1.374358 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.066040    0.000028    1.374386 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003717    0.053709    0.067123    1.441509 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053709    0.000013    1.441522 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091789    0.147243    1.588765 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091794    0.000763    1.589528 v sine_out[1] (out)
                                              1.589528   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.589528   data arrival time
---------------------------------------------------------------------------------------------
                                              2.260472   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000035    0.966345 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007154    0.085723    0.135285    1.101630 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085723    0.000015    1.101645 v _235_/A2 (sg13g2_o21ai_1)
     1    0.005452    0.095637    0.116229    1.217874 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.095637    0.000044    1.217918 ^ _239_/B (sg13g2_and3_1)
     1    0.005397    0.040815    0.144344    1.362261 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.040815    0.000036    1.362298 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.003526    0.066509    0.067917    1.430215 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.066509    0.000010    1.430225 v output4/A (sg13g2_buf_2)
     1    0.054300    0.092120    0.153554    1.583779 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.092126    0.000818    1.584597 v sine_out[0] (out)
                                              1.584597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.584597   data arrival time
---------------------------------------------------------------------------------------------
                                              2.265403   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000028    0.966338 ^ _185_/B (sg13g2_nor2_2)
     5    0.020743    0.085954    0.117259    1.083596 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085954    0.000081    1.083677 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003161    0.077389    0.099633    1.183311 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077389    0.000005    1.183316 ^ output29/A (sg13g2_buf_2)
     1    0.054079    0.116789    0.164936    1.348251 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.116792    0.000768    1.349019 ^ sine_out[32] (out)
                                              1.349019   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.349019   data arrival time
---------------------------------------------------------------------------------------------
                                              2.500981   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000028    0.966338 ^ _185_/B (sg13g2_nor2_2)
     5    0.020743    0.085954    0.117259    1.083596 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085954    0.000066    1.083662 v _278_/B (sg13g2_nor2_1)
     1    0.006403    0.079242    0.089712    1.173374 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.079242    0.000063    1.173437 ^ output33/A (sg13g2_buf_2)
     1    0.052372    0.113336    0.163671    1.337108 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113336    0.000438    1.337545 ^ sine_out[6] (out)
                                              1.337545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.337545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.512455   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000028    0.966338 ^ _185_/B (sg13g2_nor2_2)
     5    0.020743    0.085954    0.117259    1.083596 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085954    0.000075    1.083671 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003409    0.061150    0.093887    1.177558 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.061150    0.000008    1.177566 ^ output27/A (sg13g2_buf_2)
     1    0.053515    0.115595    0.156201    1.333768 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115596    0.000652    1.334420 ^ sine_out[30] (out)
                                              1.334420   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.334420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.515580   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000057    0.966367 ^ _147_/B (sg13g2_nand2_1)
     2    0.007277    0.077915    0.117932    1.084298 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.077915    0.000010    1.084309 v _275_/B (sg13g2_nor2_1)
     1    0.004238    0.062627    0.073345    1.157654 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.062627    0.000019    1.157673 ^ output30/A (sg13g2_buf_2)
     1    0.052908    0.114368    0.156159    1.313833 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.114368    0.000529    1.314362 ^ sine_out[3] (out)
                                              1.314362   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.314362   data arrival time
---------------------------------------------------------------------------------------------
                                              2.535638   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000057    0.966367 ^ _147_/B (sg13g2_nand2_1)
     2    0.007277    0.077915    0.117932    1.084298 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.077915    0.000020    1.084319 v _149_/B (sg13g2_nand2_1)
     1    0.007351    0.051981    0.067888    1.152207 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051981    0.000085    1.152292 ^ output10/A (sg13g2_buf_2)
     1    0.051821    0.112126    0.149509    1.301801 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112126    0.000328    1.302129 ^ sine_out[15] (out)
                                              1.302129   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.302129   data arrival time
---------------------------------------------------------------------------------------------
                                              2.547871   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000134    0.804789 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018732    0.213296    0.198196    1.002985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.213296    0.000125    1.003110 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003742    0.075159    0.109750    1.112860 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.075159    0.000013    1.112873 v output25/A (sg13g2_buf_2)
     1    0.053385    0.090775    0.156825    1.269698 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090778    0.000619    1.270317 v sine_out[29] (out)
                                              1.270317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.270317   data arrival time
---------------------------------------------------------------------------------------------
                                              2.579683   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000134    0.804789 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018732    0.213296    0.198196    1.002985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.213296    0.000129    1.003114 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003523    0.064468    0.112001    1.115114 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.064468    0.000011    1.115125 v output17/A (sg13g2_buf_2)
     1    0.051951    0.088507    0.150233    1.265358 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088508    0.000353    1.265712 v sine_out[21] (out)
                                              1.265712   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.265712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.584288   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000134    0.804789 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018732    0.213296    0.198196    1.002985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.213296    0.000018    1.003003 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002953    0.061459    0.108866    1.111870 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.061459    0.000004    1.111874 v output5/A (sg13g2_buf_2)
     1    0.052207    0.088878    0.149040    1.260914 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088879    0.000400    1.261313 v sine_out[10] (out)
                                              1.261313   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.261313   data arrival time
---------------------------------------------------------------------------------------------
                                              2.588687   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000034    0.966344 ^ _171_/A (sg13g2_nand2_1)
     1    0.003487    0.067083    0.088462    1.054807 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.067083    0.000007    1.054814 v _172_/B (sg13g2_nand2_1)
     1    0.004683    0.040831    0.054751    1.109565 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.040831    0.000027    1.109592 ^ output21/A (sg13g2_buf_2)
     1    0.052545    0.113562    0.144925    1.254517 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113562    0.000472    1.254989 ^ sine_out[25] (out)
                                              1.254989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.254989   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595011   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000134    0.804789 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018732    0.213296    0.198196    1.002985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.213296    0.000035    1.003020 ^ _276_/B (sg13g2_nor2_1)
     1    0.005900    0.057446    0.081989    1.085009 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.057446    0.000051    1.085060 v output31/A (sg13g2_buf_2)
     1    0.052727    0.089648    0.147626    1.232686 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089649    0.000497    1.233183 v sine_out[4] (out)
                                              1.233183   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.233183   data arrival time
---------------------------------------------------------------------------------------------
                                              2.616817   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000148    0.804804 v _138_/A (sg13g2_nor2_1)
     2    0.007544    0.103127    0.086164    0.890968 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.103127    0.000014    0.890982 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003247    0.048624    0.084574    0.975557 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048624    0.000007    0.975564 v output8/A (sg13g2_buf_2)
     1    0.051939    0.088380    0.142584    1.118148 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088380    0.000351    1.118499 v sine_out[13] (out)
                                              1.118499   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.118499   data arrival time
---------------------------------------------------------------------------------------------
                                              2.731501   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160135    0.279318 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279318 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381304 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381754 v fanout67/A (sg13g2_buf_8)
     8    0.031895    0.028018    0.093655    0.475408 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028018    0.000166    0.475575 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090546    0.165340    0.640915 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090546    0.000130    0.641044 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094062    0.103655    0.744699 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094062    0.000055    0.744754 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087194    0.831949 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000015    0.831964 v _212_/B (sg13g2_nor2_1)
     2    0.008384    0.094033    0.095814    0.927778 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.094033    0.000010    0.927788 ^ output26/A (sg13g2_buf_2)
     1    0.053299    0.115260    0.172167    1.099955 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.115261    0.000601    1.100556 ^ sine_out[2] (out)
                                              1.100556   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.100556   data arrival time
---------------------------------------------------------------------------------------------
                                              2.749444   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000148    0.804804 v _138_/A (sg13g2_nor2_1)
     2    0.007544    0.103127    0.086164    0.890968 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.103127    0.000026    0.890994 ^ _279_/B (sg13g2_nor2_1)
     1    0.003850    0.034784    0.054140    0.945134 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034784    0.000015    0.945150 v output34/A (sg13g2_buf_2)
     1    0.052329    0.088884    0.136299    1.081449 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088884    0.000429    1.081877 v sine_out[7] (out)
                                              1.081877   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.081877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768122   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160135    0.279318 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279318 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381304 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381754 v fanout67/A (sg13g2_buf_8)
     8    0.031895    0.028018    0.093655    0.475408 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028018    0.000166    0.475575 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090546    0.165340    0.640915 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090546    0.000130    0.641044 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094062    0.103655    0.744699 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094062    0.000055    0.744754 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087194    0.831949 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000022    0.831971 v _145_/B (sg13g2_nand2_1)
     1    0.007206    0.049982    0.063079    0.895050 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.049982    0.000081    0.895131 ^ output9/A (sg13g2_buf_2)
     1    0.051864    0.112208    0.148577    1.043709 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112208    0.000336    1.044045 ^ sine_out[14] (out)
                                              1.044045   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.044045   data arrival time
---------------------------------------------------------------------------------------------
                                              2.805955   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032216    0.000244    0.382738 v fanout71/A (sg13g2_buf_8)
     8    0.027597    0.025715    0.078886    0.461624 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.025715    0.000101    0.461725 v _126_/A (sg13g2_inv_1)
     3    0.012328    0.057151    0.055911    0.517636 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.057151    0.000032    0.517668 ^ _161_/B (sg13g2_nand2_1)
     3    0.012080    0.080558    0.096243    0.613911 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.080558    0.000092    0.614003 v _177_/B (sg13g2_nand2_1)
     3    0.012857    0.072624    0.087988    0.701991 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072624    0.000096    0.702087 ^ _179_/A (sg13g2_nand2_1)
     2    0.006147    0.056008    0.070500    0.772587 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056008    0.000006    0.772593 v _281_/B (sg13g2_nor2_1)
     1    0.006759    0.077012    0.081971    0.854564 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.077012    0.000072    0.854635 ^ output35/A (sg13g2_buf_2)
     1    0.051939    0.112449    0.162018    1.016654 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112449    0.000351    1.017005 ^ sine_out[8] (out)
                                              1.017005   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017005   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832995   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069046    0.000044    0.396392 ^ fanout62/A (sg13g2_buf_1)
     4    0.023850    0.103464    0.138450    0.534842 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.103464    0.000016    0.534858 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082385    0.135430    0.670288 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082385    0.000195    0.670483 ^ _181_/A (sg13g2_and2_1)
     4    0.015379    0.075306    0.137286    0.807769 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.075306    0.000030    0.807799 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003897    0.044034    0.059670    0.867469 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.044034    0.000016    0.867485 v output28/A (sg13g2_buf_2)
     1    0.053736    0.091105    0.142161    1.009645 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091109    0.000702    1.010348 v sine_out[31] (out)
                                              1.010348   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.010348   data arrival time
---------------------------------------------------------------------------------------------
                                              2.839652   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032216    0.000244    0.382738 v fanout71/A (sg13g2_buf_8)
     8    0.027597    0.025715    0.078886    0.461624 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.025715    0.000111    0.461736 v _141_/B (sg13g2_or2_1)
     3    0.012116    0.053299    0.121088    0.582824 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.053299    0.000009    0.582833 v _173_/A2 (sg13g2_o21ai_1)
     2    0.010567    0.137186    0.140153    0.722986 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.137186    0.000086    0.723072 ^ _174_/B (sg13g2_nand2_1)
     1    0.003255    0.044984    0.078687    0.801758 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.044984    0.000005    0.801763 v _175_/B (sg13g2_nand2_1)
     1    0.007628    0.047111    0.055778    0.857541 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.047111    0.000091    0.857633 ^ output22/A (sg13g2_buf_2)
     1    0.052684    0.113862    0.148205    1.005837 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113863    0.000495    1.006332 ^ sine_out[26] (out)
                                              1.006332   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006332   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843668   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069046    0.000044    0.396392 ^ fanout62/A (sg13g2_buf_1)
     4    0.023850    0.103464    0.138450    0.534842 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.103464    0.000016    0.534858 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082385    0.135430    0.670288 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082385    0.000203    0.670491 ^ _150_/A (sg13g2_and2_1)
     3    0.009899    0.054577    0.120262    0.790753 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054577    0.000009    0.790762 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003523    0.046436    0.064272    0.855034 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.046436    0.000011    0.855045 v output16/A (sg13g2_buf_2)
     1    0.051908    0.088317    0.141498    0.996544 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088317    0.000345    0.996889 v sine_out[20] (out)
                                              0.996889   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.996889   data arrival time
---------------------------------------------------------------------------------------------
                                              2.853111   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069046    0.000044    0.396392 ^ fanout62/A (sg13g2_buf_1)
     4    0.023850    0.103464    0.138450    0.534842 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.103464    0.000016    0.534858 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082385    0.135430    0.670288 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082385    0.000203    0.670491 ^ _150_/A (sg13g2_and2_1)
     3    0.009899    0.054577    0.120262    0.790753 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054577    0.000006    0.790759 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.046046    0.062813    0.853573 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.046046    0.000007    0.853579 v output18/A (sg13g2_buf_2)
     1    0.051994    0.088447    0.141396    0.994975 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088447    0.000362    0.995338 v sine_out[22] (out)
                                              0.995338   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.995338   data arrival time
---------------------------------------------------------------------------------------------
                                              2.854662   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160135    0.279318 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279318 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381304 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381754 v fanout67/A (sg13g2_buf_8)
     8    0.031895    0.028018    0.093655    0.475408 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028018    0.000166    0.475575 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090546    0.165340    0.640915 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090546    0.000035    0.640950 v _168_/B (sg13g2_nor2_1)
     2    0.006777    0.085715    0.093659    0.734609 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.085715    0.000005    0.734614 ^ _169_/B (sg13g2_nand2_1)
     1    0.004227    0.051251    0.071183    0.805797 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.051251    0.000018    0.805815 v _170_/B (sg13g2_nand2_1)
     1    0.003247    0.033182    0.044391    0.850206 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033182    0.000006    0.850212 ^ output20/A (sg13g2_buf_2)
     1    0.052120    0.112671    0.140610    0.990823 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112671    0.000382    0.991205 ^ sine_out[24] (out)
                                              0.991205   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.991205   data arrival time
---------------------------------------------------------------------------------------------
                                              2.858795   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000052    0.488223 ^ _137_/B (sg13g2_nand3_1)
     5    0.016937    0.165101    0.176250    0.664473 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.165101    0.000028    0.664502 v _156_/B (sg13g2_nand2b_1)
     2    0.008185    0.071745    0.096614    0.761116 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.071745    0.000040    0.761156 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005330    0.054545    0.082731    0.843888 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.054545    0.000040    0.843928 v output13/A (sg13g2_buf_2)
     1    0.051821    0.088239    0.145321    0.989248 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088239    0.000328    0.989576 v sine_out[18] (out)
                                              0.989576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.989576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.860424   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000118    0.375874 v fanout74/A (sg13g2_buf_1)
     4    0.018276    0.064674    0.098708    0.474582 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064674    0.000049    0.474632 v _140_/A (sg13g2_nor2_2)
     5    0.022794    0.110121    0.122377    0.597008 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.110121    0.000079    0.597087 ^ _152_/B (sg13g2_nor2_2)
     4    0.014307    0.046915    0.070763    0.667850 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046915    0.000019    0.667870 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003597    0.115213    0.128529    0.796399 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.115213    0.000010    0.796409 ^ output12/A (sg13g2_buf_2)
     1    0.051778    0.112398    0.177670    0.974079 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112398    0.000319    0.974398 ^ sine_out[17] (out)
                                              0.974398   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.974398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875602   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069046    0.000044    0.396392 ^ fanout62/A (sg13g2_buf_1)
     4    0.023850    0.103464    0.138450    0.534842 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.103464    0.000099    0.534941 ^ fanout60/A (sg13g2_buf_8)
     8    0.030937    0.031743    0.107742    0.642683 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.031743    0.000209    0.642893 ^ _151_/A (sg13g2_nand2_2)
     5    0.019518    0.069078    0.073346    0.716239 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.069078    0.000093    0.716332 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003121    0.061151    0.075014    0.791346 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.061151    0.000001    0.791348 ^ _160_/B (sg13g2_nor2_1)
     1    0.005297    0.030832    0.046052    0.837400 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.030832    0.000039    0.837439 v output14/A (sg13g2_buf_2)
     1    0.051895    0.088190    0.133965    0.971403 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088190    0.000343    0.971746 v sine_out[19] (out)
                                              0.971746   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.971746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.878254   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000052    0.488223 ^ _137_/B (sg13g2_nand3_1)
     5    0.016937    0.165101    0.176250    0.664473 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.165101    0.000028    0.664502 v _156_/B (sg13g2_nand2b_1)
     2    0.008185    0.071745    0.096614    0.761116 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.071745    0.000042    0.761158 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003028    0.044551    0.064433    0.825590 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044551    0.000005    0.825595 v output23/A (sg13g2_buf_2)
     1    0.053125    0.090170    0.141807    0.967402 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090172    0.000573    0.967975 v sine_out[27] (out)
                                              0.967975   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967975   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882025   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032216    0.000244    0.382738 v fanout71/A (sg13g2_buf_8)
     8    0.027597    0.025715    0.078886    0.461624 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.025715    0.000101    0.461725 v _126_/A (sg13g2_inv_1)
     3    0.012328    0.057151    0.055911    0.517636 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.057151    0.000032    0.517668 ^ _161_/B (sg13g2_nand2_1)
     3    0.012080    0.080558    0.096243    0.613911 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.080558    0.000092    0.614003 v _177_/B (sg13g2_nand2_1)
     3    0.012857    0.072624    0.087988    0.701991 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072624    0.000096    0.702087 ^ _179_/A (sg13g2_nand2_1)
     2    0.006147    0.056008    0.070500    0.772587 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056008    0.000008    0.772595 v _180_/B (sg13g2_nand2_1)
     1    0.004423    0.037751    0.049849    0.822444 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037751    0.000023    0.822468 ^ output24/A (sg13g2_buf_2)
     1    0.053168    0.114815    0.144207    0.966675 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114816    0.000582    0.967256 ^ sine_out[28] (out)
                                              0.967256   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967256   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882743   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069046    0.000044    0.396392 ^ fanout62/A (sg13g2_buf_1)
     4    0.023850    0.103464    0.138450    0.534842 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.103464    0.000099    0.534941 ^ fanout60/A (sg13g2_buf_8)
     8    0.030937    0.031743    0.107742    0.642683 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.031743    0.000209    0.642893 ^ _151_/A (sg13g2_nand2_2)
     5    0.019518    0.069078    0.073346    0.716239 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.069078    0.000028    0.716267 v _166_/B (sg13g2_nor2_1)
     1    0.004065    0.068433    0.069467    0.785734 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.068433    0.000014    0.785748 ^ _167_/B (sg13g2_nor2_1)
     1    0.004162    0.029229    0.045060    0.830809 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029229    0.000019    0.830828 v output19/A (sg13g2_buf_2)
     1    0.052069    0.088446    0.133364    0.964192 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088446    0.000377    0.964569 v sine_out[23] (out)
                                              0.964569   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.964569   data arrival time
---------------------------------------------------------------------------------------------
                                              2.885431   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005321    0.025935    0.166620    0.285789 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025935    0.000039    0.285828 v fanout63/A (sg13g2_buf_2)
     5    0.028934    0.056078    0.101862    0.387690 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.056079    0.000314    0.388004 v fanout59/A (sg13g2_buf_8)
     8    0.028515    0.026798    0.090639    0.478643 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026798    0.000120    0.478763 v _130_/A (sg13g2_nor2_1)
     2    0.011774    0.111990    0.107742    0.586505 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.111991    0.000117    0.586622 ^ _136_/B (sg13g2_nand2b_2)
     4    0.017775    0.076870    0.097190    0.683811 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.076870    0.000111    0.683923 v _277_/A (sg13g2_nor2_1)
     1    0.003910    0.055027    0.077356    0.761279 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.055027    0.000016    0.761295 ^ output32/A (sg13g2_buf_2)
     1    0.052913    0.114353    0.152409    0.913704 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114353    0.000535    0.914238 ^ sine_out[5] (out)
                                              0.914238   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.914238   data arrival time
---------------------------------------------------------------------------------------------
                                              2.935762   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000118    0.375874 v fanout74/A (sg13g2_buf_1)
     4    0.018276    0.064674    0.098708    0.474582 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064674    0.000049    0.474632 v _140_/A (sg13g2_nor2_2)
     5    0.022794    0.110121    0.122377    0.597008 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.110121    0.000079    0.597087 ^ _152_/B (sg13g2_nor2_2)
     4    0.014307    0.046915    0.070763    0.667850 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046915    0.000025    0.667875 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003985    0.068963    0.082937    0.750812 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.068963    0.000016    0.750828 ^ output6/A (sg13g2_buf_2)
     1    0.052025    0.112598    0.158154    0.908982 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112598    0.000368    0.909350 ^ sine_out[11] (out)
                                              0.909350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.909350   data arrival time
---------------------------------------------------------------------------------------------
                                              2.940650   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160135    0.279318 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279318 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381304 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381754 v fanout67/A (sg13g2_buf_8)
     8    0.031895    0.028018    0.093655    0.475408 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028018    0.000166    0.475575 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090546    0.165340    0.640915 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090546    0.000051    0.640965 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003775    0.064027    0.097803    0.738769 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064027    0.000013    0.738781 ^ output11/A (sg13g2_buf_2)
     1    0.051809    0.112142    0.155441    0.894222 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112142    0.000325    0.894548 ^ sine_out[16] (out)
                                              0.894548   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.894548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955452   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005321    0.025935    0.166620    0.285789 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025935    0.000039    0.285828 v fanout63/A (sg13g2_buf_2)
     5    0.028934    0.056078    0.101862    0.387690 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.056079    0.000314    0.388004 v fanout59/A (sg13g2_buf_8)
     8    0.028515    0.026798    0.090639    0.478643 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026798    0.000007    0.478650 v _131_/A (sg13g2_or2_1)
     6    0.022498    0.085575    0.157879    0.636528 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085575    0.000087    0.636615 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004418    0.072024    0.089063    0.725678 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.072024    0.000023    0.725702 ^ output36/A (sg13g2_buf_2)
     1    0.051895    0.112345    0.159500    0.885202 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112345    0.000343    0.885545 ^ sine_out[9] (out)
                                              0.885545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.885545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.964455   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005321    0.025935    0.166620    0.285789 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025935    0.000039    0.285828 v fanout63/A (sg13g2_buf_2)
     5    0.028934    0.056078    0.101862    0.387690 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.056079    0.000314    0.388004 v fanout59/A (sg13g2_buf_8)
     8    0.028515    0.026798    0.090639    0.478643 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026798    0.000120    0.478763 v _130_/A (sg13g2_nor2_1)
     2    0.011774    0.111990    0.107742    0.586505 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.111990    0.000101    0.586606 ^ _284_/A (sg13g2_and2_1)
     1    0.004541    0.034363    0.113733    0.700339 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.034363    0.000026    0.700365 ^ output7/A (sg13g2_buf_2)
     1    0.051951    0.112332    0.140975    0.841340 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112332    0.000354    0.841694 ^ sine_out[12] (out)
                                              0.841694   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.841694   data arrival time
---------------------------------------------------------------------------------------------
                                              3.008306   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000009    0.804665 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.133355    0.938020 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.938023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    1.062805 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000024    1.062829 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010288    0.141548    0.161202    1.224031 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141548    0.000044    1.224075 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010550    0.090830    0.130751    1.354826 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090830    0.000054    1.354880 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007378    0.112531    0.132300    1.487180 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112531    0.000041    1.487221 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002220    0.058942    0.112039    1.599260 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058942    0.000005    1.599265 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.599265   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    5.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    5.119173 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969172   clock uncertainty
                                  0.000000    4.969172   clock reconvergence pessimism
                                 -0.125051    4.844121   library setup time
                                              4.844121   data required time
---------------------------------------------------------------------------------------------
                                              4.844121   data required time
                                             -1.599265   data arrival time
---------------------------------------------------------------------------------------------
                                              3.244856   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008677    0.036516    0.174991    0.294411 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036516    0.000002    0.294413 v _127_/A (sg13g2_inv_1)
     1    0.006883    0.037882    0.043259    0.337671 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.037882    0.000072    0.337743 ^ output3/A (sg13g2_buf_2)
     1    0.051206    0.110831    0.141753    0.479496 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110831    0.000224    0.479720 ^ signB (out)
                                              0.479720   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.479720   data arrival time
---------------------------------------------------------------------------------------------
                                              3.370280   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000009    0.804665 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.133355    0.938020 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.938023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    1.062805 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000024    1.062829 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010288    0.141548    0.161202    1.224031 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141548    0.000044    1.224075 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010550    0.090830    0.130751    1.354826 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090830    0.000036    1.354862 v _208_/B (sg13g2_xor2_1)
     1    0.001861    0.050295    0.112262    1.467124 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.050295    0.000003    1.467126 v _298_/D (sg13g2_dfrbpq_1)
                                              1.467126   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    5.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000019    5.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969169   clock uncertainty
                                  0.000000    4.969169   clock reconvergence pessimism
                                 -0.122958    4.846210   library setup time
                                              4.846210   data required time
---------------------------------------------------------------------------------------------
                                              4.846210   data required time
                                             -1.467126   data arrival time
---------------------------------------------------------------------------------------------
                                              3.379084   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008831    0.047214    0.181040    0.300460 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047214    0.000012    0.300472 ^ output2/A (sg13g2_buf_2)
     1    0.050875    0.110190    0.145936    0.446408 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110190    0.000165    0.446573 ^ sign (out)
                                              0.446573   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.446573   data arrival time
---------------------------------------------------------------------------------------------
                                              3.403427   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000009    0.804665 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.133355    0.938020 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.938023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    1.062805 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000024    1.062829 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010288    0.141548    0.161202    1.224031 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141548    0.000043    1.224073 ^ _204_/B (sg13g2_xor2_1)
     1    0.001896    0.051767    0.123772    1.347845 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051767    0.000003    1.347848 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.347848   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    5.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    5.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969183   clock uncertainty
                                  0.000000    4.969183   clock reconvergence pessimism
                                 -0.122720    4.846463   library setup time
                                              4.846463   data required time
---------------------------------------------------------------------------------------------
                                              4.846463   data required time
                                             -1.347848   data arrival time
---------------------------------------------------------------------------------------------
                                              3.498616   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000009    0.804665 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.133355    0.938020 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.938023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    1.062805 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000030    1.062835 v _200_/A (sg13g2_xor2_1)
     1    0.002307    0.051634    0.119487    1.182322 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.051634    0.000006    1.182328 v _296_/D (sg13g2_dfrbpq_1)
                                              1.182328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    5.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000060    5.119210 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969210   clock uncertainty
                                  0.000000    4.969210   clock reconvergence pessimism
                                 -0.123441    4.845769   library setup time
                                              4.845769   data required time
---------------------------------------------------------------------------------------------
                                              4.845769   data required time
                                             -1.182328   data arrival time
---------------------------------------------------------------------------------------------
                                              3.663441   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160135    0.279318 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279318 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381304 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381754 v fanout67/A (sg13g2_buf_8)
     8    0.031895    0.028018    0.093655    0.475408 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028018    0.000166    0.475575 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090546    0.165340    0.640915 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090546    0.000130    0.641044 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094062    0.103655    0.744699 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094062    0.000055    0.744754 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087194    0.831949 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000015    0.831964 v _212_/B (sg13g2_nor2_1)
     2    0.008384    0.094033    0.095814    0.927778 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.094033    0.000024    0.927802 ^ _213_/C (sg13g2_nand3_1)
     2    0.009773    0.106856    0.137148    1.064950 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.106856    0.000040    1.064990 v _214_/B (sg13g2_xnor2_1)
     1    0.002911    0.039858    0.114715    1.179705 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039858    0.000012    1.179717 v _300_/D (sg13g2_dfrbpq_1)
                                              1.179717   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    5.119420 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969419   clock uncertainty
                                  0.000000    4.969419   clock reconvergence pessimism
                                 -0.119124    4.850296   library setup time
                                              4.850296   data required time
---------------------------------------------------------------------------------------------
                                              4.850296   data required time
                                             -1.179717   data arrival time
---------------------------------------------------------------------------------------------
                                              3.670579   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160135    0.279318 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279318 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381304 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381754 v fanout67/A (sg13g2_buf_8)
     8    0.031895    0.028018    0.093655    0.475408 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028018    0.000166    0.475575 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090546    0.165340    0.640915 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090546    0.000130    0.641044 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094062    0.103655    0.744699 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094062    0.000055    0.744754 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087194    0.831949 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000015    0.831964 v _212_/B (sg13g2_nor2_1)
     2    0.008384    0.094033    0.095814    0.927778 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.094033    0.000024    0.927802 ^ _213_/C (sg13g2_nand3_1)
     2    0.009773    0.106856    0.137148    1.064950 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.106856    0.000026    1.064976 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004401    0.079829    0.066891    1.131866 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079829    0.000020    1.131886 ^ _219_/A (sg13g2_inv_1)
     1    0.001985    0.024748    0.038618    1.170505 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024748    0.000004    1.170508 v _301_/D (sg13g2_dfrbpq_1)
                                              1.170508   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    5.119431 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969432   clock uncertainty
                                  0.000000    4.969432   clock reconvergence pessimism
                                 -0.113681    4.855751   library setup time
                                              4.855751   data required time
---------------------------------------------------------------------------------------------
                                              4.855751   data required time
                                             -1.170508   data arrival time
---------------------------------------------------------------------------------------------
                                              3.685243   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000009    0.804665 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.133355    0.938020 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000011    0.938031 ^ _196_/A (sg13g2_xor2_1)
     1    0.002070    0.054972    0.127127    1.065158 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054972    0.000004    1.065163 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.065163   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    5.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969428   clock uncertainty
                                  0.000000    4.969428   clock reconvergence pessimism
                                 -0.123718    4.845710   library setup time
                                              4.845710   data required time
---------------------------------------------------------------------------------------------
                                              4.845710   data required time
                                             -1.065163   data arrival time
---------------------------------------------------------------------------------------------
                                              3.780548   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033485    0.000254    0.760602 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001533    0.058613    0.080461    0.841063 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.058613    0.000000    0.841064 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.841064   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    5.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969423   clock uncertainty
                                  0.000000    4.969423   clock reconvergence pessimism
                                 -0.124901    4.844522   library setup time
                                              4.844522   data required time
---------------------------------------------------------------------------------------------
                                              4.844522   data required time
                                             -0.841064   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003458   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000256    0.769674 v _128_/A (sg13g2_inv_2)
     5    0.019281    0.046691    0.048186    0.817861 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046691    0.000058    0.817919 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.817919   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    5.119431 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969432   clock uncertainty
                                  0.000000    4.969432   clock reconvergence pessimism
                                 -0.121028    4.848403   library setup time
                                              4.848403   data required time
---------------------------------------------------------------------------------------------
                                              4.848403   data required time
                                             -0.817919   data arrival time
---------------------------------------------------------------------------------------------
                                              4.030485   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005103    0.025348    0.166238    0.285669 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025348    0.000007    0.285676 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008846    0.055328    0.390027    0.675703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055328    0.000013    0.675716 v fanout76/A (sg13g2_buf_8)
     8    0.038329    0.029964    0.093702    0.769418 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029964    0.000163    0.769581 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019898    0.228486    0.196729    0.966310 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228486    0.000035    0.966345 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007154    0.085723    0.135285    1.101630 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085723    0.000012    1.101642 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003790    0.078903    0.111321    1.212962 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078903    0.000010    1.212972 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005355    0.059186    0.082373    1.295345 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059186    0.000034    1.295380 v _273_/A (sg13g2_nor2_1)
     1    0.005108    0.066040    0.078978    1.374358 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.066040    0.000028    1.374386 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003717    0.053709    0.067123    1.441509 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053709    0.000013    1.441522 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091789    0.147243    1.588765 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091794    0.000763    1.589528 v sine_out[1] (out)
                                              1.589528   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.589528   data arrival time
---------------------------------------------------------------------------------------------
                                              2.260472   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.424942e-05 0.000000e+00 4.413533e-09 9.425383e-05  60.0%
Combinational        6.030540e-07 1.323844e-06 3.987016e-08 1.966768e-06   1.3%
Clock                4.460438e-05 1.634571e-05 2.141074e-09 6.095223e-05  38.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394568e-04 1.766955e-05 4.642476e-08 1.571728e-04 100.0%
                            88.7%        11.2%         0.0%
Writing metric power__internal__total: 0.00013945683895144612
Writing metric power__switching__total: 1.766955028870143e-5
Writing metric power__leakage__total: 4.6424759148067096e-8
Writing metric power__total: 0.00015717280621174723

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15026313951762363
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119169 source latency _298_/CLK ^
-0.119432 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150263 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15026313951762363
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119432 source latency _301_/CLK ^
-0.119169 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150263 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.263936879822462
nom_typ_1p20V_25C: 0.263936879822462
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.260472317753832
nom_typ_1p20V_25C: 2.260472317753832
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.263937
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.244856
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119169         network latency _298_/CLK
        0.119432 network latency _293_/CLK
---------------
0.119169 0.119432 latency
        0.000263 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131189         network latency _298_/CLK
        0.131308 network latency _293_/CLK
---------------
0.131189 0.131308 latency
        0.000119 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.76 fmax = 569.75
%OL_END_REPORT
