// Seed: 1604606167
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_4 = id_1, id_5 = id_1, id_6 = -1;
  module_2 modCall_1 (id_3);
endmodule
module module_1;
  parameter id_1 = id_1;
  wire id_2;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  assign module_0.id_1 = 0;
  tri  id_3;
  wire id_4;
  genvar id_5;
endmodule
module module_3;
  shortint id_1 = id_1(1 < 1, 1'd0,, id_1);
  always_latch #id_3;
  always id_1 <= id_2;
  module_2 modCall_1 (id_3);
endmodule
