{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758912399784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758912399785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 01:46:39 2025 " "Processing started: Sat Sep 27 01:46:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758912399785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912399785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912399785 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL12.qip " "Tcl Script File PLL12.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL12.qip " "set_global_assignment -name QIP_FILE PLL12.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1758912399887 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1758912399887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758912400083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758912400083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_triangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_triangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_triangle " "Found entity 1: wave_triangle" {  } { { "../00_src_wave/wave_triangle.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_triangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_square " "Found entity 1: wave_square" {  } { { "../00_src_wave/wave_square.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_sine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_sine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_sine " "Found entity 1: wave_sine" {  } { { "../00_src_wave/wave_sine.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_sine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "../00_src_wave/wave_gen.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_ecg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/wave_ecg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_ecg " "Found entity 1: wave_ecg" {  } { { "../00_src_wave/wave_ecg.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_ecg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/single_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/single_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../00_src_wave/single_port_RAM.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/single_port_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/phase_accummulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/phase_accummulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accummulator " "Found entity 1: phase_accummulator" {  } { { "../00_src_wave/phase_accummulator.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/phase_accummulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../00_src_wave/lfsr.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/lfsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/compare_great_than.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/compare_great_than.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_great_than " "Found entity 1: compare_great_than" {  } { { "../00_src_wave/compare_great_than.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/compare_great_than.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/adder_flex_no_carry.sv 6 6 " "Found 6 design units, including 6 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_wave/adder_flex_no_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_flex_no_carry " "Found entity 1: adder_flex_no_carry" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405305 ""} { "Info" "ISGN_ENTITY_NAME" "2 fa_1 " "Found entity 2: fa_1" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405305 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_2 " "Found entity 3: cla_2" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405305 ""} { "Info" "ISGN_ENTITY_NAME" "4 cla_3 " "Found entity 4: cla_3" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405305 ""} { "Info" "ISGN_ENTITY_NAME" "5 cla_4 " "Found entity 5: cla_4" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405305 ""} { "Info" "ISGN_ENTITY_NAME" "6 cla_4_n " "Found entity 6: cla_4_n" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/top_gen_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/top_gen_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_gen_wave " "Found entity 1: Top_gen_wave" {  } { { "../00_src_control/Top_gen_wave.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/Top_gen_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/seven_seg_anode_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/seven_seg_anode_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_anode_common " "Found entity 1: seven_seg_anode_common" {  } { { "../00_src_control/seven_seg_anode_common.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/seven_seg_anode_common.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_step_phase.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_step_phase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_phase " "Found entity 1: CTR_step_phase" {  } { { "../00_src_control/CTR_step_phase.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_step_phase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_step_amp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_step_amp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_amp " "Found entity 1: CTR_step_amp" {  } { { "../00_src_control/CTR_step_amp.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_step_amp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_sevenseg " "Found entity 1: CTR_sevenseg" {  } { { "../00_src_control/CTR_sevenseg.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_phase_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_phase_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_wave " "Found entity 1: CTR_adjust_phase_wave" {  } { { "../00_src_control/CTR_adjust_phase_wave.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_phase_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_phase_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_phase_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_noise " "Found entity 1: CTR_adjust_phase_noise" {  } { { "../00_src_control/CTR_adjust_phase_noise.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_phase_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_amp_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_amp_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_wave " "Found entity 1: CTR_adjust_amp_wave" {  } { { "../00_src_control/CTR_adjust_amp_wave.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_amp_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_amp_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/ctr_adjust_amp_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_noise " "Found entity 1: CTR_adjust_amp_noise" {  } { { "../00_src_control/CTR_adjust_amp_noise.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_amp_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/btn_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_control/btn_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_detect_edge " "Found entity 1: BTN_detect_edge" {  } { { "../00_src_control/BTN_detect_edge.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/BTN_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_trans.sv(39) " "Verilog HDL information at i2c_trans.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "../00_src_codec/i2c_trans.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/i2c_trans.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758912405312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_codec/i2c_trans.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_codec/i2c_trans.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_trans " "Found entity 1: i2c_trans" {  } { { "../00_src_codec/i2c_trans.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/i2c_trans.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done config_codec.sv(46) " "Verilog HDL Declaration information at config_codec.sv(46): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "../00_src_codec/config_codec.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/config_codec.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758912405313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start config_codec.sv(43) " "Verilog HDL Declaration information at config_codec.sv(43): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "../00_src_codec/config_codec.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/config_codec.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758912405313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_codec/config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_codec/config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "../00_src_codec/config_codec.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_codec/codec_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /virtual_machine/mount/dsp_on_fpga - copy/top_module/00_src_codec/codec_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 codec_data " "Found entity 1: codec_data" {  } { { "../00_src_codec/codec_data.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/codec_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_12m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_12m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_12M " "Found entity 1: PLL_12M" {  } { { "PLL_12M.v" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/PLL_12M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_12m/pll_12m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_12m/pll_12m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_12M_0002 " "Found entity 1: PLL_12M_0002" {  } { { "PLL_12M/PLL_12M_0002.v" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/PLL_12M/PLL_12M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758912405315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912405315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758912405335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_12M PLL_12M:PLL_DIV " "Elaborating entity \"PLL_12M\" for hierarchy \"PLL_12M:PLL_DIV\"" {  } { { "../00_src_wave/top_module.sv" "PLL_DIV" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_12M_0002 PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst " "Elaborating entity \"PLL_12M_0002\" for hierarchy \"PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\"" {  } { { "PLL_12M.v" "pll_12m_inst" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/PLL_12M.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_12M/PLL_12M_0002.v" "altera_pll_i" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/PLL_12M/PLL_12M_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405354 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758912405356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_12M/PLL_12M_0002.v" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/PLL_12M/PLL_12M_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758912405356 ""}  } { { "PLL_12M/PLL_12M_0002.v" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/PLL_12M/PLL_12M_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758912405356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_codec config_codec:codec_config_i2c " "Elaborating entity \"config_codec\" for hierarchy \"config_codec:codec_config_i2c\"" {  } { { "../00_src_wave/top_module.sv" "codec_config_i2c" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_trans config_codec:codec_config_i2c\|i2c_trans:i2c " "Elaborating entity \"i2c_trans\" for hierarchy \"config_codec:codec_config_i2c\|i2c_trans:i2c\"" {  } { { "../00_src_codec/config_codec.sv" "i2c" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_codec/config_codec.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_data codec_data:codec_trans_rec " "Elaborating entity \"codec_data\" for hierarchy \"codec_data:codec_trans_rec\"" {  } { { "../00_src_wave/top_module.sv" "codec_trans_rec" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_gen_wave Top_gen_wave:control_io " "Elaborating entity \"Top_gen_wave\" for hierarchy \"Top_gen_wave:control_io\"" {  } { { "../00_src_wave/top_module.sv" "control_io" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405362 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ledr\[8\] Top_gen_wave.sv(28) " "Output port \"o_ledr\[8\]\" at Top_gen_wave.sv(28) has no driver" {  } { { "../00_src_control/Top_gen_wave.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/Top_gen_wave.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758912405363 "|top_module|Top_gen_wave:control_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_wave Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit " "Elaborating entity \"CTR_adjust_amp_wave\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\"" {  } { { "../00_src_control/Top_gen_wave.sv" "CTR_adjust_amp_wave_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/Top_gen_wave.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_detect_edge Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|BTN_detect_edge:BTN_DE_unit " "Elaborating entity \"BTN_detect_edge\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|BTN_detect_edge:BTN_DE_unit\"" {  } { { "../00_src_control/CTR_adjust_amp_wave.sv" "BTN_DE_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_amp_wave.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_amp Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|CTR_step_amp:CTR_step_amp_unit " "Elaborating entity \"CTR_step_amp\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|CTR_step_amp:CTR_step_amp_unit\"" {  } { { "../00_src_control/CTR_adjust_amp_wave.sv" "CTR_step_amp_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_amp_wave.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_anode_common Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|seven_seg_anode_common:SEVEN_SEG_Unit " "Elaborating entity \"seven_seg_anode_common\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|seven_seg_anode_common:SEVEN_SEG_Unit\"" {  } { { "../00_src_control/CTR_adjust_amp_wave.sv" "SEVEN_SEG_Unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_amp_wave.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_wave Top_gen_wave:control_io\|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit " "Elaborating entity \"CTR_adjust_phase_wave\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\"" {  } { { "../00_src_control/Top_gen_wave.sv" "CTR_adjust_phase_wave_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/Top_gen_wave.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CTR_adjust_phase_wave.sv(62) " "Verilog HDL assignment warning at CTR_adjust_phase_wave.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "../00_src_control/CTR_adjust_phase_wave.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_phase_wave.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758912405367 "|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_phase Top_gen_wave:control_io\|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit " "Elaborating entity \"CTR_step_phase\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\"" {  } { { "../00_src_control/CTR_adjust_phase_wave.sv" "CTR_step_phase_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_adjust_phase_wave.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_sevenseg Top_gen_wave:control_io\|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT " "Elaborating entity \"CTR_sevenseg\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\"" {  } { { "../00_src_control/CTR_step_phase.sv" "SEG_UNIT" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/CTR_step_phase.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_noise Top_gen_wave:control_io\|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit " "Elaborating entity \"CTR_adjust_amp_noise\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit\"" {  } { { "../00_src_control/Top_gen_wave.sv" "CTR_adjust_amp_noise_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/Top_gen_wave.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_noise Top_gen_wave:control_io\|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit " "Elaborating entity \"CTR_adjust_phase_noise\" for hierarchy \"Top_gen_wave:control_io\|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit\"" {  } { { "../00_src_control/Top_gen_wave.sv" "CTR_adjust_phase_noise_unit" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_control/Top_gen_wave.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen wave_gen:wave_gen " "Elaborating entity \"wave_gen\" for hierarchy \"wave_gen:wave_gen\"" {  } { { "../00_src_wave/top_module.sv" "wave_gen" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accummulator wave_gen:wave_gen\|phase_accummulator:phase_acummulator_for_wave " "Elaborating entity \"phase_accummulator\" for hierarchy \"wave_gen:wave_gen\|phase_accummulator:phase_acummulator_for_wave\"" {  } { { "../00_src_wave/wave_gen.sv" "phase_acummulator_for_wave" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_sine wave_gen:wave_gen\|wave_sine:sine " "Elaborating entity \"wave_sine\" for hierarchy \"wave_gen:wave_gen\|wave_sine:sine\"" {  } { { "../00_src_wave/wave_gen.sv" "sine" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_flex_no_carry wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:mirror_sine " "Elaborating entity \"adder_flex_no_carry\" for hierarchy \"wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:mirror_sine\"" {  } { { "../00_src_wave/wave_sine.sv" "mirror_sine" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_sine.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:mirror_sine\|cla_4:gen_loop\[0\].add4 " "Elaborating entity \"cla_4\" for hierarchy \"wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:mirror_sine\|cla_4:gen_loop\[0\].add4\"" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "gen_loop\[0\].add4" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4_n wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:mirror_sine\|cla_4_n:add " "Elaborating entity \"cla_4_n\" for hierarchy \"wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:mirror_sine\|cla_4_n:add\"" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "add" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_flex_no_carry wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:two_compiment " "Elaborating entity \"adder_flex_no_carry\" for hierarchy \"wave_gen:wave_gen\|wave_sine:sine\|adder_flex_no_carry:two_compiment\"" {  } { { "../00_src_wave/wave_sine.sv" "two_compiment" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_sine.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram wave_gen:wave_gen\|wave_sine:sine\|single_port_ram:sine_rom " "Elaborating entity \"single_port_ram\" for hierarchy \"wave_gen:wave_gen\|wave_sine:sine\|single_port_ram:sine_rom\"" {  } { { "../00_src_wave/wave_sine.sv" "sine_rom" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_sine.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405384 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 255 single_port_RAM.sv(16) " "Verilog HDL warning at single_port_RAM.sv(16): number of words (1024) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../00_src_wave/single_port_RAM.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/single_port_RAM.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1758912405386 "|top_module|wave_gen:wave_gen|wave_sine:sine|single_port_ram:sine_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_triangle wave_gen:wave_gen\|wave_triangle:triangle " "Elaborating entity \"wave_triangle\" for hierarchy \"wave_gen:wave_gen\|wave_triangle:triangle\"" {  } { { "../00_src_wave/wave_gen.sv" "triangle" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_flex_no_carry wave_gen:wave_gen\|wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth " "Elaborating entity \"adder_flex_no_carry\" for hierarchy \"wave_gen:wave_gen\|wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth\"" {  } { { "../00_src_wave/wave_triangle.sv" "mirror_sawtooth" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_triangle.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_1 wave_gen:wave_gen\|wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth\|fa_1:add " "Elaborating entity \"fa_1\" for hierarchy \"wave_gen:wave_gen\|wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth\|fa_1:add\"" {  } { { "../00_src_wave/adder_flex_no_carry.sv" "add" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/adder_flex_no_carry.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_square wave_gen:wave_gen\|wave_square:square " "Elaborating entity \"wave_square\" for hierarchy \"wave_gen:wave_gen\|wave_square:square\"" {  } { { "../00_src_wave/wave_gen.sv" "square" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_great_than wave_gen:wave_gen\|wave_square:square\|compare_great_than:duty_90_t " "Elaborating entity \"compare_great_than\" for hierarchy \"wave_gen:wave_gen\|wave_square:square\|compare_great_than:duty_90_t\"" {  } { { "../00_src_wave/wave_square.sv" "duty_90_t" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_square.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ecg wave_gen:wave_gen\|wave_ecg:ecg " "Elaborating entity \"wave_ecg\" for hierarchy \"wave_gen:wave_gen\|wave_ecg:ecg\"" {  } { { "../00_src_wave/wave_gen.sv" "ecg" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram wave_gen:wave_gen\|wave_ecg:ecg\|single_port_ram:ecg_rom " "Elaborating entity \"single_port_ram\" for hierarchy \"wave_gen:wave_gen\|wave_ecg:ecg\|single_port_ram:ecg_rom\"" {  } { { "../00_src_wave/wave_ecg.sv" "ecg_rom" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_ecg.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wave_gen:wave_gen\|lfsr:white_noise " "Elaborating entity \"lfsr\" for hierarchy \"wave_gen:wave_gen\|lfsr:white_noise\"" {  } { { "../00_src_wave/wave_gen.sv" "white_noise" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/wave_gen.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912405424 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758912406128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758912406407 "|top_module|HEX3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758912406407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758912406484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758912412133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL12 3 " "Ignored 3 assignments for entity \"PLL12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL12 -sip PLL12.sip -library lib_PLL12 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL12 -sip PLL12.sip -library lib_PLL12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758912412153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity PLL12 -sip PLL12.sip -library lib_PLL12 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity PLL12 -sip PLL12.sip -library lib_PLL12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758912412153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL12 -sip PLL12.sip -library lib_PLL12 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL12 -sip PLL12.sip -library lib_PLL12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758912412153 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1758912412153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/output_files/top_module.map.smsg " "Generated suppressed messages file E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/03_syn/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912412192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758912412373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758912412373 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL_12M:PLL_DIV\|PLL_12M_0002:pll_12m_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1758912412404 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1758912412404 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758912412467 "|top_module|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../00_src_wave/top_module.sv" "" { Text "E:/virtual_machine/Mount/DSP_on_FPGA - Copy/top_module/00_src_wave/top_module.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758912412467 "|top_module|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758912412467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1200 " "Implemented 1200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758912412470 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758912412470 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1758912412470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1122 " "Implemented 1122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758912412470 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1758912412470 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1758912412470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758912412470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758912412513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 01:46:52 2025 " "Processing ended: Sat Sep 27 01:46:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758912412513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758912412513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758912412513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758912412513 ""}
