#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec  7 09:12:47 2016
# Process ID: 17897
# Current directory: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/rsa_toplevel/xsim_script.tcl}
# Log file: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/xsim.log
# Journal file: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/rsa_toplevel/xsim_script.tcl
# xsim {rsa_toplevel} -autoloadwcfg -tclbatch {rsa_toplevel.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source rsa_toplevel.tcl
## run all
Note: simulation done!
Time: 143750 ns  Iteration: 1  Process: /apatb_rsa_toplevel_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 143750 ns  Iteration: 1  Process: /apatb_rsa_toplevel_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel.autotb.vhd
$finish called at time : 143750 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec  7 09:12:49 2016...
