Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Xavi\Documents\FPGA2020\SOPC_Q15\monsopc.qsys --block-symbol-file --output-directory=C:\Users\Xavi\Documents\FPGA2020\SOPC_Q15\monsopc --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SOPC_Q15/monsopc.qsys
Progress: Reading input file
Progress: Adding boutons [altera_avalon_pio 15.0]
Progress: Parameterizing module boutons
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding sram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module sram
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: monsopc.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: monsopc.cpu_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: monsopc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: monsopc.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Xavi\Documents\FPGA2020\SOPC_Q15\monsopc.qsys --synthesis=VHDL --output-directory=C:\Users\Xavi\Documents\FPGA2020\SOPC_Q15\monsopc\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SOPC_Q15/monsopc.qsys
Progress: Reading input file
Progress: Adding boutons [altera_avalon_pio 15.0]
Progress: Parameterizing module boutons
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding sram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module sram
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: monsopc.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: monsopc.cpu_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: monsopc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: monsopc.sysid: Time stamp will be automatically updated when this component is generated.
Info: monsopc: Generating monsopc "monsopc" for QUARTUS_SYNTH
Info: boutons: Starting RTL generation for module 'monsopc_boutons'
Info: boutons:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monsopc_boutons --dir=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0001_boutons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0001_boutons_gen//monsopc_boutons_component_configuration.pl  --do_build_sim=0  ]
Info: boutons: Done RTL generation for module 'monsopc_boutons'
Info: boutons: "monsopc" instantiated altera_avalon_pio "boutons"
Info: cpu_0: Starting RTL generation for module 'monsopc_cpu_0'
Info: cpu_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=monsopc_cpu_0 --dir=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0002_cpu_0_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0002_cpu_0_gen//monsopc_cpu_0_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_0: # 2020.11.06 14:22:41 (*) Starting Nios II generation
Info: cpu_0: # 2020.11.06 14:22:41 (*)   Checking for plaintext license.
Info: cpu_0: # 2020.11.06 14:22:43 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu_0: # 2020.11.06 14:22:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2020.11.06 14:22:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2020.11.06 14:22:43 (*)   Plaintext license not found.
Info: cpu_0: # 2020.11.06 14:22:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_0: # 2020.11.06 14:22:43 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2020.11.06 14:22:43 (*)   Creating all objects for CPU
Info: cpu_0: # 2020.11.06 14:22:44 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2020.11.06 14:22:44 (*)   Creating plain-text RTL
Info: cpu_0: # 2020.11.06 14:22:46 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'monsopc_cpu_0'
Info: cpu_0: "monsopc" instantiated altera_nios2_qsys "cpu_0"
Info: jtag_uart_0: Starting RTL generation for module 'monsopc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=monsopc_jtag_uart_0 --dir=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0003_jtag_uart_0_gen//monsopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'monsopc_jtag_uart_0'
Info: jtag_uart_0: "monsopc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'monsopc_leds'
Info: leds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monsopc_leds --dir=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0004_leds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0004_leds_gen//monsopc_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'monsopc_leds'
Info: leds: "monsopc" instantiated altera_avalon_pio "leds"
Info: sram: Starting RTL generation for module 'monsopc_sram'
Info: sram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=monsopc_sram --dir=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0005_sram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Xavi/AppData/Local/Temp/alt8572_2505051253746827470.dir/0005_sram_gen//monsopc_sram_component_configuration.pl  --do_build_sim=0  ]
Info: sram: Done RTL generation for module 'monsopc_sram'
Info: sram: "monsopc" instantiated altera_avalon_onchip_memory2 "sram"
Info: sysid: "monsopc" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "monsopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "monsopc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "monsopc" instantiated altera_reset_controller "rst_controller"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: monsopc: Done "monsopc" with 28 modules, 42 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
