

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Fri Feb 14 10:39:55 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        dct_solution4
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ dct                                                      |     -|  0.79|      647|  6.470e+03|         -|      648|     -|        no|  5 (1%)|  8 (3%)|  991 (~0%)|  1325 (2%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |     -|  0.79|       68|    680.000|         -|       68|     -|        no|       -|       -|   34 (~0%)|  146 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|       -|          -|          -|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  0.79|       68|    680.000|         -|       68|     -|        no|       -|       -|   40 (~0%)|  160 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|       -|          -|          -|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  0.79|       68|    680.000|         -|       68|     -|        no|       -|       -|   40 (~0%)|  160 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|       -|          -|          -|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |     -|  0.79|       68|    680.000|         -|       68|     -|        no|       -|       -|   34 (~0%)|  146 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|       -|          -|          -|    -|
    | o Row_DCT_Loop                                            |     -|  7.30|      184|  1.840e+03|        23|        -|     8|        no|       -|       -|          -|          -|    -|
    |  + dct_1d                                                 |     -|  1.72|       21|    210.000|         -|       21|     -|        no|       -|  8 (3%)|  814 (~0%)|  325 (~0%)|    -|
    |   + dct_1d_Pipeline_DCT_Outer_Loop                        |     -|  1.72|       16|    160.000|         -|       16|     -|        no|       -|  8 (3%)|  676 (~0%)|  238 (~0%)|    -|
    |    o DCT_Outer_Loop                                       |     -|  7.30|       14|    140.000|         8|        1|     8|       yes|       -|       -|          -|          -|    -|
    | o Col_DCT_Loop                                            |     -|  7.30|      184|  1.840e+03|        23|        -|     8|        no|       -|       -|          -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| input_r_address0  | out       | 6        |
| input_r_q0        | in        | 16       |
| output_r_address0 | out       | 6        |
| output_r_d0       | out       | 16       |
+-------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+--------------+--------+-----------+---------+
| Name                                                      | DSP | Pragma | Variable     | Op     | Impl      | Latency |
+-----------------------------------------------------------+-----+--------+--------------+--------+-----------+---------+
| + dct                                                     | 8   |        |              |        |           |         |
|   icmp_ln59_fu_153_p2                                     |     |        | icmp_ln59    | seteq  | auto      | 0       |
|   add_ln59_fu_159_p2                                      |     |        | add_ln59     | add    | fabric    | 0       |
|   icmp_ln73_fu_184_p2                                     |     |        | icmp_ln73    | seteq  | auto      | 0       |
|   add_ln73_fu_190_p2                                      |     |        | add_ln73     | add    | fabric    | 0       |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                   | 0   |        |              |        |           |         |
|    icmp_ln92_fu_101_p2                                    |     |        | icmp_ln92    | seteq  | auto      | 0       |
|    add_ln92_1_fu_107_p2                                   |     |        | add_ln92_1   | add    | fabric    | 0       |
|    add_ln92_fu_124_p2                                     |     |        | add_ln92     | add    | fabric    | 0       |
|    icmp_ln94_fu_130_p2                                    |     |        | icmp_ln94    | seteq  | auto      | 0       |
|    select_ln89_fu_136_p3                                  |     |        | select_ln89  | select | auto_sel  | 0       |
|    select_ln92_fu_144_p3                                  |     |        | select_ln92  | select | auto_sel  | 0       |
|    add_ln97_fu_168_p2                                     |     |        | add_ln97     | add    | fabric    | 0       |
|    add_ln94_fu_174_p2                                     |     |        | add_ln94     | add    | fabric    | 0       |
|  + dct_1d                                                 | 8   |        |              |        |           |         |
|   + dct_1d_Pipeline_DCT_Outer_Loop                        | 8   |        |              |        |           |         |
|     icmp_ln39_fu_289_p2                                   |     |        | icmp_ln39    | seteq  | auto      | 0       |
|     add_ln39_fu_295_p2                                    |     |        | add_ln39     | add    | fabric    | 0       |
|     add_ln46_8_fu_381_p2                                  |     |        | add_ln46_8   | add    | fabric    | 0       |
|     mac_muladd_16s_15s_29s_29_4_1_U7                      | 1   |        | mul_ln46     | mul    | dsp_slice | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U6                     | 1   |        | mul_ln46_1   | mul    | dsp_slice | 3       |
|     mul_14ns_16s_29_1_1_U3                                | 1   |        | mul_ln46_2   | mul    | auto      | 0       |
|     mac_muladd_16s_15s_29ns_29_4_1_U8                     | 1   |        | mul_ln46_3   | mul    | dsp_slice | 3       |
|     mul_15s_16s_29_1_1_U4                                 | 1   |        | mul_ln46_4   | mul    | auto      | 0       |
|     mac_muladd_16s_15s_29s_29_4_1_U9                      | 1   |        | mul_ln46_5   | mul    | dsp_slice | 3       |
|     mul_15s_16s_29_1_1_U5                                 | 1   |        | mul_ln46_6   | mul    | auto      | 0       |
|     mac_muladd_16s_15s_29s_29_4_1_U10                     | 1   |        | mul_ln46_7   | mul    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U7                      | 1   |        | add_ln46     | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U9                      | 1   |        | add_ln46_1   | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U10                     | 1   |        | add_ln46_3   | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U6                     | 1   |        | add_ln46_4   | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U8                     | 1   |        | add_ln46_5   | add    | dsp_slice | 3       |
|     add_ln46_6_fu_355_p2                                  |     |        | add_ln46_6   | add    | fabric    | 0       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |              |        |           |         |
|    icmp_ln64_fu_97_p2                                     |     |        | icmp_ln64    | seteq  | auto      | 0       |
|    add_ln64_1_fu_103_p2                                   |     |        | add_ln64_1   | add    | fabric    | 0       |
|    add_ln64_fu_120_p2                                     |     |        | add_ln64     | add    | fabric    | 0       |
|    icmp_ln67_fu_126_p2                                    |     |        | icmp_ln67    | seteq  | auto      | 0       |
|    select_ln55_fu_132_p3                                  |     |        | select_ln55  | select | auto_sel  | 0       |
|    select_ln64_fu_144_p3                                  |     |        | select_ln64  | select | auto_sel  | 0       |
|    add_ln70_fu_180_p2                                     |     |        | add_ln70     | add    | fabric    | 0       |
|    add_ln70_1_fu_186_p2                                   |     |        | add_ln70_1   | add    | fabric    | 0       |
|    add_ln67_fu_192_p2                                     |     |        | add_ln67     | add    | fabric    | 0       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |              |        |           |         |
|    icmp_ln78_fu_97_p2                                     |     |        | icmp_ln78    | seteq  | auto      | 0       |
|    add_ln78_1_fu_103_p2                                   |     |        | add_ln78_1   | add    | fabric    | 0       |
|    add_ln78_fu_120_p2                                     |     |        | add_ln78     | add    | fabric    | 0       |
|    icmp_ln81_fu_126_p2                                    |     |        | icmp_ln81    | seteq  | auto      | 0       |
|    select_ln55_fu_132_p3                                  |     |        | select_ln55  | select | auto_sel  | 0       |
|    select_ln78_fu_144_p3                                  |     |        | select_ln78  | select | auto_sel  | 0       |
|    add_ln84_fu_180_p2                                     |     |        | add_ln84     | add    | fabric    | 0       |
|    add_ln84_1_fu_186_p2                                   |     |        | add_ln84_1   | add    | fabric    | 0       |
|    add_ln81_fu_192_p2                                     |     |        | add_ln81     | add    | fabric    | 0       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                   | 0   |        |              |        |           |         |
|    icmp_ln106_fu_101_p2                                   |     |        | icmp_ln106   | seteq  | auto      | 0       |
|    add_ln106_1_fu_107_p2                                  |     |        | add_ln106_1  | add    | fabric    | 0       |
|    add_ln106_fu_124_p2                                    |     |        | add_ln106    | add    | fabric    | 0       |
|    icmp_ln108_fu_130_p2                                   |     |        | icmp_ln108   | seteq  | auto      | 0       |
|    select_ln103_fu_136_p3                                 |     |        | select_ln103 | select | auto_sel  | 0       |
|    select_ln106_fu_144_p3                                 |     |        | select_ln106 | select | auto_sel  | 0       |
|    add_ln111_fu_168_p2                                    |     |        | add_ln111    | add    | fabric    | 0       |
|    add_ln108_fu_174_p2                                    |     |        | add_ln108    | add    | fabric    | 0       |
+-----------------------------------------------------------+-----+--------+--------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+------------------------------------+--------------+------+------+------+--------+--------------------------+------+---------+------------------+
| Name                               | Usage        | Type | BRAM | URAM | Pragma | Variable                 | Impl | Latency | Bitwidth, Depth, |
|                                    |              |      |      |      |        |                          |      |         | Banks            |
+------------------------------------+--------------+------+------+------+--------+--------------------------+------+---------+------------------+
| + dct                              |              |      | 5    | 0    |        |                          |      |         |                  |
|   row_outbuf_U                     | ram_1p array |      | 1    |      |        | row_outbuf               | auto | 1       | 16, 64, 1        |
|   col_outbuf_U                     | ram_1p array |      | 1    |      |        | col_outbuf               | auto | 1       | 16, 64, 1        |
|   col_inbuf_U                      | ram_2p array |      | 1    |      |        | col_inbuf                | auto | 1       | 16, 64, 1        |
|   buf_2d_in_U                      | ram_2p array |      | 1    |      |        | buf_2d_in                | auto | 1       | 16, 64, 1        |
|   buf_2d_out_U                     | ram_1p array |      | 1    |      |        | buf_2d_out               | auto | 1       | 16, 64, 1        |
|  + dct_1d                          |              |      | 0    | 0    |        |                          |      |         |                  |
|   + dct_1d_Pipeline_DCT_Outer_Loop |              |      | 0    | 0    |        |                          |      |         |                  |
|     dct_1d_dct_coeff_table_0_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_0 | auto | 1       | 14, 8, 1         |
|     dct_1d_dct_coeff_table_1_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_1 | auto | 1       | 15, 8, 1         |
|     dct_1d_dct_coeff_table_2_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_2 | auto | 1       | 15, 8, 1         |
|     dct_1d_dct_coeff_table_3_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_3 | auto | 1       | 15, 8, 1         |
|     dct_1d_dct_coeff_table_4_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_4 | auto | 1       | 15, 8, 1         |
|     dct_1d_dct_coeff_table_5_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_5 | auto | 1       | 15, 8, 1         |
|     dct_1d_dct_coeff_table_6_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_6 | auto | 1       | 15, 8, 1         |
|     dct_1d_dct_coeff_table_7_U     | rom_1p       |      |      |      |        | dct_1d_dct_coeff_table_7 | auto | 1       | 15, 8, 1         |
+------------------------------------+--------------+------+------+------+--------+--------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------+
| Type     | Options | Location                      |
+----------+---------+-------------------------------+
| pipeline |         | ../../dct.c:40 in dct_1d      |
| pipeline |         | ../../dct.c:68 in dct_2d      |
| pipeline |         | ../../dct.c:82 in dct_2d      |
| pipeline |         | ../../dct.c:95 in read_data   |
| pipeline |         | ../../dct.c:109 in write_data |
+----------+---------+-------------------------------+

* Inferred Pragmas
+--------------------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
| Source                   | Inferred Pragma | Options                                              | Location                                              |
+--------------------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
| pipeline  ../../dct.c:40 | array_partition | dim=2 type=complete  variable=dct_1d.dct_coeff_table | variable dct_1d.dct_coeff_table in dct ../../dct.c:34 |
+--------------------------+-----------------+------------------------------------------------------+-------------------------------------------------------+


