[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Aug 21 06:56:09 2021
[*]
[dumpfile] "/home/jrsharp/code/FPGA/SLURM/test/uart/slurm16.vcd"
[dumpfile_mtime] "Sat Aug 21 06:55:18 2021"
[dumpfile_size] 32326244
[savefile] "/home/jrsharp/code/FPGA/SLURM/test/uart/config.gtkw"
[timestart] 0
[size] 1710 811
[pos] -1 -1
*-17.000000 1315100000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] slurm16_tb.
[treeopen] slurm16_tb.slm0.
[treeopen] slurm16_tb.slm0.mem0.
[treeopen] slurm16_tb.slm0.mem0.u0.
[treeopen] slurm16_tb.slm0.reg0.
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[0].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[1].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[2].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[3].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[4].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[5].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[6].
[treeopen] slurm16_tb.slm0.reg0.Gen_Modules[7].
[sst_width] 234
[signals_width] 286
[sst_expanded] 1
[sst_vpaned_height] 218
@28
slurm16_tb.slm0.CLK
slurm16_tb.slm0.RSTb
@22
slurm16_tb.slm0.mem_address[15:0]
@23
slurm16_tb.slm0.mem0.dout[15:0]
@22
slurm16_tb.slm0.pip0.pipeline_stage0_reg[15:0]
slurm16_tb.slm0.pip0.pipeline_stage1_reg[15:0]
@200
-
-registers
@22
slurm16_tb.slm0.reg0.Gen_Modules[0].register_inst.Reg[15:0]
slurm16_tb.slm0.reg0.Gen_Modules[1].register_inst.Reg[15:0]
slurm16_tb.slm0.reg0.Gen_Modules[2].register_inst.Reg[15:0]
slurm16_tb.slm0.reg0.Gen_Modules[3].register_inst.Reg[15:0]
@24
slurm16_tb.slm0.reg0.Gen_Modules[4].register_inst.Reg[15:0]
@22
slurm16_tb.slm0.reg0.Gen_Modules[5].register_inst.Reg[15:0]
slurm16_tb.slm0.reg0.Gen_Modules[6].register_inst.Reg[15:0]
slurm16_tb.slm0.reg0.Gen_Modules[7].register_inst.Reg[15:0]
@200
-
@22
slurm16_tb.slm0.pip0.pout[15:0]
@200
-
-Flags
@28
slurm16_tb.slm0.alu0.C
slurm16_tb.slm0.alu0.S
slurm16_tb.slm0.alu0.Z
@8022
slurm16_tb.PINS[15:0]
@28
slurm16_tb.slm0.mem0.u0.u0.done_sig
[pattern_trace] 1
[pattern_trace] 0
