<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>boards/f4vi1/include/periph_conf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6c8313236d9db5b969ca7d150fe527de.html">boards</a></li><li class="navelem"><a class="el" href="dir_db79555d5d7847651d5e2a06614b0a3a.html">f4vi1</a></li><li class="navelem"><a class="el" href="dir_52f67afa36979c93c746314c2a510b9c.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h File Reference<div class="ingroups"><a class="el" href="group__boards__f4vi1.html">F4VI1</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;periph_cpu.h&quot;</code><br />
</div>
<p><a href="boards_2f4vi1_2include_2periph__conf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock system configuration</div></td></tr>
<tr class="memitem:a19d32ef5403d838f9398b9706618cb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a19d32ef5403d838f9398b9706618cb40">CLOCK_HSE</a>&#160;&#160;&#160;(16000000U)          /* external oscillator */</td></tr>
<tr class="separator:a19d32ef5403d838f9398b9706618cb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc465f12242e68f6c3695caa3ba0a169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a>&#160;&#160;&#160;(168000000U)        /* desired core clock frequency */</td></tr>
<tr class="separator:afc465f12242e68f6c3695caa3ba0a169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5963e9d857a94bce3662fa83cc41b683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a5963e9d857a94bce3662fa83cc41b683">CLOCK_PLL_M</a>&#160;&#160;&#160;(<a class="el" href="boards_2stm32f4discovery_2include_2periph__conf_8h.html#a19d32ef5403d838f9398b9706618cb40">CLOCK_HSE</a> / 1000000)</td></tr>
<tr class="separator:a5963e9d857a94bce3662fa83cc41b683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3484818170fe048c55eaac9d56f46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a1c3484818170fe048c55eaac9d56f46c">CLOCK_PLL_N</a>&#160;&#160;&#160;((<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 1000000) * 2)</td></tr>
<tr class="separator:a1c3484818170fe048c55eaac9d56f46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160e6d888eff96d8853812e91d12df50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a160e6d888eff96d8853812e91d12df50">CLOCK_PLL_P</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a160e6d888eff96d8853812e91d12df50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ccdd51ab0cfa878079b30c696ad532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a23ccdd51ab0cfa878079b30c696ad532">CLOCK_PLL_Q</a>&#160;&#160;&#160;(<a class="el" href="boards_2stm32f4discovery_2include_2periph__conf_8h.html#a1c3484818170fe048c55eaac9d56f46c">CLOCK_PLL_N</a> / 48)</td></tr>
<tr class="separator:a23ccdd51ab0cfa878079b30c696ad532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f66224742678d401efba36fb4d9164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:a11f66224742678d401efba36fb4d9164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34259b3a8aae08bd77bab9cecdf1398e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td></tr>
<tr class="separator:a34259b3a8aae08bd77bab9cecdf1398e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cad8e54e6cdecca5c8a58a411ef5a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:a2cad8e54e6cdecca5c8a58a411ef5a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25567390a2e71de9019f56ac31cebc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a25567390a2e71de9019f56ac31cebc2a">CLOCK_FLASH_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a></td></tr>
<tr class="separator:a25567390a2e71de9019f56ac31cebc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad59105b6bb2f74e0ca52f5d2be8b8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#aad59105b6bb2f74e0ca52f5d2be8b8e1">CLOCK_AHB</a>&#160;&#160;&#160;(<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 1)</td></tr>
<tr class="separator:aad59105b6bb2f74e0ca52f5d2be8b8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9db63572275f73c0933ab6733daf159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#ab9db63572275f73c0933ab6733daf159">CLOCK_APB2</a>&#160;&#160;&#160;(<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 2)</td></tr>
<tr class="separator:ab9db63572275f73c0933ab6733daf159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c07f079a96c4bf2c1c0727cc73a8efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a7c07f079a96c4bf2c1c0727cc73a8efd">CLOCK_APB1</a>&#160;&#160;&#160;(<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 4)</td></tr>
<tr class="separator:a7c07f079a96c4bf2c1c0727cc73a8efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a2f0c741db24aa2ccded869ba53f6a302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a2f0c741db24aa2ccded869ba53f6a302">ADC_NUMOF</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a2f0c741db24aa2ccded869ba53f6a302"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration.  <a href="#a2f0c741db24aa2ccded869ba53f6a302">More...</a><br /></td></tr>
<tr class="separator:a2f0c741db24aa2ccded869ba53f6a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a2d6ae6694d0a51952fb26d994de93d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a2d6ae6694d0a51952fb26d994de93d12">DAC_NUMOF</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a2d6ae6694d0a51952fb26d994de93d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC configuration.  <a href="#a2d6ae6694d0a51952fb26d994de93d12">More...</a><br /></td></tr>
<tr class="separator:a2d6ae6694d0a51952fb26d994de93d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c490d334538c05373718609ca5fe2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a4c490d334538c05373718609ca5fe2d4">TIMER_0_ISR</a>&#160;&#160;&#160;<a class="el" href="stm32l1_2vectors_8c.html#a728853d97608424be715f0592d2c3185">isr_tim2</a></td></tr>
<tr class="separator:a4c490d334538c05373718609ca5fe2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f8037bcb60d4669f508c471f92bc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#ab1f8037bcb60d4669f508c471f92bc17">TIMER_1_ISR</a>&#160;&#160;&#160;<a class="el" href="stm32l1_2vectors_8c.html#aee11e8389c939041ddd6f038ab1fd72d">isr_tim5</a></td></tr>
<tr class="separator:ab1f8037bcb60d4669f508c471f92bc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">TIMER_NUMOF</a>&#160;&#160;&#160;(sizeof(timer_config) / sizeof(timer_config[0]))</td></tr>
<tr class="separator:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713e03d19734d793baee3d1cc25c2dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a713e03d19734d793baee3d1cc25c2dbb">UART_0_ISR</a>&#160;&#160;&#160;(<a class="el" href="stm32f4_2vectors_8c.html#a1ce937ce59478dcf5b489c36de84493b">isr_usart6</a>)</td></tr>
<tr class="separator:a713e03d19734d793baee3d1cc25c2dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639d73a9b4925c2970acf86d88df3d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a639d73a9b4925c2970acf86d88df3d49">UART_0_DMA_ISR</a>&#160;&#160;&#160;(<a class="el" href="stm32f4_2vectors_8c.html#a241225a39bb00ba66100a433cba2bf4d">isr_dma2_stream6</a>)</td></tr>
<tr class="separator:a639d73a9b4925c2970acf86d88df3d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850405f2aaa352ad264346531f0e6230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2f4vi1_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230">UART_NUMOF</a>&#160;&#160;&#160;(sizeof(uart_config) / sizeof(uart_config[0]))</td></tr>
<tr class="separator:a850405f2aaa352ad264346531f0e6230"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f0c741db24aa2ccded869ba53f6a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0c741db24aa2ccded869ba53f6a302">&#9670;&nbsp;</a></span>ADC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_NUMOF&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC configuration. </p>

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00111">111</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aad59105b6bb2f74e0ca52f5d2be8b8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad59105b6bb2f74e0ca52f5d2be8b8e1">&#9670;&nbsp;</a></span>CLOCK_AHB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_AHB&#160;&#160;&#160;(<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00048">48</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a11f66224742678d401efba36fb4d9164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f66224742678d401efba36fb4d9164">&#9670;&nbsp;</a></span>CLOCK_AHB_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_AHB_DIV&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00042">42</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a7c07f079a96c4bf2c1c0727cc73a8efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c07f079a96c4bf2c1c0727cc73a8efd">&#9670;&nbsp;</a></span>CLOCK_APB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_APB1&#160;&#160;&#160;(<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00050">50</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a2cad8e54e6cdecca5c8a58a411ef5a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cad8e54e6cdecca5c8a58a411ef5a93">&#9670;&nbsp;</a></span>CLOCK_APB1_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_APB1_DIV&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00044">44</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab9db63572275f73c0933ab6733daf159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9db63572275f73c0933ab6733daf159">&#9670;&nbsp;</a></span>CLOCK_APB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_APB2&#160;&#160;&#160;(<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00049">49</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a34259b3a8aae08bd77bab9cecdf1398e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34259b3a8aae08bd77bab9cecdf1398e">&#9670;&nbsp;</a></span>CLOCK_APB2_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_APB2_DIV&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00043">43</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="afc465f12242e68f6c3695caa3ba0a169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc465f12242e68f6c3695caa3ba0a169">&#9670;&nbsp;</a></span>CLOCK_CORECLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_CORECLOCK&#160;&#160;&#160;(168000000U)        /* desired core clock frequency */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00035">35</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a25567390a2e71de9019f56ac31cebc2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25567390a2e71de9019f56ac31cebc2a">&#9670;&nbsp;</a></span>CLOCK_FLASH_LATENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_FLASH_LATENCY&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00045">45</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a19d32ef5403d838f9398b9706618cb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d32ef5403d838f9398b9706618cb40">&#9670;&nbsp;</a></span>CLOCK_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_HSE&#160;&#160;&#160;(16000000U)          /* external oscillator */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00034">34</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a5963e9d857a94bce3662fa83cc41b683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5963e9d857a94bce3662fa83cc41b683">&#9670;&nbsp;</a></span>CLOCK_PLL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_PLL_M&#160;&#160;&#160;(<a class="el" href="boards_2stm32f4discovery_2include_2periph__conf_8h.html#a19d32ef5403d838f9398b9706618cb40">CLOCK_HSE</a> / 1000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00038">38</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a1c3484818170fe048c55eaac9d56f46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3484818170fe048c55eaac9d56f46c">&#9670;&nbsp;</a></span>CLOCK_PLL_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_PLL_N&#160;&#160;&#160;((<a class="el" href="boards_2z1_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a> / 1000000) * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00039">39</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a160e6d888eff96d8853812e91d12df50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160e6d888eff96d8853812e91d12df50">&#9670;&nbsp;</a></span>CLOCK_PLL_P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_PLL_P&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00040">40</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a23ccdd51ab0cfa878079b30c696ad532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ccdd51ab0cfa878079b30c696ad532">&#9670;&nbsp;</a></span>CLOCK_PLL_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_PLL_Q&#160;&#160;&#160;(<a class="el" href="boards_2stm32f4discovery_2include_2periph__conf_8h.html#a1c3484818170fe048c55eaac9d56f46c">CLOCK_PLL_N</a> / 48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00041">41</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a2d6ae6694d0a51952fb26d994de93d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6ae6694d0a51952fb26d994de93d12">&#9670;&nbsp;</a></span>DAC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_NUMOF&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC configuration. </p>

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00118">118</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a4c490d334538c05373718609ca5fe2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c490d334538c05373718609ca5fe2d4">&#9670;&nbsp;</a></span>TIMER_0_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_0_ISR&#160;&#160;&#160;<a class="el" href="stm32l1_2vectors_8c.html#a728853d97608424be715f0592d2c3185">isr_tim2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00074">74</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab1f8037bcb60d4669f508c471f92bc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f8037bcb60d4669f508c471f92bc17">&#9670;&nbsp;</a></span>TIMER_1_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_1_ISR&#160;&#160;&#160;<a class="el" href="stm32l1_2vectors_8c.html#aee11e8389c939041ddd6f038ab1fd72d">isr_tim5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00075">75</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a6e2f66f5b6f5c835dd11f9766c4ed897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2f66f5b6f5c835dd11f9766c4ed897">&#9670;&nbsp;</a></span>TIMER_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_NUMOF&#160;&#160;&#160;(sizeof(timer_config) / sizeof(timer_config[0]))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00077">77</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a639d73a9b4925c2970acf86d88df3d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639d73a9b4925c2970acf86d88df3d49">&#9670;&nbsp;</a></span>UART_0_DMA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_DMA_ISR&#160;&#160;&#160;(<a class="el" href="stm32f4_2vectors_8c.html#a241225a39bb00ba66100a433cba2bf4d">isr_dma2_stream6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00102">102</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a713e03d19734d793baee3d1cc25c2dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713e03d19734d793baee3d1cc25c2dbb">&#9670;&nbsp;</a></span>UART_0_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_ISR&#160;&#160;&#160;(<a class="el" href="stm32f4_2vectors_8c.html#a1ce937ce59478dcf5b489c36de84493b">isr_usart6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00101">101</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a850405f2aaa352ad264346531f0e6230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850405f2aaa352ad264346531f0e6230">&#9670;&nbsp;</a></span>UART_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_NUMOF&#160;&#160;&#160;(sizeof(uart_config) / sizeof(uart_config[0]))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00104">104</a> of file <a class="el" href="boards_2f4vi1_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:10 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
