INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_3/project_3.srcs/sources_1/new/SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_3/project_3.srcs/sources_1/new/lab01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_3/project_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-1412] syntax error near initial [C:/Users/19079/project_3/project_3.srcs/sim_1/new/test.v:35]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/19079/project_3/project_3.srcs/sim_1/new/test.v:34]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/19079/project_3/project_3.srcs/sim_1/new/test.v:34]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [C:/Users/19079/project_3/project_3.srcs/sim_1/new/test.v:23]
