# Ignore HDL Designer Folder
**/Prefs/hds_user/logs/
**/Prefs/dc_user/
**/Prefs/dp_user/
**/Prefs/hds.info/

**/Prefs/dc_user/
**/Prefs/dp_user/
**/Prefs/hds.info/

# Ignore HDL Designer Task generated files
**/Board/concat/concatenated.vhd
**/Board/concat/stepperMotorController.vhd
**/Board/concat/dcMotorController.vhd
**/Board/concat/sensorsInterface.vhd
**/Board/concat/busController.vhd
**/Board/concat/tester.vhd

# Ignore files automatically generated by HDL Designer
.cache.dat
*.bak
*.lck
*.vhd.info
default_view
*_entity.vhd
*_struct.vhd
*_fsm.vhd
*.vhg
*.vhg._fpf
*.DS_STORE
*.xrf/

# Ignore verilog and c files
*.v
*.sv
*.svh
*.c
*.cpp
*.psl

### LiberoSOC ###
#ignore miscellaneous files in the following directories
package/*
component/*
tooldata/*
viewdraw/*

#auto-generated constraint log files
constraint/*
!constraint/**.sdc
!constraint/**.pdc

#synthesis log files
synthesis/*

#smartgen log files
smartgen/*/*
smartgen/smartgen.aws
!smartgen/*/*.gen
!smartgen/*/*.vhd
!smartgen/*/*.v

#designer files
designer/*/*

# End of https://www.gitignore.io/api/liberosoc

# Work folders
ControlRegisters/concat/
ControlRegisters/work
DcMotor/concat/
DcMotor/work/
DcMotor_test/concat/
DcMotor_test/work/
Kart/concat/
Kart/work/
Sensors/concat/
Sensors/work/
Sensors_test/concat/
Sensors_test/work/
Simulation/Kart/UVM/out*.txt
Stepper/concat/
Stepper/work/
Stepper_test/concat/
Stepper_test/work/
UART/concat/
UART/work/
UART_test/concat/
UART_test/work/