
---------- Begin Simulation Statistics ----------
final_tick                               2542210819500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224942                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   224941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.65                       # Real time elapsed on the host
host_tick_rate                              654239156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194941                       # Number of instructions simulated
sim_ops                                       4194941                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012201                       # Number of seconds simulated
sim_ticks                                 12200974500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.395985                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385658                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               750366                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            929438                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31454                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          199037                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           167583                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1135109                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71567                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29706                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194941                       # Number of instructions committed
system.cpu.committedOps                       4194941                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.813698                       # CPI: cycles per instruction
system.cpu.discardedOps                        314263                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619277                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480444                       # DTB hits
system.cpu.dtb.data_misses                       8203                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417334                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876087                       # DTB read hits
system.cpu.dtb.read_misses                       7360                       # DTB read misses
system.cpu.dtb.write_accesses                  201943                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604357                       # DTB write hits
system.cpu.dtb.write_misses                       843                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18200                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3673440                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167533                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687994                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17110699                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172008                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1008634                       # ITB accesses
system.cpu.itb.fetch_acv                          602                       # ITB acv
system.cpu.itb.fetch_hits                     1002311                       # ITB hits
system.cpu.itb.fetch_misses                      6323                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4193     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.80%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5108                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11250808500     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9336500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19309500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925885500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12205340000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944401                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8218106000     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3987234000     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24388121                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85399      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540871     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839121     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592443     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104768      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194941                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7277422                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22753458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22753458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22753458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22753458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116684.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116684.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116684.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116684.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12993489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12993489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12993489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12993489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66633.276923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66633.276923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66633.276923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66633.276923                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22403961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22403961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116687.296875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116687.296875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12793992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12793992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66635.375000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66635.375000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293563                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539698199000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293563                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205848                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205848                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130914                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34890                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88915                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28973                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41303                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11414976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11414976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18145721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160197                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002753                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052396                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159756     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160197                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836820034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378108250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474651000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5724416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5724416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5724416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469176950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368605311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837782261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469176950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469176950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183014890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183014890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183014890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469176950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368605311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020797150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414591                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123583                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123583                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2025                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048765500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848890500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13718.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32468.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105540                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82028                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123583                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.092206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.939483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.618286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35401     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24727     29.69%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10108     12.14%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4740      5.69%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2508      3.01%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1407      1.69%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          964      1.16%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.73%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2825      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83292                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.980198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.394671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.562261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1308     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5688     76.10%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.89%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.21%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      0.27%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6622     88.60%     88.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     89.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              485      6.49%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      2.73%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9557760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12200969500                       # Total gap between requests
system.mem_ctrls.avgGap                      43067.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5093568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417472227.320858716965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365888150.983349740505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637499242.376090526581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123583                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2588532000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260358500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299550050750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28940.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32166.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2423877.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319457880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169769325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568558200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314473680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5333488860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193815360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7862089545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.382098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    449869250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11343945250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275339820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146323815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497729400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319928580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5247932430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        265862880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7715643165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.379255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    639144750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11154669750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12193774500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1727334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1727334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1727334                       # number of overall hits
system.cpu.icache.overall_hits::total         1727334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89506                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89506                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89506                       # number of overall misses
system.cpu.icache.overall_misses::total         89506                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5517047000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5517047000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5517047000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5517047000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049265                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049265                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049265                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049265                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61638.851027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61638.851027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61638.851027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61638.851027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88915                       # number of writebacks
system.cpu.icache.writebacks::total             88915                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89506                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89506                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89506                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89506                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5427542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5427542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5427542000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5427542000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049265                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049265                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049265                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049265                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60638.862199                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60638.862199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60638.862199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60638.862199                       # average overall mshr miss latency
system.cpu.icache.replacements                  88915                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1727334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1727334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89506                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89506                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5517047000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5517047000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61638.851027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61638.851027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89506                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89506                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5427542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5427542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60638.862199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60638.862199                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.973605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3723185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3723185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336640                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336640                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336640                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106035                       # number of overall misses
system.cpu.dcache.overall_misses::total        106035                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6795330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6795330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6795330000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6795330000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073499                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073499                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64085.726411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64085.726411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64085.726411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64085.726411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34714                       # number of writebacks
system.cpu.dcache.writebacks::total             34714                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36629                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36629                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36629                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36629                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422295000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422295000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63716.321356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63716.321356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63716.321356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63716.321356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3329678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3329678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67146.850044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67146.850044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2707114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2707114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66976.273535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66976.273535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3465652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3465652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61396.566691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61396.566691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715181000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715181000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59170.697209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59170.697209                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62292000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62292000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078931                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078931                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70545.866365                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70545.866365                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078931                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078931                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69545.866365                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69545.866365                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542210819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.445392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.266481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.445392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000237                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603454725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289854                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   289854                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   131.76                       # Real time elapsed on the host
host_tick_rate                              447294824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38191066                       # Number of instructions simulated
sim_ops                                      38191066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058936                       # Number of seconds simulated
sim_ticks                                 58935503000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.054852                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2767459                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4459698                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             112837                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            581830                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4844721                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             144484                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          719249                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           574765                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6832697                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1124574                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        82315                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255760                       # Number of instructions committed
system.cpu.committedOps                      33255760                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.527617                       # CPI: cycles per instruction
system.cpu.discardedOps                       3251813                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6449002                       # DTB accesses
system.cpu.dtb.data_acv                            64                       # DTB access violations
system.cpu.dtb.data_hits                      9706055                       # DTB hits
system.cpu.dtb.data_misses                      15221                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3648368                       # DTB read accesses
system.cpu.dtb.read_acv                            30                       # DTB read access violations
system.cpu.dtb.read_hits                      5497566                       # DTB read hits
system.cpu.dtb.read_misses                      13648                       # DTB read misses
system.cpu.dtb.write_accesses                 2800634                       # DTB write accesses
system.cpu.dtb.write_acv                           34                       # DTB write access violations
system.cpu.dtb.write_hits                     4208489                       # DTB write hits
system.cpu.dtb.write_misses                      1573                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613688                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           27212212                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7981924                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4532293                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63262270                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283477                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10554255                       # ITB accesses
system.cpu.itb.fetch_acv                         1350                       # ITB acv
system.cpu.itb.fetch_hits                    10550095                       # ITB hits
system.cpu.itb.fetch_misses                      4160                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15713     27.94%     28.54% # number of callpals executed
system.cpu.kern.callpal::rdps                     722      1.28%     29.82% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1601      2.85%     32.67% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56231                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63487                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6967     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10347     59.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17499                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6596     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6596     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13377                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49678208500     84.29%     84.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235359000      0.40%     84.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                73266500      0.12%     84.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8950890000     15.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58937724000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946749                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637479                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764444                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  47                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584443                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.489362                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731821                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33324388500     56.54%     56.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24693620500     41.90%     98.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            919715000      1.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        117313597                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328012      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475167     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533672      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456345     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428975     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184455      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255760                       # Class of committed instruction
system.cpu.quiesceCycles                       557409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        54051327                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          749                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       759650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1518715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15478096357                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15478096357                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15478096357                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15478096357                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118051.576556                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118051.576556                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118051.576556                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118051.576556                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1232                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8915063208                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8915063208                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8915063208                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8915063208                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67995.265214                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67995.265214                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67995.265214                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67995.265214                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35300380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35300380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118856.498316                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118856.498316                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20450380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20450380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68856.498316                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68856.498316                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15442795977                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15442795977                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118049.749090                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118049.749090                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8894612828                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8894612828                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67993.309901                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67993.309901                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             518696                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267843                       # Transaction distribution
system.membus.trans_dist::WritebackClean       365114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126105                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq            111141                       # Transaction distribution
system.membus.trans_dist::ReadExResp           111141                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         365115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        152059                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1095328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1095328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       788682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       796212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2153773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46733632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46733632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25595328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25602985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80709289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            762940                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001042                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032264                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  762145     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     795      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              762940                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7055500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4121324714                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1412675000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1917441500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23366336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16825600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40192384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23366336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23366336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17141952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17141952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          365099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              628006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396473005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         285491752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             681972359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396473005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396473005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290859518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290859518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290859518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396473005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        285491752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            972831877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    565174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    271733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    260559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264000500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1546709                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             533818                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      628006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    628006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95707                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67452                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33345                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7424500750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2661495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17405107000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13947.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32697.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       478                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   384650                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  417492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                628006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  495757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       295331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.827902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.672937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.628585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122163     41.36%     41.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84392     28.58%     69.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34261     11.60%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14676      4.97%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8662      2.93%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4810      1.63%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3111      1.05%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2380      0.81%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20876      7.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       295331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.389731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.928592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8385     24.24%     24.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4382     12.67%     36.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18502     53.49%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1519      4.39%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           653      1.89%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           384      1.11%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           218      0.63%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           130      0.38%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           112      0.32%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            90      0.26%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            47      0.14%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            25      0.07%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           29      0.08%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           23      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           17      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           18      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           20      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           20      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.340234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.133732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         34166     98.78%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           375      1.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            33      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::236-239            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-243            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34588                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34067136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6125248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36171264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40192384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40488064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       613.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    681.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    686.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58935503000                       # Total gap between requests
system.mem_ctrls.avgGap                      46750.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17390912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16675776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36171264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 295083796.943244874477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 282949583.038257956505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7601.530099777039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 613743196.524512529373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       365099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9171475500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8232772000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       859500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1493832904000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25120.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31315.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    122785.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2361320.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1157665320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            615287145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2024789760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1533672540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4652210160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24302018400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2167619040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36453262365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.528060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5399087750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1967940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51571713500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            951205080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            505554720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1776139260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1416796740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4652210160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24333372390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2141230560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35776508910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.045110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5326245500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1967940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51644594500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               822500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683015357                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5503500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              548000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     814915.277778                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    326491.653653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2871500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60950536500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293369500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14218193                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14218193                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14218193                       # number of overall hits
system.cpu.icache.overall_hits::total        14218193                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       365115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         365115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       365115                       # number of overall misses
system.cpu.icache.overall_misses::total        365115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20580951500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20580951500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20580951500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20580951500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14583308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14583308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14583308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14583308                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56368.408584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56368.408584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56368.408584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56368.408584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       365114                       # number of writebacks
system.cpu.icache.writebacks::total            365114                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       365115                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       365115                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       365115                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       365115                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20215836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20215836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20215836500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20215836500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55368.408584                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55368.408584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55368.408584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55368.408584                       # average overall mshr miss latency
system.cpu.icache.replacements                 365114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14218193                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14218193                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       365115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        365115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20580951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20580951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14583308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14583308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56368.408584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56368.408584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       365115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       365115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20215836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20215836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55368.408584                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55368.408584                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14628857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            365114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.066546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29531731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29531731                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9083473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9083473                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9083473                       # number of overall hits
system.cpu.dcache.overall_hits::total         9083473                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       369221                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         369221                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       369221                       # number of overall misses
system.cpu.dcache.overall_misses::total        369221                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23414537500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23414537500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23414537500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23414537500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9452694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9452694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9452694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9452694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63416.050279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63416.050279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63416.050279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63416.050279                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137027                       # number of writebacks
system.cpu.dcache.writebacks::total            137027                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       261069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       261069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       261069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       261069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16383869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16383869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16383869000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16383869000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256438000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256438000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027618                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027618                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62756.853552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62756.853552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62756.853552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62756.853552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68111.022576                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68111.022576                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5215411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5215411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10191119000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10191119000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5368771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5368771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66452.262650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66452.262650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149911                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149911                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9818692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9818692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256438000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256438000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65496.811441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65496.811441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168487.516426                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168487.516426                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13223418500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13223418500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61258.951362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61258.951362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104703                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104703                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6565176500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6565176500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59061.664478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59061.664478                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147041500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147041500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017340                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017340                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78006.100796                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78006.100796                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1878                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1878                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144721500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144721500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77061.501597                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77061.501597                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108570                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108570                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108570                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108570                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61243906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.621406                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9328651                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.483243                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.621406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19602853                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19602853                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3136073382000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   324734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1644.16                       # Real time elapsed on the host
host_tick_rate                              323945290                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   533916188                       # Number of instructions simulated
sim_ops                                     533916188                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.532619                       # Number of seconds simulated
sim_ticks                                532618656500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.670923                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                36908953                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             49428816                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              17583                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8888190                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          57903442                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             554892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2537954                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1983062                       # Number of indirect misses.
system.cpu.branchPred.lookups                67625053                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3324780                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       157656                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   495725122                       # Number of instructions committed
system.cpu.committedOps                     495725122                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.120155                       # CPI: cycles per instruction
system.cpu.discardedOps                      27774135                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                139497867                       # DTB accesses
system.cpu.dtb.data_acv                           148                       # DTB access violations
system.cpu.dtb.data_hits                    141979250                       # DTB hits
system.cpu.dtb.data_misses                     260576                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99713014                       # DTB read accesses
system.cpu.dtb.read_acv                           143                       # DTB read access violations
system.cpu.dtb.read_hits                    100518041                       # DTB read hits
system.cpu.dtb.read_misses                     214408                       # DTB read misses
system.cpu.dtb.write_accesses                39784853                       # DTB write accesses
system.cpu.dtb.write_acv                            5                       # DTB write access violations
system.cpu.dtb.write_hits                    41461209                       # DTB write hits
system.cpu.dtb.write_misses                     46168                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            89747756                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          306641921                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         120670681                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47385123                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       351485377                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.471664                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               146570083                       # ITB accesses
system.cpu.itb.fetch_acv                          785                       # ITB acv
system.cpu.itb.fetch_hits                   146561625                       # ITB hits
system.cpu.itb.fetch_misses                      8458                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   307      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19510     18.00%     18.29% # number of callpals executed
system.cpu.kern.callpal::rdps                    1298      1.20%     19.48% # number of callpals executed
system.cpu.kern.callpal::rti                     2297      2.12%     21.60% # number of callpals executed
system.cpu.kern.callpal::callsys                  522      0.48%     22.08% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.09% # number of callpals executed
system.cpu.kern.callpal::rdunique               84447     77.91%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 108384                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     228648                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8013     35.81%     35.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.10%     35.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     546      2.44%     38.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13794     61.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22375                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8012     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.13%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      546      3.29%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8012     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16592                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             522226652000     98.05%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                43808500      0.01%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               757829000      0.14%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9588639500      1.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         532616929000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999875                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.580832                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741542                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2260                      
system.cpu.kern.mode_good::user                  2252                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2581                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2252                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.875630                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.930807                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27451316500      5.15%      5.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         497759612000     93.46%     98.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7405979000      1.39%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      307                       # number of times the context was actually changed
system.cpu.numCycles                       1051014110                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34991957      7.06%      7.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu               244199416     49.26%     56.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                1795405      0.36%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50287399     10.14%     66.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11392347      2.30%     69.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126229      0.43%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11480919      2.32%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1109652      0.22%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               270817      0.05%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::MemRead               63587186     12.83%     84.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35272358      7.12%     92.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32102781      6.48%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5733176      1.16%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1375480      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                495725122                       # Class of committed instruction
system.cpu.quiesceCycles                     14223081                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       699528733                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          187                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3575272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7150501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1460201123                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1460201123                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1460201123                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1460201123                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117891.258114                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117891.258114                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117891.258114                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117891.258114                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            11                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    840217186                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    840217186                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    840217186                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    840217186                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67836.039561                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67836.039561                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67836.039561                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67836.039561                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3923982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3923982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115411.235294                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115411.235294                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2223982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2223982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65411.235294                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65411.235294                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1456277141                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1456277141                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117898.084602                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117898.084602                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    837993204                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    837993204                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67842.714054                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67842.714054                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2313842                       # Transaction distribution
system.membus.trans_dist::WriteReq                897                       # Transaction distribution
system.membus.trans_dist::WriteResp               897                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1789619                       # Transaction distribution
system.membus.trans_dist::WritebackClean       525438                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1260171                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1249279                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1249279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         525439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1788159                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1576249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1576249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9112186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9114470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10715491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67251840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67251840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    308137280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    308142886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               376185254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              126                       # Total snoops (count)
system.membus.snoopTraffic                       8064                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3576371                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000052                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007231                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3576184     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     187      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3576371                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2466500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17297870831                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16136883750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2771676500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33623808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      194392192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          228016000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33623808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33623808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114535616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114535616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          525372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3037378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3562750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1789619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1789619                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63129234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364974433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428103667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63129234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63129234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      215042441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            215042441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      215042441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63129234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364974433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643146108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2167512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    416111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2775246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011723112500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       132408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       132408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8657838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2037570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3562751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2314954                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3562751                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2314954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 371394                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                147442                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            226044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            191595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            241492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            151599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            167911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            211287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            219958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            158127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           208316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           174546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           266661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           178172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           209684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            178293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            149107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            193964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            178880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            106909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            122975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           152781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           102856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           122962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           154611                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38091859500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15956785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97929803250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11935.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30685.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2351967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1663530                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3562751                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2314954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3071962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  115376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 119534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 133626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 132927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 133126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 133295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 133641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 132950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 133003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 132950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 132496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 132603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 132608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    162                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1343384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.302919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.928511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.001880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       533602     39.72%     39.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       372298     27.71%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       140411     10.45%     77.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74539      5.55%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62276      4.64%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24557      1.83%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17092      1.27%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13031      0.97%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105578      7.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1343384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       132408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.102547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.432343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        132125     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          207      0.16%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           51      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        132408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       132408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        131364     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1027      0.78%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        132408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              204246848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23769216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               138721472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               228016064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148157056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  532618598000                       # Total gap between requests
system.mem_ctrls.avgGap                      90616.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26631104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    177615744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    138721472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50000321.383785404265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 333476384.712408244610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260451770.337113618851                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       525373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3037378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2314954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13776792250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  84153011000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12947307339750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26222.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27705.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5592900.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4977415380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2645562810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11278308300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5274058320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42044449200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182814629970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50576401920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       299610825900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.524092                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 129461153000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17785300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 385372203500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4614332100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2452568085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11507973540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6040411740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42044449200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181236459570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51905387520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       299801581755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.882239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132888206250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17785300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 381945150250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13249                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13249                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5606                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1469500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1387000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64503123                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              827000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               99500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     111152109.375000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    305892820.869480                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974341000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    525504921500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7113735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    147998797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        147998797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    147998797                       # number of overall hits
system.cpu.icache.overall_hits::total       147998797                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       525438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         525438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       525438                       # number of overall misses
system.cpu.icache.overall_misses::total        525438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30397895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30397895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30397895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30397895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    148524235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    148524235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    148524235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    148524235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003538                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003538                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003538                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003538                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57852.486878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57852.486878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57852.486878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57852.486878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       525438                       # number of writebacks
system.cpu.icache.writebacks::total            525438                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       525438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       525438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       525438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       525438                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29872457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29872457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29872457000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29872457000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003538                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56852.486878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56852.486878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56852.486878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56852.486878                       # average overall mshr miss latency
system.cpu.icache.replacements                 525438                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    147998797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       147998797                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       525438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        525438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30397895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30397895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    148524235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    148524235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57852.486878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57852.486878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       525438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       525438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29872457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29872457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56852.486878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56852.486878                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           148536856                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            525950                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            282.416306                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         297573908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        297573908                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127366986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127366986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127366986                       # number of overall hits
system.cpu.dcache.overall_hits::total       127366986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4156579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4156579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4156579                       # number of overall misses
system.cpu.dcache.overall_misses::total       4156579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 250748743500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 250748743500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 250748743500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 250748743500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    131523565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    131523565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    131523565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    131523565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60325.749493                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60325.749493                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60325.749493                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60325.749493                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1777267                       # number of writebacks
system.cpu.dcache.writebacks::total           1777267                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1122294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1122294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1122294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1122294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3034285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3034285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3034285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3034285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1142                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1142                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 177673832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 177673832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 177673832500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 177673832500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     42015500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     42015500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58555.419975                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58555.419975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58555.419975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58555.419975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 36791.155867                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 36791.155867                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3037404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     88753771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        88753771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1892467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1892467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 110344594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 110344594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     90646238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     90646238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58307.275371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58307.275371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1785112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1785112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 102307209000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102307209000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     42015500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     42015500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57311.367018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57311.367018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171491.836735                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171491.836735                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38613215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38613215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2264112                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2264112                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 140404149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140404149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40877327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40877327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62012.899097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62012.899097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1014939                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1014939                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1249173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1249173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75366623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75366623500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60333.215255                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60333.215255                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        78348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        78348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3120                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3120                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    235438500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    235438500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038297                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038297                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75461.057692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75461.057692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3119                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3119                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    232189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    232189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038285                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038285                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74443.571658                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74443.571658                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        81356                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        81356                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        81356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        81356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 532618656500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           130821021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3038428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.055495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         266410182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        266410182                       # Number of data accesses

---------- End Simulation Statistics   ----------
