vhdl xpm  \
"/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl axi_lite_ipif_v3_0_4  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl mdm_v3_2_18  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_mdm_1_0/sim/myproject_kernel_bd_mdm_1_0.vhd" \

vhdl microblaze_v11_0_3  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/1efc/hdl/microblaze_v11_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_microblaze_0_0/sim/myproject_kernel_bd_microblaze_0_0.vhd" \

vhdl axi_bram_ctrl_v4_1_3  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_bram_ctrl_0_0/sim/myproject_kernel_bd_axi_bram_ctrl_0_0.vhd" \

vhdl fifo_generator_v13_2_5  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl interrupt_control_v3_1_4  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_gpio_v2_0_23  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_gpio_0_0/sim/myproject_kernel_bd_axi_gpio_0_0.vhd" \

vhdl lmb_bram_if_cntlr_v4_0_18  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_dlmb_bram_if_cntlr_0/sim/myproject_kernel_bd_dlmb_bram_if_cntlr_0.vhd" \

vhdl lmb_v10_v3_0_11  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_dlmb_v10_0/sim/myproject_kernel_bd_dlmb_v10_0.vhd" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_ilmb_bram_if_cntlr_0/sim/myproject_kernel_bd_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_ilmb_v10_0/sim/myproject_kernel_bd_ilmb_v10_0.vhd" \

vhdl proc_sys_reset_v5_0_13  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_proc_sys_reset_0_0/sim/myproject_kernel_bd_proc_sys_reset_0_0.vhd" \

vhdl lib_pkg_v1_0_2  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl lib_fifo_v1_0_14  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_2  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl axi_datamover_v5_1_23  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_datamover_0_0/sim/myproject_kernel_bd_axi_datamover_0_0.vhd" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_datamover_0_1/sim/myproject_kernel_bd_axi_datamover_0_1.vhd" \

vhdl xbip_utils_v3_0_10  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_6  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_6  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_14  \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_c_addsub_0_0/sim/myproject_kernel_bd_c_addsub_0_0.vhd" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_c_addsub_0_1/sim/myproject_kernel_bd_c_addsub_0_1.vhd" \

nosort
