Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll --family="Arria 10" --part=10AT115S2F45E2SG
Info: pll.iopll_0: Able to implement PLL with user settings
Info: pll: "Transforming system: pll"
Info: pll: Running transform generation_view_transform
Info: pll: Running transform generation_view_transform took 0.001s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: pll: Running transform interconnect_transform_chooser
Info: pll: Running transform interconnect_transform_chooser took 0.108s
Info: pll: "Naming system components in system: pll"
Info: pll: "Processing generation queue"
Info: pll: "Generating: pll"
Info: pll: "Generating: pll_altera_iopll_171_ejgq7kq"
Info: pll: Done "pll" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/pll.spd --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/pll.spd --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --synthesis=VERILOG --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll --family="Arria 10" --part=10AT115S2F45E2SG
Info: pll.iopll_0: Able to implement PLL with user settings
Info: pll: "Transforming system: pll"
Info: pll: Running transform generation_view_transform
Info: pll: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: pll: Running transform interconnect_transform_chooser
Info: pll: Running transform interconnect_transform_chooser took 0.009s
Info: pll: "Naming system components in system: pll"
Info: pll: "Processing generation queue"
Info: pll: "Generating: pll"
Info: pll: "Generating: pll_altera_iopll_171_ejgq7kq"
Info: pll: Done "pll" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/pll_mpll/pll --family="Arria 10" --part=10AT115S2F45E2SG
Info: Finished: IP-XACT
