Timing Analyzer report for cnt16
Sat Nov 30 09:58:38 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk100khz'
  6. Clock Setup: 'en'
  7. Clock Setup: 'clk10hz'
  8. Clock Setup: 'clk1hz'
  9. Clock Hold: 'clk100khz'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.609 ns                                       ; din      ; c        ; --         ; clk10hz   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.998 ns                                      ; dat[2]   ; dout[5]  ; clk100khz  ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.929 ns                                       ; op       ; data2[3] ; --         ; clk10hz   ; 0            ;
; Clock Setup: 'clk1hz'        ; N/A                                      ; None          ; 133.87 MHz ( period = 7.470 ns )               ; data2[0] ; data1[1] ; clk1hz     ; clk1hz    ; 0            ;
; Clock Setup: 'clk10hz'       ; N/A                                      ; None          ; 133.87 MHz ( period = 7.470 ns )               ; data2[0] ; data1[1] ; clk10hz    ; clk10hz   ; 0            ;
; Clock Setup: 'en'            ; N/A                                      ; None          ; 133.87 MHz ( period = 7.470 ns )               ; data2[0] ; data1[1] ; en         ; en        ; 0            ;
; Clock Setup: 'clk100khz'     ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1]   ; cnt[2]   ; clk100khz  ; clk100khz ; 0            ;
; Clock Hold: 'clk100khz'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; cnt[0]   ; dat[2]   ; clk100khz  ; clk100khz ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;          ;          ;            ;           ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk100khz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; en              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk10hz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk1hz          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk100khz'                                                                                                                                                              ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[0] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'en'                                                                                                                                                          ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 138.58 MHz ( period = 7.216 ns ) ; data2[0] ; f2       ; en         ; en       ; None                        ; None                      ; 3.623 ns                ;
; N/A   ; 139.59 MHz ( period = 7.164 ns ) ; data2[3] ; f2       ; en         ; en       ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 142.71 MHz ( period = 7.007 ns ) ; data2[2] ; f2       ; en         ; en       ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 146.33 MHz ( period = 6.834 ns ) ; data2[1] ; f2       ; en         ; en       ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns ) ; data1[1] ; f2       ; en         ; en       ; None                        ; None                      ; 3.374 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 303.95 MHz ( period = 3.290 ns ) ; data1[2] ; f2       ; en         ; en       ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[3] ; en         ; en       ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[0] ; en         ; en       ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[2] ; en         ; en       ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[1] ; en         ; en       ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 336.25 MHz ( period = 2.974 ns ) ; data1[0] ; f2       ; en         ; en       ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns ) ; data1[3] ; f2       ; en         ; en       ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns ) ; f2       ; f2       ; en         ; en       ; None                        ; None                      ; 2.580 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk10hz'                                                                                                                                                     ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 138.58 MHz ( period = 7.216 ns ) ; data2[0] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.623 ns                ;
; N/A   ; 139.59 MHz ( period = 7.164 ns ) ; data2[3] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 142.71 MHz ( period = 7.007 ns ) ; data2[2] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 146.33 MHz ( period = 6.834 ns ) ; data2[1] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns ) ; data1[1] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.374 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 303.95 MHz ( period = 3.290 ns ) ; data1[2] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 336.25 MHz ( period = 2.974 ns ) ; data1[0] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns ) ; data1[3] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns ) ; f2       ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.580 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1hz'                                                                                                                                                      ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 133.87 MHz ( period = 7.470 ns ) ; data2[0] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 134.81 MHz ( period = 7.418 ns ) ; data2[3] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 137.72 MHz ( period = 7.261 ns ) ; data2[2] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 138.58 MHz ( period = 7.216 ns ) ; data2[0] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.623 ns                ;
; N/A   ; 139.59 MHz ( period = 7.164 ns ) ; data2[3] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns ) ; data2[1] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 142.71 MHz ( period = 7.007 ns ) ; data2[2] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 146.33 MHz ( period = 6.834 ns ) ; data2[1] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; data2[0] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 253.04 MHz ( period = 3.952 ns ) ; data2[3] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; data1[1] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns ) ; data2[2] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns ) ; data1[1] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.374 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; data2[1] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns ) ; data1[2] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; data1[0] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.039 ns                ;
; N/A   ; 303.95 MHz ( period = 3.290 ns ) ; data1[2] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; data1[3] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 336.25 MHz ( period = 2.974 ns ) ; data1[0] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns ) ; data1[3] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns ) ; f2       ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.580 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk100khz'                                                                                                                                                  ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[2] ; clk100khz  ; clk100khz ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[1] ; clk100khz  ; clk100khz ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[0] ; clk100khz  ; clk100khz ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[3] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.112 ns                 ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 4.609 ns   ; din  ; c        ; clk10hz  ;
; N/A   ; None         ; 4.097 ns   ; rst  ; data1[1] ; clk1hz   ;
; N/A   ; None         ; 4.097 ns   ; rst  ; data1[2] ; clk1hz   ;
; N/A   ; None         ; 4.097 ns   ; rst  ; data1[0] ; clk1hz   ;
; N/A   ; None         ; 4.097 ns   ; rst  ; data1[3] ; clk1hz   ;
; N/A   ; None         ; 3.766 ns   ; op   ; data1[1] ; clk1hz   ;
; N/A   ; None         ; 3.766 ns   ; op   ; data1[2] ; clk1hz   ;
; N/A   ; None         ; 3.766 ns   ; op   ; data1[0] ; clk1hz   ;
; N/A   ; None         ; 3.766 ns   ; op   ; data1[3] ; clk1hz   ;
; N/A   ; None         ; 3.763 ns   ; op   ; f2       ; clk1hz   ;
; N/A   ; None         ; 3.680 ns   ; rst  ; data1[1] ; en       ;
; N/A   ; None         ; 3.680 ns   ; rst  ; data1[2] ; en       ;
; N/A   ; None         ; 3.680 ns   ; rst  ; data1[0] ; en       ;
; N/A   ; None         ; 3.680 ns   ; rst  ; data1[3] ; en       ;
; N/A   ; None         ; 3.349 ns   ; op   ; data1[1] ; en       ;
; N/A   ; None         ; 3.349 ns   ; op   ; data1[2] ; en       ;
; N/A   ; None         ; 3.349 ns   ; op   ; data1[0] ; en       ;
; N/A   ; None         ; 3.349 ns   ; op   ; data1[3] ; en       ;
; N/A   ; None         ; 3.346 ns   ; op   ; f2       ; en       ;
; N/A   ; None         ; 2.798 ns   ; rst  ; f2       ; clk1hz   ;
; N/A   ; None         ; 2.548 ns   ; rst  ; data1[1] ; clk10hz  ;
; N/A   ; None         ; 2.548 ns   ; rst  ; data1[2] ; clk10hz  ;
; N/A   ; None         ; 2.548 ns   ; rst  ; data1[0] ; clk10hz  ;
; N/A   ; None         ; 2.548 ns   ; rst  ; data1[3] ; clk10hz  ;
; N/A   ; None         ; 2.381 ns   ; rst  ; f2       ; en       ;
; N/A   ; None         ; 2.217 ns   ; op   ; data1[1] ; clk10hz  ;
; N/A   ; None         ; 2.217 ns   ; op   ; data1[2] ; clk10hz  ;
; N/A   ; None         ; 2.217 ns   ; op   ; data1[0] ; clk10hz  ;
; N/A   ; None         ; 2.217 ns   ; op   ; data1[3] ; clk10hz  ;
; N/A   ; None         ; 2.214 ns   ; op   ; f2       ; clk10hz  ;
; N/A   ; None         ; 1.249 ns   ; rst  ; f2       ; clk10hz  ;
; N/A   ; None         ; 0.718 ns   ; rst  ; data2[1] ; clk1hz   ;
; N/A   ; None         ; 0.718 ns   ; rst  ; data2[2] ; clk1hz   ;
; N/A   ; None         ; 0.718 ns   ; rst  ; data2[0] ; clk1hz   ;
; N/A   ; None         ; 0.718 ns   ; rst  ; data2[3] ; clk1hz   ;
; N/A   ; None         ; 0.623 ns   ; op   ; data2[1] ; clk1hz   ;
; N/A   ; None         ; 0.623 ns   ; op   ; data2[2] ; clk1hz   ;
; N/A   ; None         ; 0.623 ns   ; op   ; data2[0] ; clk1hz   ;
; N/A   ; None         ; 0.623 ns   ; op   ; data2[3] ; clk1hz   ;
; N/A   ; None         ; 0.301 ns   ; rst  ; data2[1] ; en       ;
; N/A   ; None         ; 0.301 ns   ; rst  ; data2[2] ; en       ;
; N/A   ; None         ; 0.301 ns   ; rst  ; data2[0] ; en       ;
; N/A   ; None         ; 0.301 ns   ; rst  ; data2[3] ; en       ;
; N/A   ; None         ; 0.206 ns   ; op   ; data2[1] ; en       ;
; N/A   ; None         ; 0.206 ns   ; op   ; data2[2] ; en       ;
; N/A   ; None         ; 0.206 ns   ; op   ; data2[0] ; en       ;
; N/A   ; None         ; 0.206 ns   ; op   ; data2[3] ; en       ;
; N/A   ; None         ; -0.831 ns  ; rst  ; data2[1] ; clk10hz  ;
; N/A   ; None         ; -0.831 ns  ; rst  ; data2[2] ; clk10hz  ;
; N/A   ; None         ; -0.831 ns  ; rst  ; data2[0] ; clk10hz  ;
; N/A   ; None         ; -0.831 ns  ; rst  ; data2[3] ; clk10hz  ;
; N/A   ; None         ; -0.926 ns  ; op   ; data2[1] ; clk10hz  ;
; N/A   ; None         ; -0.926 ns  ; op   ; data2[2] ; clk10hz  ;
; N/A   ; None         ; -0.926 ns  ; op   ; data2[0] ; clk10hz  ;
; N/A   ; None         ; -0.926 ns  ; op   ; data2[3] ; clk10hz  ;
+-------+--------------+------------+------+----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+--------+---------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To      ; From Clock ;
+-------+--------------+------------+--------+---------+------------+
; N/A   ; None         ; 12.998 ns  ; dat[2] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.996 ns  ; dat[2] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.992 ns  ; dat[2] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.974 ns  ; dat[1] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.972 ns  ; dat[1] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.972 ns  ; dat[1] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.753 ns  ; dat[0] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.747 ns  ; dat[0] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.743 ns  ; dat[0] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.661 ns  ; dat[2] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.659 ns  ; dat[2] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.659 ns  ; dat[2] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.636 ns  ; dat[1] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.631 ns  ; dat[1] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.625 ns  ; dat[1] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 12.615 ns  ; dat[2] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 12.604 ns  ; dat[1] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.581 ns  ; dat[3] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.579 ns  ; dat[3] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.576 ns  ; dat[3] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.419 ns  ; dat[0] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.416 ns  ; dat[0] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.408 ns  ; dat[0] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 12.407 ns  ; dat[0] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.248 ns  ; dat[3] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.247 ns  ; dat[3] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.237 ns  ; dat[3] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.237 ns  ; dat[3] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 9.735 ns   ; cnt[1] ; scan[2] ; clk100khz  ;
; N/A   ; None         ; 9.698 ns   ; cnt[1] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 9.265 ns   ; cnt[2] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 9.260 ns   ; cnt[2] ; scan[2] ; clk100khz  ;
; N/A   ; None         ; 9.113 ns   ; cnt[0] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 9.097 ns   ; cnt[0] ; scan[2] ; clk100khz  ;
+-------+--------------+------------+--------+---------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 2.929 ns  ; op   ; data2[3] ; clk10hz  ;
; N/A           ; None        ; 2.513 ns  ; op   ; data2[1] ; clk10hz  ;
; N/A           ; None        ; 2.504 ns  ; op   ; data2[2] ; clk10hz  ;
; N/A           ; None        ; 1.797 ns  ; op   ; data2[3] ; en       ;
; N/A           ; None        ; 1.381 ns  ; op   ; data2[1] ; en       ;
; N/A           ; None        ; 1.380 ns  ; op   ; data2[3] ; clk1hz   ;
; N/A           ; None        ; 1.372 ns  ; op   ; data2[2] ; en       ;
; N/A           ; None        ; 1.310 ns  ; op   ; data2[0] ; clk10hz  ;
; N/A           ; None        ; 1.171 ns  ; rst  ; data2[1] ; clk10hz  ;
; N/A           ; None        ; 1.171 ns  ; rst  ; data2[2] ; clk10hz  ;
; N/A           ; None        ; 1.171 ns  ; rst  ; data2[0] ; clk10hz  ;
; N/A           ; None        ; 1.171 ns  ; rst  ; data2[3] ; clk10hz  ;
; N/A           ; None        ; 0.964 ns  ; op   ; data2[1] ; clk1hz   ;
; N/A           ; None        ; 0.955 ns  ; op   ; data2[2] ; clk1hz   ;
; N/A           ; None        ; 0.178 ns  ; op   ; data2[0] ; en       ;
; N/A           ; None        ; 0.039 ns  ; rst  ; data2[1] ; en       ;
; N/A           ; None        ; 0.039 ns  ; rst  ; data2[2] ; en       ;
; N/A           ; None        ; 0.039 ns  ; rst  ; data2[0] ; en       ;
; N/A           ; None        ; 0.039 ns  ; rst  ; data2[3] ; en       ;
; N/A           ; None        ; -0.239 ns ; op   ; data2[0] ; clk1hz   ;
; N/A           ; None        ; -0.378 ns ; rst  ; data2[1] ; clk1hz   ;
; N/A           ; None        ; -0.378 ns ; rst  ; data2[2] ; clk1hz   ;
; N/A           ; None        ; -0.378 ns ; rst  ; data2[0] ; clk1hz   ;
; N/A           ; None        ; -0.378 ns ; rst  ; data2[3] ; clk1hz   ;
; N/A           ; None        ; -0.882 ns ; op   ; data1[1] ; clk10hz  ;
; N/A           ; None        ; -0.892 ns ; op   ; data1[2] ; clk10hz  ;
; N/A           ; None        ; -0.893 ns ; op   ; data1[3] ; clk10hz  ;
; N/A           ; None        ; -0.900 ns ; op   ; f2       ; clk10hz  ;
; N/A           ; None        ; -0.983 ns ; rst  ; f2       ; clk10hz  ;
; N/A           ; None        ; -1.515 ns ; op   ; data1[0] ; clk10hz  ;
; N/A           ; None        ; -1.728 ns ; rst  ; data1[1] ; clk10hz  ;
; N/A           ; None        ; -1.728 ns ; rst  ; data1[2] ; clk10hz  ;
; N/A           ; None        ; -1.728 ns ; rst  ; data1[0] ; clk10hz  ;
; N/A           ; None        ; -1.728 ns ; rst  ; data1[3] ; clk10hz  ;
; N/A           ; None        ; -2.014 ns ; op   ; data1[1] ; en       ;
; N/A           ; None        ; -2.024 ns ; op   ; data1[2] ; en       ;
; N/A           ; None        ; -2.025 ns ; op   ; data1[3] ; en       ;
; N/A           ; None        ; -2.032 ns ; op   ; f2       ; en       ;
; N/A           ; None        ; -2.115 ns ; rst  ; f2       ; en       ;
; N/A           ; None        ; -2.431 ns ; op   ; data1[1] ; clk1hz   ;
; N/A           ; None        ; -2.441 ns ; op   ; data1[2] ; clk1hz   ;
; N/A           ; None        ; -2.442 ns ; op   ; data1[3] ; clk1hz   ;
; N/A           ; None        ; -2.449 ns ; op   ; f2       ; clk1hz   ;
; N/A           ; None        ; -2.532 ns ; rst  ; f2       ; clk1hz   ;
; N/A           ; None        ; -2.647 ns ; op   ; data1[0] ; en       ;
; N/A           ; None        ; -2.860 ns ; rst  ; data1[1] ; en       ;
; N/A           ; None        ; -2.860 ns ; rst  ; data1[2] ; en       ;
; N/A           ; None        ; -2.860 ns ; rst  ; data1[0] ; en       ;
; N/A           ; None        ; -2.860 ns ; rst  ; data1[3] ; en       ;
; N/A           ; None        ; -3.064 ns ; op   ; data1[0] ; clk1hz   ;
; N/A           ; None        ; -3.277 ns ; rst  ; data1[1] ; clk1hz   ;
; N/A           ; None        ; -3.277 ns ; rst  ; data1[2] ; clk1hz   ;
; N/A           ; None        ; -3.277 ns ; rst  ; data1[0] ; clk1hz   ;
; N/A           ; None        ; -3.277 ns ; rst  ; data1[3] ; clk1hz   ;
; N/A           ; None        ; -4.343 ns ; din  ; c        ; clk10hz  ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Sat Nov 30 09:58:38 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnt16 -c cnt16 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dat[1]" is a latch
    Warning: Node "dat[2]" is a latch
    Warning: Node "dat[0]" is a latch
    Warning: Node "dat[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk100khz" is an undefined clock
    Info: Assuming node "en" is an undefined clock
    Info: Assuming node "clk10hz" is an undefined clock
    Info: Assuming node "clk1hz" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "c" as buffer
    Info: Detected gated clock "f1~10" as buffer
    Info: Detected ripple clock "f2" as buffer
    Info: Detected gated clock "Decoder~124" as buffer
    Info: Detected ripple clock "cnt[1]" as buffer
    Info: Detected ripple clock "cnt[2]" as buffer
Info: Clock "clk100khz" Internal fmax is restricted to 360.1 MHz between source register "cnt[1]" and destination register "cnt[2]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N19; Fanout = 5; REG Node = 'cnt[1]'
            Info: 2: + IC(0.776 ns) + CELL(0.624 ns) = 1.400 ns; Loc. = LCCOMB_X1_Y3_N24; Fanout = 1; COMB Node = 'cnt[2]~55'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.508 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt[2]'
            Info: Total cell delay = 0.732 ns ( 48.54 % )
            Info: Total interconnect delay = 0.776 ns ( 51.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk100khz" to destination register is 2.950 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
                Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt[2]'
                Info: Total cell delay = 1.601 ns ( 54.27 % )
                Info: Total interconnect delay = 1.349 ns ( 45.73 % )
            Info: - Longest clock path from clock "clk100khz" to source register is 2.950 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
                Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X1_Y3_N19; Fanout = 5; REG Node = 'cnt[1]'
                Info: Total cell delay = 1.601 ns ( 54.27 % )
                Info: Total interconnect delay = 1.349 ns ( 45.73 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "en" has Internal fmax of 133.87 MHz between source register "data2[0]" and destination register "data1[3]" (period= 7.47 ns)
    Info: + Longest register to register delay is 3.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2[0]'
        Info: 2: + IC(1.133 ns) + CELL(0.534 ns) = 1.667 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 3; COMB Node = 'rtl~76'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.665 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 4; COMB Node = 'data1[3]~428'
        Info: 4: + IC(0.552 ns) + CELL(0.660 ns) = 3.877 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1[3]'
        Info: Total cell delay = 1.818 ns ( 46.89 % )
        Info: Total interconnect delay = 2.059 ns ( 53.11 % )
    Info: - Smallest clock skew is -3.329 ns
        Info: + Shortest clock path from clock "en" to destination register is 5.051 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
            Info: 2: + IC(0.966 ns) + CELL(0.624 ns) = 2.525 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.555 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 5.051 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1[3]'
            Info: Total cell delay = 2.225 ns ( 44.05 % )
            Info: Total interconnect delay = 2.826 ns ( 55.95 % )
        Info: - Longest clock path from clock "en" to source register is 8.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
            Info: 2: + IC(0.966 ns) + CELL(0.624 ns) = 2.525 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.555 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.830 ns) + CELL(0.970 ns) = 5.355 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'
            Info: 5: + IC(1.529 ns) + CELL(0.000 ns) = 6.884 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'
            Info: 6: + IC(0.830 ns) + CELL(0.666 ns) = 8.380 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2[0]'
            Info: Total cell delay = 3.195 ns ( 38.13 % )
            Info: Total interconnect delay = 5.185 ns ( 61.87 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk10hz" has Internal fmax of 133.87 MHz between source register "data2[0]" and destination register "data1[3]" (period= 7.47 ns)
    Info: + Longest register to register delay is 3.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2[0]'
        Info: 2: + IC(1.133 ns) + CELL(0.534 ns) = 1.667 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 3; COMB Node = 'rtl~76'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.665 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 4; COMB Node = 'data1[3]~428'
        Info: 4: + IC(0.552 ns) + CELL(0.660 ns) = 3.877 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1[3]'
        Info: Total cell delay = 1.818 ns ( 46.89 % )
        Info: Total interconnect delay = 2.059 ns ( 53.11 % )
    Info: - Smallest clock skew is -3.329 ns
        Info: + Shortest clock path from clock "clk10hz" to destination register is 6.183 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
            Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
            Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 6.183 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1[3]'
            Info: Total cell delay = 2.974 ns ( 48.10 % )
            Info: Total interconnect delay = 3.209 ns ( 51.90 % )
        Info: - Longest clock path from clock "clk10hz" to source register is 9.512 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
            Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
            Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 5: + IC(0.830 ns) + CELL(0.970 ns) = 6.487 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'
            Info: 6: + IC(1.529 ns) + CELL(0.000 ns) = 8.016 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'
            Info: 7: + IC(0.830 ns) + CELL(0.666 ns) = 9.512 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2[0]'
            Info: Total cell delay = 3.944 ns ( 41.46 % )
            Info: Total interconnect delay = 5.568 ns ( 58.54 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk1hz" has Internal fmax of 133.87 MHz between source register "data2[0]" and destination register "data1[3]" (period= 7.47 ns)
    Info: + Longest register to register delay is 3.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2[0]'
        Info: 2: + IC(1.133 ns) + CELL(0.534 ns) = 1.667 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 3; COMB Node = 'rtl~76'
        Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.665 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 4; COMB Node = 'data1[3]~428'
        Info: 4: + IC(0.552 ns) + CELL(0.660 ns) = 3.877 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1[3]'
        Info: Total cell delay = 1.818 ns ( 46.89 % )
        Info: Total interconnect delay = 2.059 ns ( 53.11 % )
    Info: - Smallest clock skew is -3.329 ns
        Info: + Shortest clock path from clock "clk1hz" to destination register is 4.634 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'
            Info: 2: + IC(0.967 ns) + CELL(0.206 ns) = 2.108 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.138 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 4.634 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1[3]'
            Info: Total cell delay = 1.807 ns ( 38.99 % )
            Info: Total interconnect delay = 2.827 ns ( 61.01 % )
        Info: - Longest clock path from clock "clk1hz" to source register is 7.963 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'
            Info: 2: + IC(0.967 ns) + CELL(0.206 ns) = 2.108 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.138 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.830 ns) + CELL(0.970 ns) = 4.938 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'
            Info: 5: + IC(1.529 ns) + CELL(0.000 ns) = 6.467 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'
            Info: 6: + IC(0.830 ns) + CELL(0.666 ns) = 7.963 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2[0]'
            Info: Total cell delay = 2.777 ns ( 34.87 % )
            Info: Total interconnect delay = 5.186 ns ( 65.13 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk100khz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cnt[0]" and destination pin or register "dat[2]" for clock "clk100khz" (Hold time is 1.889 ns)
    Info: + Largest clock skew is 3.879 ns
        Info: + Longest clock path from clock "clk100khz" to destination register is 6.829 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
            Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt[2]'
            Info: 3: + IC(0.474 ns) + CELL(0.370 ns) = 4.098 ns; Loc. = LCCOMB_X1_Y3_N4; Fanout = 1; COMB Node = 'Decoder~124'
            Info: 4: + IC(1.173 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Decoder~124clkctrl'
            Info: 5: + IC(1.352 ns) + CELL(0.206 ns) = 6.829 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat[2]'
            Info: Total cell delay = 2.481 ns ( 36.33 % )
            Info: Total interconnect delay = 4.348 ns ( 63.67 % )
        Info: - Shortest clock path from clock "clk100khz" to source register is 2.950 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
            Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 9; REG Node = 'cnt[0]'
            Info: Total cell delay = 1.601 ns ( 54.27 % )
            Info: Total interconnect delay = 1.349 ns ( 45.73 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 9; REG Node = 'cnt[0]'
        Info: 2: + IC(0.490 ns) + CELL(0.206 ns) = 0.696 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'Select~202'
        Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 1.686 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat[2]'
        Info: Total cell delay = 0.830 ns ( 49.23 % )
        Info: Total interconnect delay = 0.856 ns ( 50.77 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: tsu for register "c" (data pin = "din", clock pin = "clk10hz") is 4.609 ns
    Info: + Longest pin to register delay is 7.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'din'
        Info: 2: + IC(5.648 ns) + CELL(0.202 ns) = 6.785 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 1; COMB Node = 'c~2'
        Info: 3: + IC(0.364 ns) + CELL(0.460 ns) = 7.609 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
        Info: Total cell delay = 1.597 ns ( 20.99 % )
        Info: Total interconnect delay = 6.012 ns ( 79.01 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk10hz" to destination register is 2.960 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
        Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.960 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
        Info: Total cell delay = 1.611 ns ( 54.43 % )
        Info: Total interconnect delay = 1.349 ns ( 45.57 % )
Info: tco from clock "clk100khz" to destination pin "dout[5]" through register "dat[2]" is 12.998 ns
    Info: + Longest clock path from clock "clk100khz" to source register is 6.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
        Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt[2]'
        Info: 3: + IC(0.474 ns) + CELL(0.370 ns) = 4.098 ns; Loc. = LCCOMB_X1_Y3_N4; Fanout = 1; COMB Node = 'Decoder~124'
        Info: 4: + IC(1.173 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Decoder~124clkctrl'
        Info: 5: + IC(1.352 ns) + CELL(0.206 ns) = 6.829 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat[2]'
        Info: Total cell delay = 2.481 ns ( 36.33 % )
        Info: Total interconnect delay = 4.348 ns ( 63.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat[2]'
        Info: 2: + IC(1.136 ns) + CELL(0.624 ns) = 1.760 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 1; COMB Node = 'reduce_or~132'
        Info: 3: + IC(1.183 ns) + CELL(3.226 ns) = 6.169 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'dout[5]'
        Info: Total cell delay = 3.850 ns ( 62.41 % )
        Info: Total interconnect delay = 2.319 ns ( 37.59 % )
Info: th for register "data2[3]" (data pin = "op", clock pin = "clk10hz") is 2.929 ns
    Info: + Longest clock path from clock "clk10hz" to destination register is 9.512 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
        Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
        Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
        Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
        Info: 5: + IC(0.830 ns) + CELL(0.970 ns) = 6.487 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'
        Info: 6: + IC(1.529 ns) + CELL(0.000 ns) = 8.016 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'
        Info: 7: + IC(0.830 ns) + CELL(0.666 ns) = 9.512 ns; Loc. = LCFF_X3_Y3_N27; Fanout = 4; REG Node = 'data2[3]'
        Info: Total cell delay = 3.944 ns ( 41.46 % )
        Info: Total interconnect delay = 5.568 ns ( 58.54 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.889 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_30; Fanout = 17; PIN Node = 'op'
        Info: 2: + IC(5.640 ns) + CELL(0.206 ns) = 6.781 ns; Loc. = LCCOMB_X3_Y3_N26; Fanout = 1; COMB Node = 'data2[3]~224'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.889 ns; Loc. = LCFF_X3_Y3_N27; Fanout = 4; REG Node = 'data2[3]'
        Info: Total cell delay = 1.249 ns ( 18.13 % )
        Info: Total interconnect delay = 5.640 ns ( 81.87 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Processing ended: Sat Nov 30 09:58:38 2019
    Info: Elapsed time: 00:00:00


