// Seed: 3798890647
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_0 = -1;
  always @(posedge -1'd0 or 'h0) begin : LABEL_0
    $signed(72);
    ;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_2 = 32'd59,
    parameter id_7 = 32'd28,
    parameter id_9 = 32'd6
) (
    input tri1 _id_0,
    output wand id_1,
    input wor _id_2,
    input wor id_3,
    output tri1 id_4,
    output tri id_5,
    input wire id_6,
    input wor _id_7,
    input wor id_8,
    input supply1 _id_9,
    input wor id_10
);
  logic [1  ^ "" : id_0] id_12, id_13;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_1,
      id_8,
      id_3,
      id_8
  );
  assign modCall_1.type_8 = 0;
  wire id_14;
  wire [-1 : 1] id_15;
  assign id_1  = id_12;
  assign id_15 = id_8;
  wire [id_7 : id_9] id_16;
  wire [id_0  -  1 : 1] id_17;
  id_18 :
  assert property (@(posedge -1) 1 && id_9)
  else $unsigned(57);
  ;
  wire [id_9 : id_2] id_19;
  logic id_20;
endmodule
