<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>shxxvictor</spirit:vendor>
  <spirit:library>vic_ip</spirit:library>
  <spirit:name>rgb2YCbCr</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_IN.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_IN.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_IN.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rgb2YCbCr</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ad70746e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rgb2YCbCr</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>719c05d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>sim_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2e899060</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>97c72b7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(((spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.pix_per_clock&apos;))) * 3) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(((spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.pix_per_clock&apos;))) * 3) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>pix_per_clock</spirit:name>
        <spirit:displayName>Pix Per Clock</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.pix_per_clock">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>data_width</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_width">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_291d2966</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>10</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e6469819</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>01_rtl/sys.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>01_rtl/rgb2YCbCr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_719c05d4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>01_rtl/rgb2YCbCr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>03_sim/axis_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>03_sim/sim_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>00_prj/sim_top_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/rgb2YCbCr_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_97c72b7d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>rgb2YCbCr_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>pix_per_clock</spirit:name>
      <spirit:displayName>Pix Per Clock</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.pix_per_clock" spirit:choiceRef="choice_list_e6469819">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>data_width</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_width" spirit:choiceRef="choice_list_291d2966">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rgb2YCbCr_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>rgb2YCbCr_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-08-09T03:34:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c5e6bb5_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@516d3286_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2576d8db_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bae47f4_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49e4e95c_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@311cfe28_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b371c50_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a1aa3cc_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33ed6ce3_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a02d375_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12a6c381_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@684ca247_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a189503_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51fc661c_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a2c21e_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b1956ea_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46b9002f_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72529af6_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13193450_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3a7d14_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58c9e541_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9c6133_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6af95f8b_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7af6f0b2_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63651e8b_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d324ba0_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52d1a033_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46a82d50_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e27b9a5_ARCHIVE_LOCATION">/media/disk_x/vic_projects/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ca41ba_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470dd27e_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@566b192f_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2961abc5_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c89829d_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@306afc05_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4721f037_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b6ca58_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46a6db36_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@595ef813_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37830753_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f5953b0_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@718f6aa5_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@633e2332_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b0f3915_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b3b4770_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6235b68d_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7230fddb_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6492796_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@796d053c_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@378e03d8_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ffd841a_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c58f27_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75435783_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f9541c1_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21dc8d9_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@207cd53e_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a5236cf_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e1cf1c_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@682bf764_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bf0b0b9_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8def1e_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@407ec38f_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21462802_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575a1333_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@451942dc_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74e30ad3_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a7101b6_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@383d9851_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15d365f9_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@383cbee9_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673521c8_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7b1eb1_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a91217_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@226e54b0_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4926d660_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13859e76_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a33b30_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb875c2_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a67ede4_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be4a128_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694b5463_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62bb0531_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d88fa1_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f419c_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@747e9df3_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69da80c9_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2278e30e_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bcafe7d_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40baa888_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a77fe69_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1d915b_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8a0a01_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60bdffa6_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72c85cec_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52479933_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cd90503_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b09702_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56a7dd46_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a77800b_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131851da_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da163ab_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46ddcebb_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12697d51_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43703b2e_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53f99598_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f4b627_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ea17aa9_ARCHIVE_LOCATION">i:/vic_ip/rgb2YCbCr</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7273df0e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3fb646e7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="58564dc4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="780bdaf5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="43a6b07a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
