<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86InstComments.cpp source code [llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>MCTargetDesc</a>/<a href='X86InstComments.cpp.html'>X86InstComments.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86InstComments.cpp - Generate verbose-asm comments for instrs ----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This defines functionality used to emit comments about X86 instructions to</i></td></tr>
<tr><th id="10">10</th><td><i>// an output stream for -fverbose-asm.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="X86InstComments.h.html">"X86InstComments.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86ATTInstPrinter.h.html">"X86ATTInstPrinter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86BaseInfo.h.html">"X86BaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86MCTargetDesc.h.html">"X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../Utils/X86ShuffleDecode.h.html">"Utils/X86ShuffleDecode.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/CASE_SSE_INS_COMMON" data-ref="_M/CASE_SSE_INS_COMMON">CASE_SSE_INS_COMMON</dfn>(Inst, src)            \</u></td></tr>
<tr><th id="26">26</th><td><u>  case X86::Inst##src:</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/CASE_AVX_INS_COMMON" data-ref="_M/CASE_AVX_INS_COMMON">CASE_AVX_INS_COMMON</dfn>(Inst, Suffix, src)    \</u></td></tr>
<tr><th id="29">29</th><td><u>  case X86::V##Inst##Suffix##src:</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_INS_COMMON" data-ref="_M/CASE_MASK_INS_COMMON">CASE_MASK_INS_COMMON</dfn>(Inst, Suffix, src)   \</u></td></tr>
<tr><th id="32">32</th><td><u>  case X86::V##Inst##Suffix##src##k:</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_INS_COMMON" data-ref="_M/CASE_MASKZ_INS_COMMON">CASE_MASKZ_INS_COMMON</dfn>(Inst, Suffix, src)  \</u></td></tr>
<tr><th id="35">35</th><td><u>  case X86::V##Inst##Suffix##src##kz:</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CASE_AVX512_INS_COMMON" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</dfn>(Inst, Suffix, src) \</u></td></tr>
<tr><th id="38">38</th><td><u>  CASE_AVX_INS_COMMON(Inst, Suffix, src)          \</u></td></tr>
<tr><th id="39">39</th><td><u>  CASE_MASK_INS_COMMON(Inst, Suffix, src)         \</u></td></tr>
<tr><th id="40">40</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Suffix, src)</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CASE_MOVDUP" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</dfn>(Inst, src)                    \</u></td></tr>
<tr><th id="43">43</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, r##src)         \</u></td></tr>
<tr><th id="44">44</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, r##src)      \</u></td></tr>
<tr><th id="45">45</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z128, r##src)      \</u></td></tr>
<tr><th id="46">46</th><td><u>  CASE_AVX_INS_COMMON(Inst, , r##src)             \</u></td></tr>
<tr><th id="47">47</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, r##src)            \</u></td></tr>
<tr><th id="48">48</th><td><u>  CASE_SSE_INS_COMMON(Inst, r##src)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_MOVDUP" data-ref="_M/CASE_MASK_MOVDUP">CASE_MASK_MOVDUP</dfn>(Inst, src)               \</u></td></tr>
<tr><th id="51">51</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z, r##src)           \</u></td></tr>
<tr><th id="52">52</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z256, r##src)        \</u></td></tr>
<tr><th id="53">53</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z128, r##src)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_MOVDUP" data-ref="_M/CASE_MASKZ_MOVDUP">CASE_MASKZ_MOVDUP</dfn>(Inst, src)              \</u></td></tr>
<tr><th id="56">56</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z, r##src)          \</u></td></tr>
<tr><th id="57">57</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z256, r##src)       \</u></td></tr>
<tr><th id="58">58</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z128, r##src)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CASE_PMOVZX" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</dfn>(Inst, src)                    \</u></td></tr>
<tr><th id="61">61</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, r##src)         \</u></td></tr>
<tr><th id="62">62</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, r##src)      \</u></td></tr>
<tr><th id="63">63</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z128, r##src)      \</u></td></tr>
<tr><th id="64">64</th><td><u>  CASE_AVX_INS_COMMON(Inst, , r##src)             \</u></td></tr>
<tr><th id="65">65</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, r##src)            \</u></td></tr>
<tr><th id="66">66</th><td><u>  CASE_SSE_INS_COMMON(Inst, r##src)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_PMOVZX" data-ref="_M/CASE_MASK_PMOVZX">CASE_MASK_PMOVZX</dfn>(Inst, src)               \</u></td></tr>
<tr><th id="69">69</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z, r##src)           \</u></td></tr>
<tr><th id="70">70</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z256, r##src)        \</u></td></tr>
<tr><th id="71">71</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z128, r##src)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_PMOVZX" data-ref="_M/CASE_MASKZ_PMOVZX">CASE_MASKZ_PMOVZX</dfn>(Inst, src)              \</u></td></tr>
<tr><th id="74">74</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z, r##src)          \</u></td></tr>
<tr><th id="75">75</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z256, r##src)       \</u></td></tr>
<tr><th id="76">76</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z128, r##src)</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CASE_UNPCK" data-ref="_M/CASE_UNPCK">CASE_UNPCK</dfn>(Inst, src)                     \</u></td></tr>
<tr><th id="79">79</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, r##src)         \</u></td></tr>
<tr><th id="80">80</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, r##src)      \</u></td></tr>
<tr><th id="81">81</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z128, r##src)      \</u></td></tr>
<tr><th id="82">82</th><td><u>  CASE_AVX_INS_COMMON(Inst, , r##src)             \</u></td></tr>
<tr><th id="83">83</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, r##src)            \</u></td></tr>
<tr><th id="84">84</th><td><u>  CASE_SSE_INS_COMMON(Inst, r##src)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_UNPCK" data-ref="_M/CASE_MASK_UNPCK">CASE_MASK_UNPCK</dfn>(Inst, src)                \</u></td></tr>
<tr><th id="87">87</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z, r##src)           \</u></td></tr>
<tr><th id="88">88</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z256, r##src)        \</u></td></tr>
<tr><th id="89">89</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z128, r##src)</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_UNPCK" data-ref="_M/CASE_MASKZ_UNPCK">CASE_MASKZ_UNPCK</dfn>(Inst, src)               \</u></td></tr>
<tr><th id="92">92</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z, r##src)          \</u></td></tr>
<tr><th id="93">93</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z256, r##src)       \</u></td></tr>
<tr><th id="94">94</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z128, r##src)</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CASE_SHUF" data-ref="_M/CASE_SHUF">CASE_SHUF</dfn>(Inst, suf)                      \</u></td></tr>
<tr><th id="97">97</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, suf)            \</u></td></tr>
<tr><th id="98">98</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, suf)         \</u></td></tr>
<tr><th id="99">99</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z128, suf)         \</u></td></tr>
<tr><th id="100">100</th><td><u>  CASE_AVX_INS_COMMON(Inst, , suf)                \</u></td></tr>
<tr><th id="101">101</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, suf)               \</u></td></tr>
<tr><th id="102">102</th><td><u>  CASE_SSE_INS_COMMON(Inst, suf)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_SHUF" data-ref="_M/CASE_MASK_SHUF">CASE_MASK_SHUF</dfn>(Inst, src)                 \</u></td></tr>
<tr><th id="105">105</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z, r##src##i)        \</u></td></tr>
<tr><th id="106">106</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z256, r##src##i)     \</u></td></tr>
<tr><th id="107">107</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z128, r##src##i)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_SHUF" data-ref="_M/CASE_MASKZ_SHUF">CASE_MASKZ_SHUF</dfn>(Inst, src)                \</u></td></tr>
<tr><th id="110">110</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z, r##src##i)       \</u></td></tr>
<tr><th id="111">111</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z256, r##src##i)    \</u></td></tr>
<tr><th id="112">112</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z128, r##src##i)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CASE_VPERMILPI" data-ref="_M/CASE_VPERMILPI">CASE_VPERMILPI</dfn>(Inst, src)                 \</u></td></tr>
<tr><th id="115">115</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, src##i)         \</u></td></tr>
<tr><th id="116">116</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, src##i)      \</u></td></tr>
<tr><th id="117">117</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z128, src##i)      \</u></td></tr>
<tr><th id="118">118</th><td><u>  CASE_AVX_INS_COMMON(Inst, , src##i)             \</u></td></tr>
<tr><th id="119">119</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, src##i)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_VPERMILPI" data-ref="_M/CASE_MASK_VPERMILPI">CASE_MASK_VPERMILPI</dfn>(Inst, src)            \</u></td></tr>
<tr><th id="122">122</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z, src##i)           \</u></td></tr>
<tr><th id="123">123</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z256, src##i)        \</u></td></tr>
<tr><th id="124">124</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z128, src##i)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_VPERMILPI" data-ref="_M/CASE_MASKZ_VPERMILPI">CASE_MASKZ_VPERMILPI</dfn>(Inst, src)           \</u></td></tr>
<tr><th id="127">127</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z, src##i)          \</u></td></tr>
<tr><th id="128">128</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z256, src##i)       \</u></td></tr>
<tr><th id="129">129</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z128, src##i)</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CASE_VPERM" data-ref="_M/CASE_VPERM">CASE_VPERM</dfn>(Inst, src)                     \</u></td></tr>
<tr><th id="132">132</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, src##i)         \</u></td></tr>
<tr><th id="133">133</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, src##i)      \</u></td></tr>
<tr><th id="134">134</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, src##i)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_VPERM" data-ref="_M/CASE_MASK_VPERM">CASE_MASK_VPERM</dfn>(Inst, src)                \</u></td></tr>
<tr><th id="137">137</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z, src##i)           \</u></td></tr>
<tr><th id="138">138</th><td><u>  CASE_MASK_INS_COMMON(Inst, Z256, src##i)</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_VPERM" data-ref="_M/CASE_MASKZ_VPERM">CASE_MASKZ_VPERM</dfn>(Inst, src)               \</u></td></tr>
<tr><th id="141">141</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z, src##i)          \</u></td></tr>
<tr><th id="142">142</th><td><u>  CASE_MASKZ_INS_COMMON(Inst, Z256, src##i)</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CASE_VSHUF" data-ref="_M/CASE_VSHUF">CASE_VSHUF</dfn>(Inst, src)                          \</u></td></tr>
<tr><th id="145">145</th><td><u>  CASE_AVX512_INS_COMMON(SHUFF##Inst, Z, r##src##i)    \</u></td></tr>
<tr><th id="146">146</th><td><u>  CASE_AVX512_INS_COMMON(SHUFI##Inst, Z, r##src##i)    \</u></td></tr>
<tr><th id="147">147</th><td><u>  CASE_AVX512_INS_COMMON(SHUFF##Inst, Z256, r##src##i) \</u></td></tr>
<tr><th id="148">148</th><td><u>  CASE_AVX512_INS_COMMON(SHUFI##Inst, Z256, r##src##i)</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CASE_MASK_VSHUF" data-ref="_M/CASE_MASK_VSHUF">CASE_MASK_VSHUF</dfn>(Inst, src)                    \</u></td></tr>
<tr><th id="151">151</th><td><u>  CASE_MASK_INS_COMMON(SHUFF##Inst, Z, r##src##i)     \</u></td></tr>
<tr><th id="152">152</th><td><u>  CASE_MASK_INS_COMMON(SHUFI##Inst, Z, r##src##i)     \</u></td></tr>
<tr><th id="153">153</th><td><u>  CASE_MASK_INS_COMMON(SHUFF##Inst, Z256, r##src##i)  \</u></td></tr>
<tr><th id="154">154</th><td><u>  CASE_MASK_INS_COMMON(SHUFI##Inst, Z256, r##src##i)</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CASE_MASKZ_VSHUF" data-ref="_M/CASE_MASKZ_VSHUF">CASE_MASKZ_VSHUF</dfn>(Inst, src)                   \</u></td></tr>
<tr><th id="157">157</th><td><u>  CASE_MASKZ_INS_COMMON(SHUFF##Inst, Z, r##src##i)    \</u></td></tr>
<tr><th id="158">158</th><td><u>  CASE_MASKZ_INS_COMMON(SHUFI##Inst, Z, r##src##i)    \</u></td></tr>
<tr><th id="159">159</th><td><u>  CASE_MASKZ_INS_COMMON(SHUFF##Inst, Z256, r##src##i) \</u></td></tr>
<tr><th id="160">160</th><td><u>  CASE_MASKZ_INS_COMMON(SHUFI##Inst, Z256, r##src##i)</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/CASE_AVX512_FMA" data-ref="_M/CASE_AVX512_FMA">CASE_AVX512_FMA</dfn>(Inst, suf)                \</u></td></tr>
<tr><th id="163">163</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z, suf)            \</u></td></tr>
<tr><th id="164">164</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z256, suf)         \</u></td></tr>
<tr><th id="165">165</th><td><u>  CASE_AVX512_INS_COMMON(Inst, Z128, suf)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CASE_FMA" data-ref="_M/CASE_FMA">CASE_FMA</dfn>(Inst, suf)                       \</u></td></tr>
<tr><th id="168">168</th><td><u>  CASE_AVX512_FMA(Inst, suf)                      \</u></td></tr>
<tr><th id="169">169</th><td><u>  CASE_AVX_INS_COMMON(Inst, , suf)                \</u></td></tr>
<tr><th id="170">170</th><td><u>  CASE_AVX_INS_COMMON(Inst, Y, suf)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CASE_FMA_PACKED_REG" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</dfn>(Inst)                 \</u></td></tr>
<tr><th id="173">173</th><td><u>  CASE_FMA(Inst##PD, r)                           \</u></td></tr>
<tr><th id="174">174</th><td><u>  CASE_FMA(Inst##PS, r)</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/CASE_FMA_PACKED_MEM" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</dfn>(Inst)                 \</u></td></tr>
<tr><th id="177">177</th><td><u>  CASE_FMA(Inst##PD, m)                           \</u></td></tr>
<tr><th id="178">178</th><td><u>  CASE_FMA(Inst##PS, m)                           \</u></td></tr>
<tr><th id="179">179</th><td><u>  CASE_AVX512_FMA(Inst##PD, mb)                   \</u></td></tr>
<tr><th id="180">180</th><td><u>  CASE_AVX512_FMA(Inst##PS, mb)</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CASE_FMA_SCALAR_REG" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</dfn>(Inst)                 \</u></td></tr>
<tr><th id="183">183</th><td><u>  CASE_AVX_INS_COMMON(Inst##SD, , r)              \</u></td></tr>
<tr><th id="184">184</th><td><u>  CASE_AVX_INS_COMMON(Inst##SS, , r)              \</u></td></tr>
<tr><th id="185">185</th><td><u>  CASE_AVX_INS_COMMON(Inst##SD, , r_Int)          \</u></td></tr>
<tr><th id="186">186</th><td><u>  CASE_AVX_INS_COMMON(Inst##SS, , r_Int)          \</u></td></tr>
<tr><th id="187">187</th><td><u>  CASE_AVX_INS_COMMON(Inst##SD, Z, r)             \</u></td></tr>
<tr><th id="188">188</th><td><u>  CASE_AVX_INS_COMMON(Inst##SS, Z, r)             \</u></td></tr>
<tr><th id="189">189</th><td><u>  CASE_AVX512_INS_COMMON(Inst##SD, Z, r_Int)      \</u></td></tr>
<tr><th id="190">190</th><td><u>  CASE_AVX512_INS_COMMON(Inst##SS, Z, r_Int)</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/CASE_FMA_SCALAR_MEM" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</dfn>(Inst)                 \</u></td></tr>
<tr><th id="193">193</th><td><u>  CASE_AVX_INS_COMMON(Inst##SD, , m)              \</u></td></tr>
<tr><th id="194">194</th><td><u>  CASE_AVX_INS_COMMON(Inst##SS, , m)              \</u></td></tr>
<tr><th id="195">195</th><td><u>  CASE_AVX_INS_COMMON(Inst##SD, , m_Int)          \</u></td></tr>
<tr><th id="196">196</th><td><u>  CASE_AVX_INS_COMMON(Inst##SS, , m_Int)          \</u></td></tr>
<tr><th id="197">197</th><td><u>  CASE_AVX_INS_COMMON(Inst##SD, Z, m)             \</u></td></tr>
<tr><th id="198">198</th><td><u>  CASE_AVX_INS_COMMON(Inst##SS, Z, m)             \</u></td></tr>
<tr><th id="199">199</th><td><u>  CASE_AVX512_INS_COMMON(Inst##SD, Z, m_Int)      \</u></td></tr>
<tr><th id="200">200</th><td><u>  CASE_AVX512_INS_COMMON(Inst##SS, Z, m_Int)</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL16getVectorRegSizej" title='getVectorRegSize' data-type='unsigned int getVectorRegSize(unsigned int RegNo)' data-ref="_ZL16getVectorRegSizej">getVectorRegSize</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="112RegNo" title='RegNo' data-type='unsigned int' data-ref="112RegNo">RegNo</dfn>) {</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;ZMM0&apos; in namespace &apos;llvm::X86&apos;">ZMM0</span> &lt;= RegNo &amp;&amp; RegNo &lt;= X86::<span class='error' title="no member named &apos;ZMM31&apos; in namespace &apos;llvm::X86&apos;">ZMM31</span>)</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> <var>512</var>;</td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span> &lt;= RegNo &amp;&amp; RegNo &lt;= X86::<span class='error' title="no member named &apos;YMM31&apos; in namespace &apos;llvm::X86&apos;">YMM31</span>)</td></tr>
<tr><th id="206">206</th><td>    <b>return</b> <var>256</var>;</td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span> &lt;= RegNo &amp;&amp; RegNo &lt;= X86::<span class='error' title="no member named &apos;XMM31&apos; in namespace &apos;llvm::X86&apos;">XMM31</span>)</td></tr>
<tr><th id="208">208</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;MM0&apos; in namespace &apos;llvm::X86&apos;">MM0</span> &lt;= RegNo &amp;&amp; RegNo &lt;= X86::<span class='error' title="no member named &apos;MM7&apos; in namespace &apos;llvm::X86&apos;">MM7</span>)</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown vector reg!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp&quot;, 212)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown vector reg!"</q>);</td></tr>
<tr><th id="213">213</th><td>}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-type='unsigned int getRegOperandNumElts(const llvm::MCInst * MI, unsigned int ScalarSize, unsigned int OperandIndex)' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> *<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MCInst *' data-ref="113MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114ScalarSize" title='ScalarSize' data-type='unsigned int' data-ref="114ScalarSize">ScalarSize</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                     <em>unsigned</em> <dfn class="local col5 decl" id="115OperandIndex" title='OperandIndex' data-type='unsigned int' data-ref="115OperandIndex">OperandIndex</dfn>) {</td></tr>
<tr><th id="217">217</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116OpReg" title='OpReg' data-type='unsigned int' data-ref="116OpReg">OpReg</dfn> = <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115OperandIndex" title='OperandIndex' data-ref="115OperandIndex">OperandIndex</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16getVectorRegSizej" title='getVectorRegSize' data-use='c' data-ref="_ZL16getVectorRegSizej">getVectorRegSize</a>(<a class="local col6 ref" href="#116OpReg" title='OpReg' data-ref="116OpReg">OpReg</a>) / <a class="local col4 ref" href="#114ScalarSize" title='ScalarSize' data-ref="114ScalarSize">ScalarSize</a>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZL10getRegNamej" title='getRegName' data-type='const char * getRegName(unsigned int Reg)' data-ref="_ZL10getRegNamej">getRegName</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="117Reg" title='Reg' data-type='unsigned int' data-ref="117Reg">Reg</dfn>) {</td></tr>
<tr><th id="222">222</th><td>  <b>return</b> <a class="type" href="X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref" href="X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col7 ref" href="#117Reg" title='Reg' data-ref="117Reg">Reg</a>);</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i class="doc" data-doc="_ZL12printMaskingRN4llvm11raw_ostreamEPKNS_6MCInstERKNS_11MCInstrInfoE">/// Wraps the destination register name with AVX512 mask/maskz filtering.</i></td></tr>
<tr><th id="226">226</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12printMaskingRN4llvm11raw_ostreamEPKNS_6MCInstERKNS_11MCInstrInfoE" title='printMasking' data-type='void printMasking(llvm::raw_ostream &amp; OS, const llvm::MCInst * MI, const llvm::MCInstrInfo &amp; MCII)' data-ref="_ZL12printMaskingRN4llvm11raw_ostreamEPKNS_6MCInstERKNS_11MCInstrInfoE">printMasking</dfn>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="118OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="118OS">OS</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> *<dfn class="local col9 decl" id="119MI" title='MI' data-type='const llvm::MCInst *' data-ref="119MI">MI</dfn>,</td></tr>
<tr><th id="227">227</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col0 decl" id="120MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="120MCII">MCII</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="121Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="121Desc">Desc</dfn> = <a class="local col0 ref" href="#120MCII" title='MCII' data-ref="120MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="229">229</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="122TSFlags" title='TSFlags' data-type='uint64_t' data-ref="122TSFlags">TSFlags</dfn> = <a class="local col1 ref" href="#121Desc" title='Desc' data-ref="121Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (!(<a class="local col2 ref" href="#122TSFlags" title='TSFlags' data-ref="122TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K">EVEX_K</a>))</td></tr>
<tr><th id="232">232</th><td>    <b>return</b>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="local col3 decl" id="123MaskWithZero" title='MaskWithZero' data-type='bool' data-ref="123MaskWithZero">MaskWithZero</dfn> = (<a class="local col2 ref" href="#122TSFlags" title='TSFlags' data-ref="122TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_Z" title='llvm::X86II::EVEX_Z' data-ref="llvm::X86II::EVEX_Z">EVEX_Z</a>);</td></tr>
<tr><th id="235">235</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124MaskOp" title='MaskOp' data-type='unsigned int' data-ref="124MaskOp">MaskOp</dfn> = <a class="local col1 ref" href="#121Desc" title='Desc' data-ref="121Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (<a class="local col1 ref" href="#121Desc" title='Desc' data-ref="121Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col4 ref" href="#124MaskOp" title='MaskOp' data-ref="124MaskOp">MaskOp</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>)</td></tr>
<tr><th id="238">238</th><td>    ++<a class="local col4 ref" href="#124MaskOp" title='MaskOp' data-ref="124MaskOp">MaskOp</a>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="125MaskRegName" title='MaskRegName' data-type='const char *' data-ref="125MaskRegName">MaskRegName</dfn> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#124MaskOp" title='MaskOp' data-ref="124MaskOp">MaskOp</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i>// MASK: zmmX {%kY}</i></td></tr>
<tr><th id="243">243</th><td>  <a class="local col8 ref" href="#118OS" title='OS' data-ref="118OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {%"</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col5 ref" href="#125MaskRegName" title='MaskRegName' data-ref="125MaskRegName">MaskRegName</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}"</q>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i>// MASKZ: zmmX {%kY} {z}</i></td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="local col3 ref" href="#123MaskWithZero" title='MaskWithZero' data-ref="123MaskWithZero">MaskWithZero</a>)</td></tr>
<tr><th id="247">247</th><td>    <a class="local col8 ref" href="#118OS" title='OS' data-ref="118OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {z}"</q>;</td></tr>
<tr><th id="248">248</th><td>}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17printFMA3CommentsPKN4llvm6MCInstERNS_11raw_ostreamE" title='printFMA3Comments' data-type='bool printFMA3Comments(const llvm::MCInst * MI, llvm::raw_ostream &amp; OS)' data-ref="_ZL17printFMA3CommentsPKN4llvm6MCInstERNS_11raw_ostreamE">printFMA3Comments</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> *<dfn class="local col6 decl" id="126MI" title='MI' data-type='const llvm::MCInst *' data-ref="126MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="127OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="127OS">OS</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="128Mul1Name" title='Mul1Name' data-type='const char *' data-ref="128Mul1Name">Mul1Name</dfn> = <b>nullptr</b>, *<dfn class="local col9 decl" id="129Mul2Name" title='Mul2Name' data-type='const char *' data-ref="129Mul2Name">Mul2Name</dfn> = <b>nullptr</b>, *<dfn class="local col0 decl" id="130AccName" title='AccName' data-type='const char *' data-ref="130AccName">AccName</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131NumOperands" title='NumOperands' data-type='unsigned int' data-ref="131NumOperands">NumOperands</dfn> = <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="253">253</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132RegForm" title='RegForm' data-type='bool' data-ref="132RegForm">RegForm</dfn> = <b>false</b>;</td></tr>
<tr><th id="254">254</th><td>  <em>bool</em> <dfn class="local col3 decl" id="133Negate" title='Negate' data-type='bool' data-ref="133Negate">Negate</dfn> = <b>false</b>;</td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="134AccStr" title='AccStr' data-type='llvm::StringRef' data-ref="134AccStr">AccStr</dfn> = <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+"</q>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// The operands for FMA instructions without rounding fall into two forms.</i></td></tr>
<tr><th id="258">258</th><td><i>  //  dest, src1, src2, src3</i></td></tr>
<tr><th id="259">259</th><td><i>  //  dest, src1, mask, src2, src3</i></td></tr>
<tr><th id="260">260</th><td><i>  // Where src3 is either a register or 5 memory address operands. So to find</i></td></tr>
<tr><th id="261">261</th><td><i>  // dest and src1 we can index from the front. To find src2 and src3 we can</i></td></tr>
<tr><th id="262">262</th><td><i>  // index from the end by taking into account memory vs register form when</i></td></tr>
<tr><th id="263">263</th><td><i>  // finding src2.</i></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>switch</b> (<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="266">266</th><td>  <b>default</b>:</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="268">268</th><td>  <a class="macro" href="#172" title="case X86::VFMADD132PDZr: case X86::VFMADD132PDZrk: case X86::VFMADD132PDZrkz: case X86::VFMADD132PDZ256r: case X86::VFMADD132PDZ256rk: case X86::VFMADD132PDZ256rkz: case X86::VFMADD132PDZ128r: case X86::VFMADD132PDZ128rk: case X86::VFMADD132PDZ128rkz: case X86::VFMADD132PDr: case X86::VFMADD132PDYr: case X86::VFMADD132PSZr: case X86::VFMADD132PSZrk: case X86::VFMADD132PSZrkz: case X86::VFMADD132PSZ256r: case X86::VFMADD132PSZ256rk: case X86::VFMADD132PSZ256rkz: case X86::VFMADD132PSZ128r: case X86::VFMADD132PSZ128rk: case X86::VFMADD132PSZ128rkz: case X86::VFMADD132PSr: case X86::VFMADD132PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMADD132)</td></tr>
<tr><th id="269">269</th><td>  <a class="macro" href="#182" title="case X86::VFMADD132SDr: case X86::VFMADD132SSr: case X86::VFMADD132SDr_Int: case X86::VFMADD132SSr_Int: case X86::VFMADD132SDZr: case X86::VFMADD132SSZr: case X86::VFMADD132SDZr_Int: case X86::VFMADD132SDZr_Intk: case X86::VFMADD132SDZr_Intkz: case X86::VFMADD132SSZr_Int: case X86::VFMADD132SSZr_Intk: case X86::VFMADD132SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FMADD132)</td></tr>
<tr><th id="270">270</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="271">271</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="272">272</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="273">273</th><td>  <a class="macro" href="#176" title="case X86::VFMADD132PDZm: case X86::VFMADD132PDZmk: case X86::VFMADD132PDZmkz: case X86::VFMADD132PDZ256m: case X86::VFMADD132PDZ256mk: case X86::VFMADD132PDZ256mkz: case X86::VFMADD132PDZ128m: case X86::VFMADD132PDZ128mk: case X86::VFMADD132PDZ128mkz: case X86::VFMADD132PDm: case X86::VFMADD132PDYm: case X86::VFMADD132PSZm: case X86::VFMADD132PSZmk: case X86::VFMADD132PSZmkz: case X86::VFMADD132PSZ256m: case X86::VFMADD132PSZ256mk: case X86::VFMADD132PSZ256mkz: case X86::VFMADD132PSZ128m: case X86::VFMADD132PSZ128mk: case X86::VFMADD132PSZ128mkz: case X86::VFMADD132PSm: case X86::VFMADD132PSYm: case X86::VFMADD132PDZmb: case X86::VFMADD132PDZmbk: case X86::VFMADD132PDZmbkz: case X86::VFMADD132PDZ256mb: case X86::VFMADD132PDZ256mbk: case X86::VFMADD132PDZ256mbkz: case X86::VFMADD132PDZ128mb: case X86::VFMADD132PDZ128mbk: case X86::VFMADD132PDZ128mbkz: case X86::VFMADD132PSZmb: case X86::VFMADD132PSZmbk: case X86::VFMADD132PSZmbkz: case X86::VFMADD132PSZ256mb: case X86::VFMADD132PSZ256mbk: case X86::VFMADD132PSZ256mbkz: case X86::VFMADD132PSZ128mb: case X86::VFMADD132PSZ128mbk: case X86::VFMADD132PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMADD132)</td></tr>
<tr><th id="274">274</th><td>  <a class="macro" href="#192" title="case X86::VFMADD132SDm: case X86::VFMADD132SSm: case X86::VFMADD132SDm_Int: case X86::VFMADD132SSm_Int: case X86::VFMADD132SDZm: case X86::VFMADD132SSZm: case X86::VFMADD132SDZm_Int: case X86::VFMADD132SDZm_Intk: case X86::VFMADD132SDZm_Intkz: case X86::VFMADD132SSZm_Int: case X86::VFMADD132SSZm_Intk: case X86::VFMADD132SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FMADD132)</td></tr>
<tr><th id="275">275</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="276">276</th><td>    <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="277">277</th><td>    <b>break</b>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="macro" href="#172" title="case X86::VFMADD213PDZr: case X86::VFMADD213PDZrk: case X86::VFMADD213PDZrkz: case X86::VFMADD213PDZ256r: case X86::VFMADD213PDZ256rk: case X86::VFMADD213PDZ256rkz: case X86::VFMADD213PDZ128r: case X86::VFMADD213PDZ128rk: case X86::VFMADD213PDZ128rkz: case X86::VFMADD213PDr: case X86::VFMADD213PDYr: case X86::VFMADD213PSZr: case X86::VFMADD213PSZrk: case X86::VFMADD213PSZrkz: case X86::VFMADD213PSZ256r: case X86::VFMADD213PSZ256rk: case X86::VFMADD213PSZ256rkz: case X86::VFMADD213PSZ128r: case X86::VFMADD213PSZ128rk: case X86::VFMADD213PSZ128rkz: case X86::VFMADD213PSr: case X86::VFMADD213PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMADD213)</td></tr>
<tr><th id="280">280</th><td>  <a class="macro" href="#182" title="case X86::VFMADD213SDr: case X86::VFMADD213SSr: case X86::VFMADD213SDr_Int: case X86::VFMADD213SSr_Int: case X86::VFMADD213SDZr: case X86::VFMADD213SSZr: case X86::VFMADD213SDZr_Int: case X86::VFMADD213SDZr_Intk: case X86::VFMADD213SDZr_Intkz: case X86::VFMADD213SSZr_Int: case X86::VFMADD213SSZr_Intk: case X86::VFMADD213SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FMADD213)</td></tr>
<tr><th id="281">281</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="282">282</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="283">283</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="284">284</th><td>  <a class="macro" href="#176" title="case X86::VFMADD213PDZm: case X86::VFMADD213PDZmk: case X86::VFMADD213PDZmkz: case X86::VFMADD213PDZ256m: case X86::VFMADD213PDZ256mk: case X86::VFMADD213PDZ256mkz: case X86::VFMADD213PDZ128m: case X86::VFMADD213PDZ128mk: case X86::VFMADD213PDZ128mkz: case X86::VFMADD213PDm: case X86::VFMADD213PDYm: case X86::VFMADD213PSZm: case X86::VFMADD213PSZmk: case X86::VFMADD213PSZmkz: case X86::VFMADD213PSZ256m: case X86::VFMADD213PSZ256mk: case X86::VFMADD213PSZ256mkz: case X86::VFMADD213PSZ128m: case X86::VFMADD213PSZ128mk: case X86::VFMADD213PSZ128mkz: case X86::VFMADD213PSm: case X86::VFMADD213PSYm: case X86::VFMADD213PDZmb: case X86::VFMADD213PDZmbk: case X86::VFMADD213PDZmbkz: case X86::VFMADD213PDZ256mb: case X86::VFMADD213PDZ256mbk: case X86::VFMADD213PDZ256mbkz: case X86::VFMADD213PDZ128mb: case X86::VFMADD213PDZ128mbk: case X86::VFMADD213PDZ128mbkz: case X86::VFMADD213PSZmb: case X86::VFMADD213PSZmbk: case X86::VFMADD213PSZmbkz: case X86::VFMADD213PSZ256mb: case X86::VFMADD213PSZ256mbk: case X86::VFMADD213PSZ256mbkz: case X86::VFMADD213PSZ128mb: case X86::VFMADD213PSZ128mbk: case X86::VFMADD213PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMADD213)</td></tr>
<tr><th id="285">285</th><td>  <a class="macro" href="#192" title="case X86::VFMADD213SDm: case X86::VFMADD213SSm: case X86::VFMADD213SDm_Int: case X86::VFMADD213SSm_Int: case X86::VFMADD213SDZm: case X86::VFMADD213SSZm: case X86::VFMADD213SDZm_Int: case X86::VFMADD213SDZm_Intk: case X86::VFMADD213SDZm_Intkz: case X86::VFMADD213SSZm_Int: case X86::VFMADD213SSZm_Intk: case X86::VFMADD213SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FMADD213)</td></tr>
<tr><th id="286">286</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="287">287</th><td>    <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="288">288</th><td>    <b>break</b>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="#172" title="case X86::VFMADD231PDZr: case X86::VFMADD231PDZrk: case X86::VFMADD231PDZrkz: case X86::VFMADD231PDZ256r: case X86::VFMADD231PDZ256rk: case X86::VFMADD231PDZ256rkz: case X86::VFMADD231PDZ128r: case X86::VFMADD231PDZ128rk: case X86::VFMADD231PDZ128rkz: case X86::VFMADD231PDr: case X86::VFMADD231PDYr: case X86::VFMADD231PSZr: case X86::VFMADD231PSZrk: case X86::VFMADD231PSZrkz: case X86::VFMADD231PSZ256r: case X86::VFMADD231PSZ256rk: case X86::VFMADD231PSZ256rkz: case X86::VFMADD231PSZ128r: case X86::VFMADD231PSZ128rk: case X86::VFMADD231PSZ128rkz: case X86::VFMADD231PSr: case X86::VFMADD231PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMADD231)</td></tr>
<tr><th id="291">291</th><td>  <a class="macro" href="#182" title="case X86::VFMADD231SDr: case X86::VFMADD231SSr: case X86::VFMADD231SDr_Int: case X86::VFMADD231SSr_Int: case X86::VFMADD231SDZr: case X86::VFMADD231SSZr: case X86::VFMADD231SDZr_Int: case X86::VFMADD231SDZr_Intk: case X86::VFMADD231SDZr_Intkz: case X86::VFMADD231SSZr_Int: case X86::VFMADD231SSZr_Intk: case X86::VFMADD231SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FMADD231)</td></tr>
<tr><th id="292">292</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="293">293</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="294">294</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="295">295</th><td>  <a class="macro" href="#176" title="case X86::VFMADD231PDZm: case X86::VFMADD231PDZmk: case X86::VFMADD231PDZmkz: case X86::VFMADD231PDZ256m: case X86::VFMADD231PDZ256mk: case X86::VFMADD231PDZ256mkz: case X86::VFMADD231PDZ128m: case X86::VFMADD231PDZ128mk: case X86::VFMADD231PDZ128mkz: case X86::VFMADD231PDm: case X86::VFMADD231PDYm: case X86::VFMADD231PSZm: case X86::VFMADD231PSZmk: case X86::VFMADD231PSZmkz: case X86::VFMADD231PSZ256m: case X86::VFMADD231PSZ256mk: case X86::VFMADD231PSZ256mkz: case X86::VFMADD231PSZ128m: case X86::VFMADD231PSZ128mk: case X86::VFMADD231PSZ128mkz: case X86::VFMADD231PSm: case X86::VFMADD231PSYm: case X86::VFMADD231PDZmb: case X86::VFMADD231PDZmbk: case X86::VFMADD231PDZmbkz: case X86::VFMADD231PDZ256mb: case X86::VFMADD231PDZ256mbk: case X86::VFMADD231PDZ256mbkz: case X86::VFMADD231PDZ128mb: case X86::VFMADD231PDZ128mbk: case X86::VFMADD231PDZ128mbkz: case X86::VFMADD231PSZmb: case X86::VFMADD231PSZmbk: case X86::VFMADD231PSZmbkz: case X86::VFMADD231PSZ256mb: case X86::VFMADD231PSZ256mbk: case X86::VFMADD231PSZ256mbkz: case X86::VFMADD231PSZ128mb: case X86::VFMADD231PSZ128mbk: case X86::VFMADD231PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMADD231)</td></tr>
<tr><th id="296">296</th><td>  <a class="macro" href="#192" title="case X86::VFMADD231SDm: case X86::VFMADD231SSm: case X86::VFMADD231SDm_Int: case X86::VFMADD231SSm_Int: case X86::VFMADD231SDZm: case X86::VFMADD231SSZm: case X86::VFMADD231SDZm_Int: case X86::VFMADD231SDZm_Intk: case X86::VFMADD231SDZm_Intkz: case X86::VFMADD231SSZm_Int: case X86::VFMADD231SSZm_Intk: case X86::VFMADD231SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FMADD231)</td></tr>
<tr><th id="297">297</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="298">298</th><td>    <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="299">299</th><td>    <b>break</b>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="macro" href="#172" title="case X86::VFMSUB132PDZr: case X86::VFMSUB132PDZrk: case X86::VFMSUB132PDZrkz: case X86::VFMSUB132PDZ256r: case X86::VFMSUB132PDZ256rk: case X86::VFMSUB132PDZ256rkz: case X86::VFMSUB132PDZ128r: case X86::VFMSUB132PDZ128rk: case X86::VFMSUB132PDZ128rkz: case X86::VFMSUB132PDr: case X86::VFMSUB132PDYr: case X86::VFMSUB132PSZr: case X86::VFMSUB132PSZrk: case X86::VFMSUB132PSZrkz: case X86::VFMSUB132PSZ256r: case X86::VFMSUB132PSZ256rk: case X86::VFMSUB132PSZ256rkz: case X86::VFMSUB132PSZ128r: case X86::VFMSUB132PSZ128rk: case X86::VFMSUB132PSZ128rkz: case X86::VFMSUB132PSr: case X86::VFMSUB132PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMSUB132)</td></tr>
<tr><th id="302">302</th><td>  <a class="macro" href="#182" title="case X86::VFMSUB132SDr: case X86::VFMSUB132SSr: case X86::VFMSUB132SDr_Int: case X86::VFMSUB132SSr_Int: case X86::VFMSUB132SDZr: case X86::VFMSUB132SSZr: case X86::VFMSUB132SDZr_Int: case X86::VFMSUB132SDZr_Intk: case X86::VFMSUB132SDZr_Intkz: case X86::VFMSUB132SSZr_Int: case X86::VFMSUB132SSZr_Intk: case X86::VFMSUB132SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FMSUB132)</td></tr>
<tr><th id="303">303</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="304">304</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="305">305</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="306">306</th><td>  <a class="macro" href="#176" title="case X86::VFMSUB132PDZm: case X86::VFMSUB132PDZmk: case X86::VFMSUB132PDZmkz: case X86::VFMSUB132PDZ256m: case X86::VFMSUB132PDZ256mk: case X86::VFMSUB132PDZ256mkz: case X86::VFMSUB132PDZ128m: case X86::VFMSUB132PDZ128mk: case X86::VFMSUB132PDZ128mkz: case X86::VFMSUB132PDm: case X86::VFMSUB132PDYm: case X86::VFMSUB132PSZm: case X86::VFMSUB132PSZmk: case X86::VFMSUB132PSZmkz: case X86::VFMSUB132PSZ256m: case X86::VFMSUB132PSZ256mk: case X86::VFMSUB132PSZ256mkz: case X86::VFMSUB132PSZ128m: case X86::VFMSUB132PSZ128mk: case X86::VFMSUB132PSZ128mkz: case X86::VFMSUB132PSm: case X86::VFMSUB132PSYm: case X86::VFMSUB132PDZmb: case X86::VFMSUB132PDZmbk: case X86::VFMSUB132PDZmbkz: case X86::VFMSUB132PDZ256mb: case X86::VFMSUB132PDZ256mbk: case X86::VFMSUB132PDZ256mbkz: case X86::VFMSUB132PDZ128mb: case X86::VFMSUB132PDZ128mbk: case X86::VFMSUB132PDZ128mbkz: case X86::VFMSUB132PSZmb: case X86::VFMSUB132PSZmbk: case X86::VFMSUB132PSZmbkz: case X86::VFMSUB132PSZ256mb: case X86::VFMSUB132PSZ256mbk: case X86::VFMSUB132PSZ256mbkz: case X86::VFMSUB132PSZ128mb: case X86::VFMSUB132PSZ128mbk: case X86::VFMSUB132PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMSUB132)</td></tr>
<tr><th id="307">307</th><td>  <a class="macro" href="#192" title="case X86::VFMSUB132SDm: case X86::VFMSUB132SSm: case X86::VFMSUB132SDm_Int: case X86::VFMSUB132SSm_Int: case X86::VFMSUB132SDZm: case X86::VFMSUB132SSZm: case X86::VFMSUB132SDZm_Int: case X86::VFMSUB132SDZm_Intk: case X86::VFMSUB132SDZm_Intkz: case X86::VFMSUB132SSZm_Int: case X86::VFMSUB132SSZm_Intk: case X86::VFMSUB132SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FMSUB132)</td></tr>
<tr><th id="308">308</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="309">309</th><td>    <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="310">310</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>;</td></tr>
<tr><th id="311">311</th><td>    <b>break</b>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="macro" href="#172" title="case X86::VFMSUB213PDZr: case X86::VFMSUB213PDZrk: case X86::VFMSUB213PDZrkz: case X86::VFMSUB213PDZ256r: case X86::VFMSUB213PDZ256rk: case X86::VFMSUB213PDZ256rkz: case X86::VFMSUB213PDZ128r: case X86::VFMSUB213PDZ128rk: case X86::VFMSUB213PDZ128rkz: case X86::VFMSUB213PDr: case X86::VFMSUB213PDYr: case X86::VFMSUB213PSZr: case X86::VFMSUB213PSZrk: case X86::VFMSUB213PSZrkz: case X86::VFMSUB213PSZ256r: case X86::VFMSUB213PSZ256rk: case X86::VFMSUB213PSZ256rkz: case X86::VFMSUB213PSZ128r: case X86::VFMSUB213PSZ128rk: case X86::VFMSUB213PSZ128rkz: case X86::VFMSUB213PSr: case X86::VFMSUB213PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMSUB213)</td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="#182" title="case X86::VFMSUB213SDr: case X86::VFMSUB213SSr: case X86::VFMSUB213SDr_Int: case X86::VFMSUB213SSr_Int: case X86::VFMSUB213SDZr: case X86::VFMSUB213SSZr: case X86::VFMSUB213SDZr_Int: case X86::VFMSUB213SDZr_Intk: case X86::VFMSUB213SDZr_Intkz: case X86::VFMSUB213SSZr_Int: case X86::VFMSUB213SSZr_Intk: case X86::VFMSUB213SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FMSUB213)</td></tr>
<tr><th id="315">315</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="316">316</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="317">317</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="318">318</th><td>  <a class="macro" href="#176" title="case X86::VFMSUB213PDZm: case X86::VFMSUB213PDZmk: case X86::VFMSUB213PDZmkz: case X86::VFMSUB213PDZ256m: case X86::VFMSUB213PDZ256mk: case X86::VFMSUB213PDZ256mkz: case X86::VFMSUB213PDZ128m: case X86::VFMSUB213PDZ128mk: case X86::VFMSUB213PDZ128mkz: case X86::VFMSUB213PDm: case X86::VFMSUB213PDYm: case X86::VFMSUB213PSZm: case X86::VFMSUB213PSZmk: case X86::VFMSUB213PSZmkz: case X86::VFMSUB213PSZ256m: case X86::VFMSUB213PSZ256mk: case X86::VFMSUB213PSZ256mkz: case X86::VFMSUB213PSZ128m: case X86::VFMSUB213PSZ128mk: case X86::VFMSUB213PSZ128mkz: case X86::VFMSUB213PSm: case X86::VFMSUB213PSYm: case X86::VFMSUB213PDZmb: case X86::VFMSUB213PDZmbk: case X86::VFMSUB213PDZmbkz: case X86::VFMSUB213PDZ256mb: case X86::VFMSUB213PDZ256mbk: case X86::VFMSUB213PDZ256mbkz: case X86::VFMSUB213PDZ128mb: case X86::VFMSUB213PDZ128mbk: case X86::VFMSUB213PDZ128mbkz: case X86::VFMSUB213PSZmb: case X86::VFMSUB213PSZmbk: case X86::VFMSUB213PSZmbkz: case X86::VFMSUB213PSZ256mb: case X86::VFMSUB213PSZ256mbk: case X86::VFMSUB213PSZ256mbkz: case X86::VFMSUB213PSZ128mb: case X86::VFMSUB213PSZ128mbk: case X86::VFMSUB213PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMSUB213)</td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="#192" title="case X86::VFMSUB213SDm: case X86::VFMSUB213SSm: case X86::VFMSUB213SDm_Int: case X86::VFMSUB213SSm_Int: case X86::VFMSUB213SDZm: case X86::VFMSUB213SSZm: case X86::VFMSUB213SDZm_Int: case X86::VFMSUB213SDZm_Intk: case X86::VFMSUB213SDZm_Intkz: case X86::VFMSUB213SSZm_Int: case X86::VFMSUB213SSZm_Intk: case X86::VFMSUB213SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FMSUB213)</td></tr>
<tr><th id="320">320</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="321">321</th><td>    <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="322">322</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>;</td></tr>
<tr><th id="323">323</th><td>    <b>break</b>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <a class="macro" href="#172" title="case X86::VFMSUB231PDZr: case X86::VFMSUB231PDZrk: case X86::VFMSUB231PDZrkz: case X86::VFMSUB231PDZ256r: case X86::VFMSUB231PDZ256rk: case X86::VFMSUB231PDZ256rkz: case X86::VFMSUB231PDZ128r: case X86::VFMSUB231PDZ128rk: case X86::VFMSUB231PDZ128rkz: case X86::VFMSUB231PDr: case X86::VFMSUB231PDYr: case X86::VFMSUB231PSZr: case X86::VFMSUB231PSZrk: case X86::VFMSUB231PSZrkz: case X86::VFMSUB231PSZ256r: case X86::VFMSUB231PSZ256rk: case X86::VFMSUB231PSZ256rkz: case X86::VFMSUB231PSZ128r: case X86::VFMSUB231PSZ128rk: case X86::VFMSUB231PSZ128rkz: case X86::VFMSUB231PSr: case X86::VFMSUB231PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMSUB231)</td></tr>
<tr><th id="326">326</th><td>  <a class="macro" href="#182" title="case X86::VFMSUB231SDr: case X86::VFMSUB231SSr: case X86::VFMSUB231SDr_Int: case X86::VFMSUB231SSr_Int: case X86::VFMSUB231SDZr: case X86::VFMSUB231SSZr: case X86::VFMSUB231SDZr_Int: case X86::VFMSUB231SDZr_Intk: case X86::VFMSUB231SDZr_Intkz: case X86::VFMSUB231SSZr_Int: case X86::VFMSUB231SSZr_Intk: case X86::VFMSUB231SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FMSUB231)</td></tr>
<tr><th id="327">327</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="328">328</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="329">329</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="330">330</th><td>  <a class="macro" href="#176" title="case X86::VFMSUB231PDZm: case X86::VFMSUB231PDZmk: case X86::VFMSUB231PDZmkz: case X86::VFMSUB231PDZ256m: case X86::VFMSUB231PDZ256mk: case X86::VFMSUB231PDZ256mkz: case X86::VFMSUB231PDZ128m: case X86::VFMSUB231PDZ128mk: case X86::VFMSUB231PDZ128mkz: case X86::VFMSUB231PDm: case X86::VFMSUB231PDYm: case X86::VFMSUB231PSZm: case X86::VFMSUB231PSZmk: case X86::VFMSUB231PSZmkz: case X86::VFMSUB231PSZ256m: case X86::VFMSUB231PSZ256mk: case X86::VFMSUB231PSZ256mkz: case X86::VFMSUB231PSZ128m: case X86::VFMSUB231PSZ128mk: case X86::VFMSUB231PSZ128mkz: case X86::VFMSUB231PSm: case X86::VFMSUB231PSYm: case X86::VFMSUB231PDZmb: case X86::VFMSUB231PDZmbk: case X86::VFMSUB231PDZmbkz: case X86::VFMSUB231PDZ256mb: case X86::VFMSUB231PDZ256mbk: case X86::VFMSUB231PDZ256mbkz: case X86::VFMSUB231PDZ128mb: case X86::VFMSUB231PDZ128mbk: case X86::VFMSUB231PDZ128mbkz: case X86::VFMSUB231PSZmb: case X86::VFMSUB231PSZmbk: case X86::VFMSUB231PSZmbkz: case X86::VFMSUB231PSZ256mb: case X86::VFMSUB231PSZ256mbk: case X86::VFMSUB231PSZ256mbkz: case X86::VFMSUB231PSZ128mb: case X86::VFMSUB231PSZ128mbk: case X86::VFMSUB231PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMSUB231)</td></tr>
<tr><th id="331">331</th><td>  <a class="macro" href="#192" title="case X86::VFMSUB231SDm: case X86::VFMSUB231SSm: case X86::VFMSUB231SDm_Int: case X86::VFMSUB231SSm_Int: case X86::VFMSUB231SDZm: case X86::VFMSUB231SSZm: case X86::VFMSUB231SDZm_Int: case X86::VFMSUB231SDZm_Intk: case X86::VFMSUB231SDZm_Intkz: case X86::VFMSUB231SSZm_Int: case X86::VFMSUB231SSZm_Intk: case X86::VFMSUB231SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FMSUB231)</td></tr>
<tr><th id="332">332</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="333">333</th><td>    <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="334">334</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>;</td></tr>
<tr><th id="335">335</th><td>    <b>break</b>;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <a class="macro" href="#172" title="case X86::VFNMADD132PDZr: case X86::VFNMADD132PDZrk: case X86::VFNMADD132PDZrkz: case X86::VFNMADD132PDZ256r: case X86::VFNMADD132PDZ256rk: case X86::VFNMADD132PDZ256rkz: case X86::VFNMADD132PDZ128r: case X86::VFNMADD132PDZ128rk: case X86::VFNMADD132PDZ128rkz: case X86::VFNMADD132PDr: case X86::VFNMADD132PDYr: case X86::VFNMADD132PSZr: case X86::VFNMADD132PSZrk: case X86::VFNMADD132PSZrkz: case X86::VFNMADD132PSZ256r: case X86::VFNMADD132PSZ256rk: case X86::VFNMADD132PSZ256rkz: case X86::VFNMADD132PSZ128r: case X86::VFNMADD132PSZ128rk: case X86::VFNMADD132PSZ128rkz: case X86::VFNMADD132PSr: case X86::VFNMADD132PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FNMADD132)</td></tr>
<tr><th id="338">338</th><td>  <a class="macro" href="#182" title="case X86::VFNMADD132SDr: case X86::VFNMADD132SSr: case X86::VFNMADD132SDr_Int: case X86::VFNMADD132SSr_Int: case X86::VFNMADD132SDZr: case X86::VFNMADD132SSZr: case X86::VFNMADD132SDZr_Int: case X86::VFNMADD132SDZr_Intk: case X86::VFNMADD132SDZr_Intkz: case X86::VFNMADD132SSZr_Int: case X86::VFNMADD132SSZr_Intk: case X86::VFNMADD132SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FNMADD132)</td></tr>
<tr><th id="339">339</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="340">340</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="341">341</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="342">342</th><td>  <a class="macro" href="#176" title="case X86::VFNMADD132PDZm: case X86::VFNMADD132PDZmk: case X86::VFNMADD132PDZmkz: case X86::VFNMADD132PDZ256m: case X86::VFNMADD132PDZ256mk: case X86::VFNMADD132PDZ256mkz: case X86::VFNMADD132PDZ128m: case X86::VFNMADD132PDZ128mk: case X86::VFNMADD132PDZ128mkz: case X86::VFNMADD132PDm: case X86::VFNMADD132PDYm: case X86::VFNMADD132PSZm: case X86::VFNMADD132PSZmk: case X86::VFNMADD132PSZmkz: case X86::VFNMADD132PSZ256m: case X86::VFNMADD132PSZ256mk: case X86::VFNMADD132PSZ256mkz: case X86::VFNMADD132PSZ128m: case X86::VFNMADD132PSZ128mk: case X86::VFNMADD132PSZ128mkz: case X86::VFNMADD132PSm: case X86::VFNMADD132PSYm: case X86::VFNMADD132PDZmb: case X86::VFNMADD132PDZmbk: case X86::VFNMADD132PDZmbkz: case X86::VFNMADD132PDZ256mb: case X86::VFNMADD132PDZ256mbk: case X86::VFNMADD132PDZ256mbkz: case X86::VFNMADD132PDZ128mb: case X86::VFNMADD132PDZ128mbk: case X86::VFNMADD132PDZ128mbkz: case X86::VFNMADD132PSZmb: case X86::VFNMADD132PSZmbk: case X86::VFNMADD132PSZmbkz: case X86::VFNMADD132PSZ256mb: case X86::VFNMADD132PSZ256mbk: case X86::VFNMADD132PSZ256mbkz: case X86::VFNMADD132PSZ128mb: case X86::VFNMADD132PSZ128mbk: case X86::VFNMADD132PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FNMADD132)</td></tr>
<tr><th id="343">343</th><td>  <a class="macro" href="#192" title="case X86::VFNMADD132SDm: case X86::VFNMADD132SSm: case X86::VFNMADD132SDm_Int: case X86::VFNMADD132SSm_Int: case X86::VFNMADD132SDZm: case X86::VFNMADD132SSZm: case X86::VFNMADD132SDZm_Int: case X86::VFNMADD132SDZm_Intk: case X86::VFNMADD132SDZm_Intkz: case X86::VFNMADD132SSZm_Int: case X86::VFNMADD132SSZm_Intk: case X86::VFNMADD132SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FNMADD132)</td></tr>
<tr><th id="344">344</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="345">345</th><td>    <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="346">346</th><td>    <a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a> = <b>true</b>;</td></tr>
<tr><th id="347">347</th><td>    <b>break</b>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <a class="macro" href="#172" title="case X86::VFNMADD213PDZr: case X86::VFNMADD213PDZrk: case X86::VFNMADD213PDZrkz: case X86::VFNMADD213PDZ256r: case X86::VFNMADD213PDZ256rk: case X86::VFNMADD213PDZ256rkz: case X86::VFNMADD213PDZ128r: case X86::VFNMADD213PDZ128rk: case X86::VFNMADD213PDZ128rkz: case X86::VFNMADD213PDr: case X86::VFNMADD213PDYr: case X86::VFNMADD213PSZr: case X86::VFNMADD213PSZrk: case X86::VFNMADD213PSZrkz: case X86::VFNMADD213PSZ256r: case X86::VFNMADD213PSZ256rk: case X86::VFNMADD213PSZ256rkz: case X86::VFNMADD213PSZ128r: case X86::VFNMADD213PSZ128rk: case X86::VFNMADD213PSZ128rkz: case X86::VFNMADD213PSr: case X86::VFNMADD213PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FNMADD213)</td></tr>
<tr><th id="350">350</th><td>  <a class="macro" href="#182" title="case X86::VFNMADD213SDr: case X86::VFNMADD213SSr: case X86::VFNMADD213SDr_Int: case X86::VFNMADD213SSr_Int: case X86::VFNMADD213SDZr: case X86::VFNMADD213SSZr: case X86::VFNMADD213SDZr_Int: case X86::VFNMADD213SDZr_Intk: case X86::VFNMADD213SDZr_Intkz: case X86::VFNMADD213SSZr_Int: case X86::VFNMADD213SSZr_Intk: case X86::VFNMADD213SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FNMADD213)</td></tr>
<tr><th id="351">351</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="352">352</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="353">353</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="354">354</th><td>  <a class="macro" href="#176" title="case X86::VFNMADD213PDZm: case X86::VFNMADD213PDZmk: case X86::VFNMADD213PDZmkz: case X86::VFNMADD213PDZ256m: case X86::VFNMADD213PDZ256mk: case X86::VFNMADD213PDZ256mkz: case X86::VFNMADD213PDZ128m: case X86::VFNMADD213PDZ128mk: case X86::VFNMADD213PDZ128mkz: case X86::VFNMADD213PDm: case X86::VFNMADD213PDYm: case X86::VFNMADD213PSZm: case X86::VFNMADD213PSZmk: case X86::VFNMADD213PSZmkz: case X86::VFNMADD213PSZ256m: case X86::VFNMADD213PSZ256mk: case X86::VFNMADD213PSZ256mkz: case X86::VFNMADD213PSZ128m: case X86::VFNMADD213PSZ128mk: case X86::VFNMADD213PSZ128mkz: case X86::VFNMADD213PSm: case X86::VFNMADD213PSYm: case X86::VFNMADD213PDZmb: case X86::VFNMADD213PDZmbk: case X86::VFNMADD213PDZmbkz: case X86::VFNMADD213PDZ256mb: case X86::VFNMADD213PDZ256mbk: case X86::VFNMADD213PDZ256mbkz: case X86::VFNMADD213PDZ128mb: case X86::VFNMADD213PDZ128mbk: case X86::VFNMADD213PDZ128mbkz: case X86::VFNMADD213PSZmb: case X86::VFNMADD213PSZmbk: case X86::VFNMADD213PSZmbkz: case X86::VFNMADD213PSZ256mb: case X86::VFNMADD213PSZ256mbk: case X86::VFNMADD213PSZ256mbkz: case X86::VFNMADD213PSZ128mb: case X86::VFNMADD213PSZ128mbk: case X86::VFNMADD213PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FNMADD213)</td></tr>
<tr><th id="355">355</th><td>  <a class="macro" href="#192" title="case X86::VFNMADD213SDm: case X86::VFNMADD213SSm: case X86::VFNMADD213SDm_Int: case X86::VFNMADD213SSm_Int: case X86::VFNMADD213SDZm: case X86::VFNMADD213SSZm: case X86::VFNMADD213SDZm_Int: case X86::VFNMADD213SDZm_Intk: case X86::VFNMADD213SDZm_Intkz: case X86::VFNMADD213SSZm_Int: case X86::VFNMADD213SSZm_Intk: case X86::VFNMADD213SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FNMADD213)</td></tr>
<tr><th id="356">356</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="357">357</th><td>    <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="358">358</th><td>    <a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a> = <b>true</b>;</td></tr>
<tr><th id="359">359</th><td>    <b>break</b>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <a class="macro" href="#172" title="case X86::VFNMADD231PDZr: case X86::VFNMADD231PDZrk: case X86::VFNMADD231PDZrkz: case X86::VFNMADD231PDZ256r: case X86::VFNMADD231PDZ256rk: case X86::VFNMADD231PDZ256rkz: case X86::VFNMADD231PDZ128r: case X86::VFNMADD231PDZ128rk: case X86::VFNMADD231PDZ128rkz: case X86::VFNMADD231PDr: case X86::VFNMADD231PDYr: case X86::VFNMADD231PSZr: case X86::VFNMADD231PSZrk: case X86::VFNMADD231PSZrkz: case X86::VFNMADD231PSZ256r: case X86::VFNMADD231PSZ256rk: case X86::VFNMADD231PSZ256rkz: case X86::VFNMADD231PSZ128r: case X86::VFNMADD231PSZ128rk: case X86::VFNMADD231PSZ128rkz: case X86::VFNMADD231PSr: case X86::VFNMADD231PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FNMADD231)</td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="#182" title="case X86::VFNMADD231SDr: case X86::VFNMADD231SSr: case X86::VFNMADD231SDr_Int: case X86::VFNMADD231SSr_Int: case X86::VFNMADD231SDZr: case X86::VFNMADD231SSZr: case X86::VFNMADD231SDZr_Int: case X86::VFNMADD231SDZr_Intk: case X86::VFNMADD231SDZr_Intkz: case X86::VFNMADD231SSZr_Int: case X86::VFNMADD231SSZr_Intk: case X86::VFNMADD231SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FNMADD231)</td></tr>
<tr><th id="363">363</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="364">364</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="365">365</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="#176" title="case X86::VFNMADD231PDZm: case X86::VFNMADD231PDZmk: case X86::VFNMADD231PDZmkz: case X86::VFNMADD231PDZ256m: case X86::VFNMADD231PDZ256mk: case X86::VFNMADD231PDZ256mkz: case X86::VFNMADD231PDZ128m: case X86::VFNMADD231PDZ128mk: case X86::VFNMADD231PDZ128mkz: case X86::VFNMADD231PDm: case X86::VFNMADD231PDYm: case X86::VFNMADD231PSZm: case X86::VFNMADD231PSZmk: case X86::VFNMADD231PSZmkz: case X86::VFNMADD231PSZ256m: case X86::VFNMADD231PSZ256mk: case X86::VFNMADD231PSZ256mkz: case X86::VFNMADD231PSZ128m: case X86::VFNMADD231PSZ128mk: case X86::VFNMADD231PSZ128mkz: case X86::VFNMADD231PSm: case X86::VFNMADD231PSYm: case X86::VFNMADD231PDZmb: case X86::VFNMADD231PDZmbk: case X86::VFNMADD231PDZmbkz: case X86::VFNMADD231PDZ256mb: case X86::VFNMADD231PDZ256mbk: case X86::VFNMADD231PDZ256mbkz: case X86::VFNMADD231PDZ128mb: case X86::VFNMADD231PDZ128mbk: case X86::VFNMADD231PDZ128mbkz: case X86::VFNMADD231PSZmb: case X86::VFNMADD231PSZmbk: case X86::VFNMADD231PSZmbkz: case X86::VFNMADD231PSZ256mb: case X86::VFNMADD231PSZ256mbk: case X86::VFNMADD231PSZ256mbkz: case X86::VFNMADD231PSZ128mb: case X86::VFNMADD231PSZ128mbk: case X86::VFNMADD231PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FNMADD231)</td></tr>
<tr><th id="367">367</th><td>  <a class="macro" href="#192" title="case X86::VFNMADD231SDm: case X86::VFNMADD231SSm: case X86::VFNMADD231SDm_Int: case X86::VFNMADD231SSm_Int: case X86::VFNMADD231SDZm: case X86::VFNMADD231SSZm: case X86::VFNMADD231SDZm_Int: case X86::VFNMADD231SDZm_Intk: case X86::VFNMADD231SDZm_Intkz: case X86::VFNMADD231SSZm_Int: case X86::VFNMADD231SSZm_Intk: case X86::VFNMADD231SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FNMADD231)</td></tr>
<tr><th id="368">368</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="369">369</th><td>    <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="370">370</th><td>    <a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a> = <b>true</b>;</td></tr>
<tr><th id="371">371</th><td>    <b>break</b>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <a class="macro" href="#172" title="case X86::VFNMSUB132PDZr: case X86::VFNMSUB132PDZrk: case X86::VFNMSUB132PDZrkz: case X86::VFNMSUB132PDZ256r: case X86::VFNMSUB132PDZ256rk: case X86::VFNMSUB132PDZ256rkz: case X86::VFNMSUB132PDZ128r: case X86::VFNMSUB132PDZ128rk: case X86::VFNMSUB132PDZ128rkz: case X86::VFNMSUB132PDr: case X86::VFNMSUB132PDYr: case X86::VFNMSUB132PSZr: case X86::VFNMSUB132PSZrk: case X86::VFNMSUB132PSZrkz: case X86::VFNMSUB132PSZ256r: case X86::VFNMSUB132PSZ256rk: case X86::VFNMSUB132PSZ256rkz: case X86::VFNMSUB132PSZ128r: case X86::VFNMSUB132PSZ128rk: case X86::VFNMSUB132PSZ128rkz: case X86::VFNMSUB132PSr: case X86::VFNMSUB132PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FNMSUB132)</td></tr>
<tr><th id="374">374</th><td>  <a class="macro" href="#182" title="case X86::VFNMSUB132SDr: case X86::VFNMSUB132SSr: case X86::VFNMSUB132SDr_Int: case X86::VFNMSUB132SSr_Int: case X86::VFNMSUB132SDZr: case X86::VFNMSUB132SSZr: case X86::VFNMSUB132SDZr_Int: case X86::VFNMSUB132SDZr_Intk: case X86::VFNMSUB132SDZr_Intkz: case X86::VFNMSUB132SSZr_Int: case X86::VFNMSUB132SSZr_Intk: case X86::VFNMSUB132SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FNMSUB132)</td></tr>
<tr><th id="375">375</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="376">376</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="377">377</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="378">378</th><td>  <a class="macro" href="#176" title="case X86::VFNMSUB132PDZm: case X86::VFNMSUB132PDZmk: case X86::VFNMSUB132PDZmkz: case X86::VFNMSUB132PDZ256m: case X86::VFNMSUB132PDZ256mk: case X86::VFNMSUB132PDZ256mkz: case X86::VFNMSUB132PDZ128m: case X86::VFNMSUB132PDZ128mk: case X86::VFNMSUB132PDZ128mkz: case X86::VFNMSUB132PDm: case X86::VFNMSUB132PDYm: case X86::VFNMSUB132PSZm: case X86::VFNMSUB132PSZmk: case X86::VFNMSUB132PSZmkz: case X86::VFNMSUB132PSZ256m: case X86::VFNMSUB132PSZ256mk: case X86::VFNMSUB132PSZ256mkz: case X86::VFNMSUB132PSZ128m: case X86::VFNMSUB132PSZ128mk: case X86::VFNMSUB132PSZ128mkz: case X86::VFNMSUB132PSm: case X86::VFNMSUB132PSYm: case X86::VFNMSUB132PDZmb: case X86::VFNMSUB132PDZmbk: case X86::VFNMSUB132PDZmbkz: case X86::VFNMSUB132PDZ256mb: case X86::VFNMSUB132PDZ256mbk: case X86::VFNMSUB132PDZ256mbkz: case X86::VFNMSUB132PDZ128mb: case X86::VFNMSUB132PDZ128mbk: case X86::VFNMSUB132PDZ128mbkz: case X86::VFNMSUB132PSZmb: case X86::VFNMSUB132PSZmbk: case X86::VFNMSUB132PSZmbkz: case X86::VFNMSUB132PSZ256mb: case X86::VFNMSUB132PSZ256mbk: case X86::VFNMSUB132PSZ256mbkz: case X86::VFNMSUB132PSZ128mb: case X86::VFNMSUB132PSZ128mbk: case X86::VFNMSUB132PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FNMSUB132)</td></tr>
<tr><th id="379">379</th><td>  <a class="macro" href="#192" title="case X86::VFNMSUB132SDm: case X86::VFNMSUB132SSm: case X86::VFNMSUB132SDm_Int: case X86::VFNMSUB132SSm_Int: case X86::VFNMSUB132SDZm: case X86::VFNMSUB132SSZm: case X86::VFNMSUB132SDZm_Int: case X86::VFNMSUB132SDZm_Intk: case X86::VFNMSUB132SDZm_Intkz: case X86::VFNMSUB132SSZm_Int: case X86::VFNMSUB132SSZm_Intk: case X86::VFNMSUB132SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FNMSUB132)</td></tr>
<tr><th id="380">380</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="381">381</th><td>    <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="382">382</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>;</td></tr>
<tr><th id="383">383</th><td>    <a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a> = <b>true</b>;</td></tr>
<tr><th id="384">384</th><td>    <b>break</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <a class="macro" href="#172" title="case X86::VFNMSUB213PDZr: case X86::VFNMSUB213PDZrk: case X86::VFNMSUB213PDZrkz: case X86::VFNMSUB213PDZ256r: case X86::VFNMSUB213PDZ256rk: case X86::VFNMSUB213PDZ256rkz: case X86::VFNMSUB213PDZ128r: case X86::VFNMSUB213PDZ128rk: case X86::VFNMSUB213PDZ128rkz: case X86::VFNMSUB213PDr: case X86::VFNMSUB213PDYr: case X86::VFNMSUB213PSZr: case X86::VFNMSUB213PSZrk: case X86::VFNMSUB213PSZrkz: case X86::VFNMSUB213PSZ256r: case X86::VFNMSUB213PSZ256rk: case X86::VFNMSUB213PSZ256rkz: case X86::VFNMSUB213PSZ128r: case X86::VFNMSUB213PSZ128rk: case X86::VFNMSUB213PSZ128rkz: case X86::VFNMSUB213PSr: case X86::VFNMSUB213PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FNMSUB213)</td></tr>
<tr><th id="387">387</th><td>  <a class="macro" href="#182" title="case X86::VFNMSUB213SDr: case X86::VFNMSUB213SSr: case X86::VFNMSUB213SDr_Int: case X86::VFNMSUB213SSr_Int: case X86::VFNMSUB213SDZr: case X86::VFNMSUB213SSZr: case X86::VFNMSUB213SDZr_Int: case X86::VFNMSUB213SDZr_Intk: case X86::VFNMSUB213SDZr_Intkz: case X86::VFNMSUB213SSZr_Int: case X86::VFNMSUB213SSZr_Intk: case X86::VFNMSUB213SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FNMSUB213)</td></tr>
<tr><th id="388">388</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="389">389</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="391">391</th><td>  <a class="macro" href="#176" title="case X86::VFNMSUB213PDZm: case X86::VFNMSUB213PDZmk: case X86::VFNMSUB213PDZmkz: case X86::VFNMSUB213PDZ256m: case X86::VFNMSUB213PDZ256mk: case X86::VFNMSUB213PDZ256mkz: case X86::VFNMSUB213PDZ128m: case X86::VFNMSUB213PDZ128mk: case X86::VFNMSUB213PDZ128mkz: case X86::VFNMSUB213PDm: case X86::VFNMSUB213PDYm: case X86::VFNMSUB213PSZm: case X86::VFNMSUB213PSZmk: case X86::VFNMSUB213PSZmkz: case X86::VFNMSUB213PSZ256m: case X86::VFNMSUB213PSZ256mk: case X86::VFNMSUB213PSZ256mkz: case X86::VFNMSUB213PSZ128m: case X86::VFNMSUB213PSZ128mk: case X86::VFNMSUB213PSZ128mkz: case X86::VFNMSUB213PSm: case X86::VFNMSUB213PSYm: case X86::VFNMSUB213PDZmb: case X86::VFNMSUB213PDZmbk: case X86::VFNMSUB213PDZmbkz: case X86::VFNMSUB213PDZ256mb: case X86::VFNMSUB213PDZ256mbk: case X86::VFNMSUB213PDZ256mbkz: case X86::VFNMSUB213PDZ128mb: case X86::VFNMSUB213PDZ128mbk: case X86::VFNMSUB213PDZ128mbkz: case X86::VFNMSUB213PSZmb: case X86::VFNMSUB213PSZmbk: case X86::VFNMSUB213PSZmbkz: case X86::VFNMSUB213PSZ256mb: case X86::VFNMSUB213PSZ256mbk: case X86::VFNMSUB213PSZ256mbkz: case X86::VFNMSUB213PSZ128mb: case X86::VFNMSUB213PSZ128mbk: case X86::VFNMSUB213PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FNMSUB213)</td></tr>
<tr><th id="392">392</th><td>  <a class="macro" href="#192" title="case X86::VFNMSUB213SDm: case X86::VFNMSUB213SSm: case X86::VFNMSUB213SDm_Int: case X86::VFNMSUB213SSm_Int: case X86::VFNMSUB213SDZm: case X86::VFNMSUB213SSZm: case X86::VFNMSUB213SDZm_Int: case X86::VFNMSUB213SDZm_Intk: case X86::VFNMSUB213SDZm_Intkz: case X86::VFNMSUB213SSZm_Int: case X86::VFNMSUB213SSZm_Intk: case X86::VFNMSUB213SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FNMSUB213)</td></tr>
<tr><th id="393">393</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="394">394</th><td>    <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="395">395</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>;</td></tr>
<tr><th id="396">396</th><td>    <a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a> = <b>true</b>;</td></tr>
<tr><th id="397">397</th><td>    <b>break</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <a class="macro" href="#172" title="case X86::VFNMSUB231PDZr: case X86::VFNMSUB231PDZrk: case X86::VFNMSUB231PDZrkz: case X86::VFNMSUB231PDZ256r: case X86::VFNMSUB231PDZ256rk: case X86::VFNMSUB231PDZ256rkz: case X86::VFNMSUB231PDZ128r: case X86::VFNMSUB231PDZ128rk: case X86::VFNMSUB231PDZ128rkz: case X86::VFNMSUB231PDr: case X86::VFNMSUB231PDYr: case X86::VFNMSUB231PSZr: case X86::VFNMSUB231PSZrk: case X86::VFNMSUB231PSZrkz: case X86::VFNMSUB231PSZ256r: case X86::VFNMSUB231PSZ256rk: case X86::VFNMSUB231PSZ256rkz: case X86::VFNMSUB231PSZ128r: case X86::VFNMSUB231PSZ128rk: case X86::VFNMSUB231PSZ128rkz: case X86::VFNMSUB231PSr: case X86::VFNMSUB231PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FNMSUB231)</td></tr>
<tr><th id="400">400</th><td>  <a class="macro" href="#182" title="case X86::VFNMSUB231SDr: case X86::VFNMSUB231SSr: case X86::VFNMSUB231SDr_Int: case X86::VFNMSUB231SSr_Int: case X86::VFNMSUB231SDZr: case X86::VFNMSUB231SSZr: case X86::VFNMSUB231SDZr_Int: case X86::VFNMSUB231SDZr_Intk: case X86::VFNMSUB231SDZr_Intkz: case X86::VFNMSUB231SSZr_Int: case X86::VFNMSUB231SSZr_Intk: case X86::VFNMSUB231SSZr_Intkz:" data-ref="_M/CASE_FMA_SCALAR_REG">CASE_FMA_SCALAR_REG</a>(FNMSUB231)</td></tr>
<tr><th id="401">401</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="402">402</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="403">403</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="404">404</th><td>  <a class="macro" href="#176" title="case X86::VFNMSUB231PDZm: case X86::VFNMSUB231PDZmk: case X86::VFNMSUB231PDZmkz: case X86::VFNMSUB231PDZ256m: case X86::VFNMSUB231PDZ256mk: case X86::VFNMSUB231PDZ256mkz: case X86::VFNMSUB231PDZ128m: case X86::VFNMSUB231PDZ128mk: case X86::VFNMSUB231PDZ128mkz: case X86::VFNMSUB231PDm: case X86::VFNMSUB231PDYm: case X86::VFNMSUB231PSZm: case X86::VFNMSUB231PSZmk: case X86::VFNMSUB231PSZmkz: case X86::VFNMSUB231PSZ256m: case X86::VFNMSUB231PSZ256mk: case X86::VFNMSUB231PSZ256mkz: case X86::VFNMSUB231PSZ128m: case X86::VFNMSUB231PSZ128mk: case X86::VFNMSUB231PSZ128mkz: case X86::VFNMSUB231PSm: case X86::VFNMSUB231PSYm: case X86::VFNMSUB231PDZmb: case X86::VFNMSUB231PDZmbk: case X86::VFNMSUB231PDZmbkz: case X86::VFNMSUB231PDZ256mb: case X86::VFNMSUB231PDZ256mbk: case X86::VFNMSUB231PDZ256mbkz: case X86::VFNMSUB231PDZ128mb: case X86::VFNMSUB231PDZ128mbk: case X86::VFNMSUB231PDZ128mbkz: case X86::VFNMSUB231PSZmb: case X86::VFNMSUB231PSZmbk: case X86::VFNMSUB231PSZmbkz: case X86::VFNMSUB231PSZ256mb: case X86::VFNMSUB231PSZ256mbk: case X86::VFNMSUB231PSZ256mbkz: case X86::VFNMSUB231PSZ128mb: case X86::VFNMSUB231PSZ128mbk: case X86::VFNMSUB231PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FNMSUB231)</td></tr>
<tr><th id="405">405</th><td>  <a class="macro" href="#192" title="case X86::VFNMSUB231SDm: case X86::VFNMSUB231SSm: case X86::VFNMSUB231SDm_Int: case X86::VFNMSUB231SSm_Int: case X86::VFNMSUB231SDZm: case X86::VFNMSUB231SSZm: case X86::VFNMSUB231SDZm_Int: case X86::VFNMSUB231SDZm_Intk: case X86::VFNMSUB231SDZm_Intkz: case X86::VFNMSUB231SSZm_Int: case X86::VFNMSUB231SSZm_Intk: case X86::VFNMSUB231SSZm_Intkz:" data-ref="_M/CASE_FMA_SCALAR_MEM">CASE_FMA_SCALAR_MEM</a>(FNMSUB231)</td></tr>
<tr><th id="406">406</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="407">407</th><td>    <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="408">408</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-"</q>;</td></tr>
<tr><th id="409">409</th><td>    <a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a> = <b>true</b>;</td></tr>
<tr><th id="410">410</th><td>    <b>break</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <a class="macro" href="#172" title="case X86::VFMADDSUB132PDZr: case X86::VFMADDSUB132PDZrk: case X86::VFMADDSUB132PDZrkz: case X86::VFMADDSUB132PDZ256r: case X86::VFMADDSUB132PDZ256rk: case X86::VFMADDSUB132PDZ256rkz: case X86::VFMADDSUB132PDZ128r: case X86::VFMADDSUB132PDZ128rk: case X86::VFMADDSUB132PDZ128rkz: case X86::VFMADDSUB132PDr: case X86::VFMADDSUB132PDYr: case X86::VFMADDSUB132PSZr: case X86::VFMADDSUB132PSZrk: case X86::VFMADDSUB132PSZrkz: case X86::VFMADDSUB132PSZ256r: case X86::VFMADDSUB132PSZ256rk: case X86::VFMADDSUB132PSZ256rkz: case X86::VFMADDSUB132PSZ128r: case X86::VFMADDSUB132PSZ128rk: case X86::VFMADDSUB132PSZ128rkz: case X86::VFMADDSUB132PSr: case X86::VFMADDSUB132PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMADDSUB132)</td></tr>
<tr><th id="413">413</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="414">414</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="416">416</th><td>  <a class="macro" href="#176" title="case X86::VFMADDSUB132PDZm: case X86::VFMADDSUB132PDZmk: case X86::VFMADDSUB132PDZmkz: case X86::VFMADDSUB132PDZ256m: case X86::VFMADDSUB132PDZ256mk: case X86::VFMADDSUB132PDZ256mkz: case X86::VFMADDSUB132PDZ128m: case X86::VFMADDSUB132PDZ128mk: case X86::VFMADDSUB132PDZ128mkz: case X86::VFMADDSUB132PDm: case X86::VFMADDSUB132PDYm: case X86::VFMADDSUB132PSZm: case X86::VFMADDSUB132PSZmk: case X86::VFMADDSUB132PSZmkz: case X86::VFMADDSUB132PSZ256m: case X86::VFMADDSUB132PSZ256mk: case X86::VFMADDSUB132PSZ256mkz: case X86::VFMADDSUB132PSZ128m: case X86::VFMADDSUB132PSZ128mk: case X86::VFMADDSUB132PSZ128mkz: case X86::VFMADDSUB132PSm: case X86::VFMADDSUB132PSYm: case X86::VFMADDSUB132PDZmb: case X86::VFMADDSUB132PDZmbk: case X86::VFMADDSUB132PDZmbkz: case X86::VFMADDSUB132PDZ256mb: case X86::VFMADDSUB132PDZ256mbk: case X86::VFMADDSUB132PDZ256mbkz: case X86::VFMADDSUB132PDZ128mb: case X86::VFMADDSUB132PDZ128mbk: case X86::VFMADDSUB132PDZ128mbkz: case X86::VFMADDSUB132PSZmb: case X86::VFMADDSUB132PSZmbk: case X86::VFMADDSUB132PSZmbkz: case X86::VFMADDSUB132PSZ256mb: case X86::VFMADDSUB132PSZ256mbk: case X86::VFMADDSUB132PSZ256mbkz: case X86::VFMADDSUB132PSZ128mb: case X86::VFMADDSUB132PSZ128mbk: case X86::VFMADDSUB132PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMADDSUB132)</td></tr>
<tr><th id="417">417</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="418">418</th><td>    <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="419">419</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+/-"</q>;</td></tr>
<tr><th id="420">420</th><td>    <b>break</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <a class="macro" href="#172" title="case X86::VFMADDSUB213PDZr: case X86::VFMADDSUB213PDZrk: case X86::VFMADDSUB213PDZrkz: case X86::VFMADDSUB213PDZ256r: case X86::VFMADDSUB213PDZ256rk: case X86::VFMADDSUB213PDZ256rkz: case X86::VFMADDSUB213PDZ128r: case X86::VFMADDSUB213PDZ128rk: case X86::VFMADDSUB213PDZ128rkz: case X86::VFMADDSUB213PDr: case X86::VFMADDSUB213PDYr: case X86::VFMADDSUB213PSZr: case X86::VFMADDSUB213PSZrk: case X86::VFMADDSUB213PSZrkz: case X86::VFMADDSUB213PSZ256r: case X86::VFMADDSUB213PSZ256rk: case X86::VFMADDSUB213PSZ256rkz: case X86::VFMADDSUB213PSZ128r: case X86::VFMADDSUB213PSZ128rk: case X86::VFMADDSUB213PSZ128rkz: case X86::VFMADDSUB213PSr: case X86::VFMADDSUB213PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMADDSUB213)</td></tr>
<tr><th id="423">423</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="424">424</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="425">425</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="426">426</th><td>  <a class="macro" href="#176" title="case X86::VFMADDSUB213PDZm: case X86::VFMADDSUB213PDZmk: case X86::VFMADDSUB213PDZmkz: case X86::VFMADDSUB213PDZ256m: case X86::VFMADDSUB213PDZ256mk: case X86::VFMADDSUB213PDZ256mkz: case X86::VFMADDSUB213PDZ128m: case X86::VFMADDSUB213PDZ128mk: case X86::VFMADDSUB213PDZ128mkz: case X86::VFMADDSUB213PDm: case X86::VFMADDSUB213PDYm: case X86::VFMADDSUB213PSZm: case X86::VFMADDSUB213PSZmk: case X86::VFMADDSUB213PSZmkz: case X86::VFMADDSUB213PSZ256m: case X86::VFMADDSUB213PSZ256mk: case X86::VFMADDSUB213PSZ256mkz: case X86::VFMADDSUB213PSZ128m: case X86::VFMADDSUB213PSZ128mk: case X86::VFMADDSUB213PSZ128mkz: case X86::VFMADDSUB213PSm: case X86::VFMADDSUB213PSYm: case X86::VFMADDSUB213PDZmb: case X86::VFMADDSUB213PDZmbk: case X86::VFMADDSUB213PDZmbkz: case X86::VFMADDSUB213PDZ256mb: case X86::VFMADDSUB213PDZ256mbk: case X86::VFMADDSUB213PDZ256mbkz: case X86::VFMADDSUB213PDZ128mb: case X86::VFMADDSUB213PDZ128mbk: case X86::VFMADDSUB213PDZ128mbkz: case X86::VFMADDSUB213PSZmb: case X86::VFMADDSUB213PSZmbk: case X86::VFMADDSUB213PSZmbkz: case X86::VFMADDSUB213PSZ256mb: case X86::VFMADDSUB213PSZ256mbk: case X86::VFMADDSUB213PSZ256mbkz: case X86::VFMADDSUB213PSZ128mb: case X86::VFMADDSUB213PSZ128mbk: case X86::VFMADDSUB213PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMADDSUB213)</td></tr>
<tr><th id="427">427</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="428">428</th><td>    <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="429">429</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+/-"</q>;</td></tr>
<tr><th id="430">430</th><td>    <b>break</b>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <a class="macro" href="#172" title="case X86::VFMADDSUB231PDZr: case X86::VFMADDSUB231PDZrk: case X86::VFMADDSUB231PDZrkz: case X86::VFMADDSUB231PDZ256r: case X86::VFMADDSUB231PDZ256rk: case X86::VFMADDSUB231PDZ256rkz: case X86::VFMADDSUB231PDZ128r: case X86::VFMADDSUB231PDZ128rk: case X86::VFMADDSUB231PDZ128rkz: case X86::VFMADDSUB231PDr: case X86::VFMADDSUB231PDYr: case X86::VFMADDSUB231PSZr: case X86::VFMADDSUB231PSZrk: case X86::VFMADDSUB231PSZrkz: case X86::VFMADDSUB231PSZ256r: case X86::VFMADDSUB231PSZ256rk: case X86::VFMADDSUB231PSZ256rkz: case X86::VFMADDSUB231PSZ128r: case X86::VFMADDSUB231PSZ128rk: case X86::VFMADDSUB231PSZ128rkz: case X86::VFMADDSUB231PSr: case X86::VFMADDSUB231PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMADDSUB231)</td></tr>
<tr><th id="433">433</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="434">434</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="436">436</th><td>  <a class="macro" href="#176" title="case X86::VFMADDSUB231PDZm: case X86::VFMADDSUB231PDZmk: case X86::VFMADDSUB231PDZmkz: case X86::VFMADDSUB231PDZ256m: case X86::VFMADDSUB231PDZ256mk: case X86::VFMADDSUB231PDZ256mkz: case X86::VFMADDSUB231PDZ128m: case X86::VFMADDSUB231PDZ128mk: case X86::VFMADDSUB231PDZ128mkz: case X86::VFMADDSUB231PDm: case X86::VFMADDSUB231PDYm: case X86::VFMADDSUB231PSZm: case X86::VFMADDSUB231PSZmk: case X86::VFMADDSUB231PSZmkz: case X86::VFMADDSUB231PSZ256m: case X86::VFMADDSUB231PSZ256mk: case X86::VFMADDSUB231PSZ256mkz: case X86::VFMADDSUB231PSZ128m: case X86::VFMADDSUB231PSZ128mk: case X86::VFMADDSUB231PSZ128mkz: case X86::VFMADDSUB231PSm: case X86::VFMADDSUB231PSYm: case X86::VFMADDSUB231PDZmb: case X86::VFMADDSUB231PDZmbk: case X86::VFMADDSUB231PDZmbkz: case X86::VFMADDSUB231PDZ256mb: case X86::VFMADDSUB231PDZ256mbk: case X86::VFMADDSUB231PDZ256mbkz: case X86::VFMADDSUB231PDZ128mb: case X86::VFMADDSUB231PDZ128mbk: case X86::VFMADDSUB231PDZ128mbkz: case X86::VFMADDSUB231PSZmb: case X86::VFMADDSUB231PSZmbk: case X86::VFMADDSUB231PSZmbkz: case X86::VFMADDSUB231PSZ256mb: case X86::VFMADDSUB231PSZ256mbk: case X86::VFMADDSUB231PSZ256mbkz: case X86::VFMADDSUB231PSZ128mb: case X86::VFMADDSUB231PSZ128mbk: case X86::VFMADDSUB231PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMADDSUB231)</td></tr>
<tr><th id="437">437</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="438">438</th><td>    <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="439">439</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+/-"</q>;</td></tr>
<tr><th id="440">440</th><td>    <b>break</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <a class="macro" href="#172" title="case X86::VFMSUBADD132PDZr: case X86::VFMSUBADD132PDZrk: case X86::VFMSUBADD132PDZrkz: case X86::VFMSUBADD132PDZ256r: case X86::VFMSUBADD132PDZ256rk: case X86::VFMSUBADD132PDZ256rkz: case X86::VFMSUBADD132PDZ128r: case X86::VFMSUBADD132PDZ128rk: case X86::VFMSUBADD132PDZ128rkz: case X86::VFMSUBADD132PDr: case X86::VFMSUBADD132PDYr: case X86::VFMSUBADD132PSZr: case X86::VFMSUBADD132PSZrk: case X86::VFMSUBADD132PSZrkz: case X86::VFMSUBADD132PSZ256r: case X86::VFMSUBADD132PSZ256rk: case X86::VFMSUBADD132PSZ256rkz: case X86::VFMSUBADD132PSZ128r: case X86::VFMSUBADD132PSZ128rk: case X86::VFMSUBADD132PSZ128rkz: case X86::VFMSUBADD132PSr: case X86::VFMSUBADD132PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMSUBADD132)</td></tr>
<tr><th id="443">443</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="444">444</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="445">445</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="446">446</th><td>  <a class="macro" href="#176" title="case X86::VFMSUBADD132PDZm: case X86::VFMSUBADD132PDZmk: case X86::VFMSUBADD132PDZmkz: case X86::VFMSUBADD132PDZ256m: case X86::VFMSUBADD132PDZ256mk: case X86::VFMSUBADD132PDZ256mkz: case X86::VFMSUBADD132PDZ128m: case X86::VFMSUBADD132PDZ128mk: case X86::VFMSUBADD132PDZ128mkz: case X86::VFMSUBADD132PDm: case X86::VFMSUBADD132PDYm: case X86::VFMSUBADD132PSZm: case X86::VFMSUBADD132PSZmk: case X86::VFMSUBADD132PSZmkz: case X86::VFMSUBADD132PSZ256m: case X86::VFMSUBADD132PSZ256mk: case X86::VFMSUBADD132PSZ256mkz: case X86::VFMSUBADD132PSZ128m: case X86::VFMSUBADD132PSZ128mk: case X86::VFMSUBADD132PSZ128mkz: case X86::VFMSUBADD132PSm: case X86::VFMSUBADD132PSYm: case X86::VFMSUBADD132PDZmb: case X86::VFMSUBADD132PDZmbk: case X86::VFMSUBADD132PDZmbkz: case X86::VFMSUBADD132PDZ256mb: case X86::VFMSUBADD132PDZ256mbk: case X86::VFMSUBADD132PDZ256mbkz: case X86::VFMSUBADD132PDZ128mb: case X86::VFMSUBADD132PDZ128mbk: case X86::VFMSUBADD132PDZ128mbkz: case X86::VFMSUBADD132PSZmb: case X86::VFMSUBADD132PSZmbk: case X86::VFMSUBADD132PSZmbkz: case X86::VFMSUBADD132PSZ256mb: case X86::VFMSUBADD132PSZ256mbk: case X86::VFMSUBADD132PSZ256mbkz: case X86::VFMSUBADD132PSZ128mb: case X86::VFMSUBADD132PSZ128mbk: case X86::VFMSUBADD132PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMSUBADD132)</td></tr>
<tr><th id="447">447</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="448">448</th><td>    <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="449">449</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-/+"</q>;</td></tr>
<tr><th id="450">450</th><td>    <b>break</b>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <a class="macro" href="#172" title="case X86::VFMSUBADD213PDZr: case X86::VFMSUBADD213PDZrk: case X86::VFMSUBADD213PDZrkz: case X86::VFMSUBADD213PDZ256r: case X86::VFMSUBADD213PDZ256rk: case X86::VFMSUBADD213PDZ256rkz: case X86::VFMSUBADD213PDZ128r: case X86::VFMSUBADD213PDZ128rk: case X86::VFMSUBADD213PDZ128rkz: case X86::VFMSUBADD213PDr: case X86::VFMSUBADD213PDYr: case X86::VFMSUBADD213PSZr: case X86::VFMSUBADD213PSZrk: case X86::VFMSUBADD213PSZrkz: case X86::VFMSUBADD213PSZ256r: case X86::VFMSUBADD213PSZ256rk: case X86::VFMSUBADD213PSZ256rkz: case X86::VFMSUBADD213PSZ128r: case X86::VFMSUBADD213PSZ128rk: case X86::VFMSUBADD213PSZ128rkz: case X86::VFMSUBADD213PSr: case X86::VFMSUBADD213PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMSUBADD213)</td></tr>
<tr><th id="453">453</th><td>    AccName = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="454">454</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="455">455</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="456">456</th><td>  <a class="macro" href="#176" title="case X86::VFMSUBADD213PDZm: case X86::VFMSUBADD213PDZmk: case X86::VFMSUBADD213PDZmkz: case X86::VFMSUBADD213PDZ256m: case X86::VFMSUBADD213PDZ256mk: case X86::VFMSUBADD213PDZ256mkz: case X86::VFMSUBADD213PDZ128m: case X86::VFMSUBADD213PDZ128mk: case X86::VFMSUBADD213PDZ128mkz: case X86::VFMSUBADD213PDm: case X86::VFMSUBADD213PDYm: case X86::VFMSUBADD213PSZm: case X86::VFMSUBADD213PSZmk: case X86::VFMSUBADD213PSZmkz: case X86::VFMSUBADD213PSZ256m: case X86::VFMSUBADD213PSZ256mk: case X86::VFMSUBADD213PSZ256mkz: case X86::VFMSUBADD213PSZ128m: case X86::VFMSUBADD213PSZ128mk: case X86::VFMSUBADD213PSZ128mkz: case X86::VFMSUBADD213PSm: case X86::VFMSUBADD213PSYm: case X86::VFMSUBADD213PDZmb: case X86::VFMSUBADD213PDZmbk: case X86::VFMSUBADD213PDZmbkz: case X86::VFMSUBADD213PDZ256mb: case X86::VFMSUBADD213PDZ256mbk: case X86::VFMSUBADD213PDZ256mbkz: case X86::VFMSUBADD213PDZ128mb: case X86::VFMSUBADD213PDZ128mbk: case X86::VFMSUBADD213PDZ128mbkz: case X86::VFMSUBADD213PSZmb: case X86::VFMSUBADD213PSZmbk: case X86::VFMSUBADD213PSZmbkz: case X86::VFMSUBADD213PSZ256mb: case X86::VFMSUBADD213PSZ256mbk: case X86::VFMSUBADD213PSZ256mbkz: case X86::VFMSUBADD213PSZ128mb: case X86::VFMSUBADD213PSZ128mbk: case X86::VFMSUBADD213PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMSUBADD213)</td></tr>
<tr><th id="457">457</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="458">458</th><td>    <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="459">459</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-/+"</q>;</td></tr>
<tr><th id="460">460</th><td>    <b>break</b>;</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <a class="macro" href="#172" title="case X86::VFMSUBADD231PDZr: case X86::VFMSUBADD231PDZrk: case X86::VFMSUBADD231PDZrkz: case X86::VFMSUBADD231PDZ256r: case X86::VFMSUBADD231PDZ256rk: case X86::VFMSUBADD231PDZ256rkz: case X86::VFMSUBADD231PDZ128r: case X86::VFMSUBADD231PDZ128rk: case X86::VFMSUBADD231PDZ128rkz: case X86::VFMSUBADD231PDr: case X86::VFMSUBADD231PDYr: case X86::VFMSUBADD231PSZr: case X86::VFMSUBADD231PSZrk: case X86::VFMSUBADD231PSZrkz: case X86::VFMSUBADD231PSZ256r: case X86::VFMSUBADD231PSZ256rk: case X86::VFMSUBADD231PSZ256rkz: case X86::VFMSUBADD231PSZ128r: case X86::VFMSUBADD231PSZ128rk: case X86::VFMSUBADD231PSZ128rkz: case X86::VFMSUBADD231PSr: case X86::VFMSUBADD231PSYr:" data-ref="_M/CASE_FMA_PACKED_REG">CASE_FMA_PACKED_REG</a>(FMSUBADD231)</td></tr>
<tr><th id="463">463</th><td>    Mul2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="464">464</th><td>    <a class="local col2 ref" href="#132RegForm" title='RegForm' data-ref="132RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="465">465</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="466">466</th><td>  <a class="macro" href="#176" title="case X86::VFMSUBADD231PDZm: case X86::VFMSUBADD231PDZmk: case X86::VFMSUBADD231PDZmkz: case X86::VFMSUBADD231PDZ256m: case X86::VFMSUBADD231PDZ256mk: case X86::VFMSUBADD231PDZ256mkz: case X86::VFMSUBADD231PDZ128m: case X86::VFMSUBADD231PDZ128mk: case X86::VFMSUBADD231PDZ128mkz: case X86::VFMSUBADD231PDm: case X86::VFMSUBADD231PDYm: case X86::VFMSUBADD231PSZm: case X86::VFMSUBADD231PSZmk: case X86::VFMSUBADD231PSZmkz: case X86::VFMSUBADD231PSZ256m: case X86::VFMSUBADD231PSZ256mk: case X86::VFMSUBADD231PSZ256mkz: case X86::VFMSUBADD231PSZ128m: case X86::VFMSUBADD231PSZ128mk: case X86::VFMSUBADD231PSZ128mkz: case X86::VFMSUBADD231PSm: case X86::VFMSUBADD231PSYm: case X86::VFMSUBADD231PDZmb: case X86::VFMSUBADD231PDZmbk: case X86::VFMSUBADD231PDZmbkz: case X86::VFMSUBADD231PDZ256mb: case X86::VFMSUBADD231PDZ256mbk: case X86::VFMSUBADD231PDZ256mbkz: case X86::VFMSUBADD231PDZ128mb: case X86::VFMSUBADD231PDZ128mbk: case X86::VFMSUBADD231PDZ128mbkz: case X86::VFMSUBADD231PSZmb: case X86::VFMSUBADD231PSZmbk: case X86::VFMSUBADD231PSZmbkz: case X86::VFMSUBADD231PSZ256mb: case X86::VFMSUBADD231PSZ256mbk: case X86::VFMSUBADD231PSZ256mbkz: case X86::VFMSUBADD231PSZ128mb: case X86::VFMSUBADD231PSZ128mbk: case X86::VFMSUBADD231PSZ128mbkz:" data-ref="_M/CASE_FMA_PACKED_MEM">CASE_FMA_PACKED_MEM</a>(FMSUBADD231)</td></tr>
<tr><th id="467">467</th><td>    Mul1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="468">468</th><td>    <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="469">469</th><td>    <a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-/+"</q>;</td></tr>
<tr><th id="470">470</th><td>    <b>break</b>;</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="135DestName" title='DestName' data-type='const char *' data-ref="135DestName">DestName</dfn> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a>) <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> = <q>"mem"</q>;</td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (!<a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a>) <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> = <q>"mem"</q>;</td></tr>
<tr><th id="477">477</th><td>  <b>if</b> (!<a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a>)  <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a> = <q>"mem"</q>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <a class="local col7 ref" href="#127OS" title='OS' data-ref="127OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col5 ref" href="#135DestName" title='DestName' data-ref="135DestName">DestName</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="480">480</th><td>  <i>// TODO: Print masking information?</i></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <b>if</b> (<a class="local col3 ref" href="#133Negate" title='Negate' data-ref="133Negate">Negate</a>)</td></tr>
<tr><th id="483">483</th><td>    <a class="local col7 ref" href="#127OS" title='OS' data-ref="127OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <a class="local col7 ref" href="#127OS" title='OS' data-ref="127OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col8 ref" href="#128Mul1Name" title='Mul1Name' data-ref="128Mul1Name">Mul1Name</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" * "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col9 ref" href="#129Mul2Name" title='Mul2Name' data-ref="129Mul2Name">Mul2Name</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#134AccStr" title='AccStr' data-ref="134AccStr">AccStr</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd></td></tr>
<tr><th id="486">486</th><td>     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col0 ref" href="#130AccName" title='AccName' data-ref="130AccName">AccName</a>;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="489">489</th><td>}</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="493">493</th><td><i>// Top Level Entrypoint</i></td></tr>
<tr><th id="494">494</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="495">495</th><td><i></i></td></tr>
<tr><th id="496">496</th><td><i>/// EmitAnyX86InstComments - This function decodes x86 instructions and prints</i></td></tr>
<tr><th id="497">497</th><td><i>/// newline terminated strings to the specified string if desired.  This</i></td></tr>
<tr><th id="498">498</th><td><i>/// information is shown in disassembly dumps when verbose assembly is enabled.</i></td></tr>
<tr><th id="499">499</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE" title='llvm::EmitAnyX86InstComments' data-ref="_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE">EmitAnyX86InstComments</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> *<dfn class="local col6 decl" id="136MI" title='MI' data-type='const llvm::MCInst *' data-ref="136MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="137OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="137OS">OS</dfn>,</td></tr>
<tr><th id="500">500</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col8 decl" id="138MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="138MCII">MCII</dfn>) {</td></tr>
<tr><th id="501">501</th><td>  <i>// If this is a shuffle operation, the switch should fill in this state.</i></td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>8</var>&gt; <a class="ref fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="139ShuffleMask" title='ShuffleMask' data-type='SmallVector&lt;int, 8&gt;' data-ref="139ShuffleMask">ShuffleMask</dfn>;</td></tr>
<tr><th id="503">503</th><td>  <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="140DestName" title='DestName' data-type='const char *' data-ref="140DestName">DestName</dfn> = <b>nullptr</b>, *<dfn class="local col1 decl" id="141Src1Name" title='Src1Name' data-type='const char *' data-ref="141Src1Name">Src1Name</dfn> = <b>nullptr</b>, *<dfn class="local col2 decl" id="142Src2Name" title='Src2Name' data-type='const char *' data-ref="142Src2Name">Src2Name</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="504">504</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143NumOperands" title='NumOperands' data-type='unsigned int' data-ref="143NumOperands">NumOperands</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="505">505</th><td>  <em>bool</em> <dfn class="local col4 decl" id="144RegForm" title='RegForm' data-type='bool' data-ref="144RegForm">RegForm</dfn> = <b>false</b>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL17printFMA3CommentsPKN4llvm6MCInstERNS_11raw_ostreamE" title='printFMA3Comments' data-use='c' data-ref="_ZL17printFMA3CommentsPKN4llvm6MCInstERNS_11raw_ostreamE">printFMA3Comments</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a></span>))</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <b>switch</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="511">511</th><td>  <b>default</b>:</td></tr>
<tr><th id="512">512</th><td>    <i>// Not an instruction for which we can decode comments.</i></td></tr>
<tr><th id="513">513</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLENDPDrri&apos; in namespace &apos;llvm::X86&apos;">BLENDPDrri</span>:</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPDrri&apos; in namespace &apos;llvm::X86&apos;">VBLENDPDrri</span>:</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPDYrri&apos; in namespace &apos;llvm::X86&apos;">VBLENDPDYrri</span>:</td></tr>
<tr><th id="518">518</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="519">519</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="520">520</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLENDPDrmi&apos; in namespace &apos;llvm::X86&apos;">BLENDPDrmi</span>:</td></tr>
<tr><th id="521">521</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPDrmi&apos; in namespace &apos;llvm::X86&apos;">VBLENDPDrmi</span>:</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPDYrmi&apos; in namespace &apos;llvm::X86&apos;">VBLENDPDYrmi</span>:</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="524">524</th><td>      DecodeBLENDMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>),</td></tr>
<tr><th id="525">525</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="526">526</th><td>                      ShuffleMask);</td></tr>
<tr><th id="527">527</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="528">528</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="529">529</th><td>    <b>break</b>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLENDPSrri&apos; in namespace &apos;llvm::X86&apos;">BLENDPSrri</span>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPSrri&apos; in namespace &apos;llvm::X86&apos;">VBLENDPSrri</span>:</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPSYrri&apos; in namespace &apos;llvm::X86&apos;">VBLENDPSYrri</span>:</td></tr>
<tr><th id="534">534</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="535">535</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLENDPSrmi&apos; in namespace &apos;llvm::X86&apos;">BLENDPSrmi</span>:</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPSrmi&apos; in namespace &apos;llvm::X86&apos;">VBLENDPSrmi</span>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBLENDPSYrmi&apos; in namespace &apos;llvm::X86&apos;">VBLENDPSYrmi</span>:</td></tr>
<tr><th id="539">539</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="540">540</th><td>      DecodeBLENDMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>),</td></tr>
<tr><th id="541">541</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="542">542</th><td>                      ShuffleMask);</td></tr>
<tr><th id="543">543</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="544">544</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="545">545</th><td>    <b>break</b>;</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PBLENDWrri&apos; in namespace &apos;llvm::X86&apos;">PBLENDWrri</span>:</td></tr>
<tr><th id="548">548</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDWrri&apos; in namespace &apos;llvm::X86&apos;">VPBLENDWrri</span>:</td></tr>
<tr><th id="549">549</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDWYrri&apos; in namespace &apos;llvm::X86&apos;">VPBLENDWYrri</span>:</td></tr>
<tr><th id="550">550</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="551">551</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PBLENDWrmi&apos; in namespace &apos;llvm::X86&apos;">PBLENDWrmi</span>:</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDWrmi&apos; in namespace &apos;llvm::X86&apos;">VPBLENDWrmi</span>:</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDWYrmi&apos; in namespace &apos;llvm::X86&apos;">VPBLENDWYrmi</span>:</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="556">556</th><td>      DecodeBLENDMask(getRegOperandNumElts(MI, <var>16</var>, <var>0</var>),</td></tr>
<tr><th id="557">557</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="558">558</th><td>                      ShuffleMask);</td></tr>
<tr><th id="559">559</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="560">560</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="561">561</th><td>    <b>break</b>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDDrri&apos; in namespace &apos;llvm::X86&apos;">VPBLENDDrri</span>:</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDDYrri&apos; in namespace &apos;llvm::X86&apos;">VPBLENDDYrri</span>:</td></tr>
<tr><th id="565">565</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="566">566</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDDrmi&apos; in namespace &apos;llvm::X86&apos;">VPBLENDDrmi</span>:</td></tr>
<tr><th id="568">568</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBLENDDYrmi&apos; in namespace &apos;llvm::X86&apos;">VPBLENDDYrmi</span>:</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="570">570</th><td>      DecodeBLENDMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>),</td></tr>
<tr><th id="571">571</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="572">572</th><td>                      ShuffleMask);</td></tr>
<tr><th id="573">573</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="574">574</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="575">575</th><td>    <b>break</b>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;INSERTPSrr&apos; in namespace &apos;llvm::X86&apos;">INSERTPSrr</span>:</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VINSERTPSrr&apos; in namespace &apos;llvm::X86&apos;">VINSERTPSrr</span>:</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VINSERTPSZrr&apos; in namespace &apos;llvm::X86&apos;">VINSERTPSZrr</span>:</td></tr>
<tr><th id="580">580</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="581">581</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;INSERTPSrm&apos; in namespace &apos;llvm::X86&apos;">INSERTPSrm</span>:</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VINSERTPSrm&apos; in namespace &apos;llvm::X86&apos;">VINSERTPSrm</span>:</td></tr>
<tr><th id="584">584</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VINSERTPSZrm&apos; in namespace &apos;llvm::X86&apos;">VINSERTPSZrm</span>:</td></tr>
<tr><th id="585">585</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="586">586</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="587">587</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="588">588</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm18DecodeINSERTPSMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeINSERTPSMask' data-ref="_ZN4llvm18DecodeINSERTPSMaskEjRNS_15SmallVectorImplIiEE">DecodeINSERTPSMask</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="589">589</th><td>                         <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="590">590</th><td>    <b>break</b>;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVLHPSrr&apos; in namespace &apos;llvm::X86&apos;">MOVLHPSrr</span>:</td></tr>
<tr><th id="593">593</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVLHPSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVLHPSrr</span>:</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVLHPSZrr&apos; in namespace &apos;llvm::X86&apos;">VMOVLHPSZrr</span>:</td></tr>
<tr><th id="595">595</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="596">596</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="597">597</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="598">598</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm17DecodeMOVLHPSMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeMOVLHPSMask' data-ref="_ZN4llvm17DecodeMOVLHPSMaskEjRNS_15SmallVectorImplIiEE">DecodeMOVLHPSMask</a>(<var>2</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="599">599</th><td>    <b>break</b>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVHLPSrr&apos; in namespace &apos;llvm::X86&apos;">MOVHLPSrr</span>:</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVHLPSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVHLPSrr</span>:</td></tr>
<tr><th id="603">603</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVHLPSZrr&apos; in namespace &apos;llvm::X86&apos;">VMOVHLPSZrr</span>:</td></tr>
<tr><th id="604">604</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="605">605</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="606">606</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="607">607</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm17DecodeMOVHLPSMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeMOVHLPSMask' data-ref="_ZN4llvm17DecodeMOVHLPSMaskEjRNS_15SmallVectorImplIiEE">DecodeMOVHLPSMask</a>(<var>2</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="608">608</th><td>    <b>break</b>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVHPDrm&apos; in namespace &apos;llvm::X86&apos;">MOVHPDrm</span>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVHPDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVHPDrm</span>:</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVHPDZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVHPDZ128rm</span>:</td></tr>
<tr><th id="613">613</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="614">614</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="615">615</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeInsertElementMask' data-ref="_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE">DecodeInsertElementMask</a>(<var>2</var>, <var>1</var>, <var>1</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="616">616</th><td>    <b>break</b>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVHPSrm&apos; in namespace &apos;llvm::X86&apos;">MOVHPSrm</span>:</td></tr>
<tr><th id="619">619</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVHPSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVHPSrm</span>:</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVHPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVHPSZ128rm</span>:</td></tr>
<tr><th id="621">621</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="622">622</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="623">623</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeInsertElementMask' data-ref="_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE">DecodeInsertElementMask</a>(<var>4</var>, <var>2</var>, <var>2</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="624">624</th><td>    <b>break</b>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVLPDrm&apos; in namespace &apos;llvm::X86&apos;">MOVLPDrm</span>:</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVLPDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVLPDrm</span>:</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVLPDZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVLPDZ128rm</span>:</td></tr>
<tr><th id="629">629</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="630">630</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="631">631</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeInsertElementMask' data-ref="_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE">DecodeInsertElementMask</a>(<var>2</var>, <var>0</var>, <var>1</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="632">632</th><td>    <b>break</b>;</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVLPSrm&apos; in namespace &apos;llvm::X86&apos;">MOVLPSrm</span>:</td></tr>
<tr><th id="635">635</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVLPSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVLPSrm</span>:</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVLPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVLPSZ128rm</span>:</td></tr>
<tr><th id="637">637</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="638">638</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="639">639</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeInsertElementMask' data-ref="_ZN4llvm23DecodeInsertElementMaskEjjjRNS_15SmallVectorImplIiEE">DecodeInsertElementMask</a>(<var>4</var>, <var>0</var>, <var>2</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="640">640</th><td>    <b>break</b>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <a class="macro" href="#42" title="case X86::VMOVSLDUPZrr: case X86::VMOVSLDUPZrrk: case X86::VMOVSLDUPZrrkz: case X86::VMOVSLDUPZ256rr: case X86::VMOVSLDUPZ256rrk: case X86::VMOVSLDUPZ256rrkz: case X86::VMOVSLDUPZ128rr: case X86::VMOVSLDUPZ128rrk: case X86::VMOVSLDUPZ128rrkz: case X86::VMOVSLDUPrr: case X86::VMOVSLDUPYrr: case X86::MOVSLDUPrr:" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</a>(MOVSLDUP, r)</td></tr>
<tr><th id="643">643</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="644">644</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <a class="macro" href="#42" title="case X86::VMOVSLDUPZrm: case X86::VMOVSLDUPZrmk: case X86::VMOVSLDUPZrmkz: case X86::VMOVSLDUPZ256rm: case X86::VMOVSLDUPZ256rmk: case X86::VMOVSLDUPZ256rmkz: case X86::VMOVSLDUPZ128rm: case X86::VMOVSLDUPZ128rmk: case X86::VMOVSLDUPZ128rmkz: case X86::VMOVSLDUPrm: case X86::VMOVSLDUPYrm: case X86::MOVSLDUPrm:" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</a>(MOVSLDUP, m)</td></tr>
<tr><th id="647">647</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="648">648</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm18DecodeMOVSLDUPMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeMOVSLDUPMask' data-ref="_ZN4llvm18DecodeMOVSLDUPMaskEjRNS_15SmallVectorImplIiEE">DecodeMOVSLDUPMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>32</var>, <var>0</var>), <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="649">649</th><td>    <b>break</b>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <a class="macro" href="#42" title="case X86::VMOVSHDUPZrr: case X86::VMOVSHDUPZrrk: case X86::VMOVSHDUPZrrkz: case X86::VMOVSHDUPZ256rr: case X86::VMOVSHDUPZ256rrk: case X86::VMOVSHDUPZ256rrkz: case X86::VMOVSHDUPZ128rr: case X86::VMOVSHDUPZ128rrk: case X86::VMOVSHDUPZ128rrkz: case X86::VMOVSHDUPrr: case X86::VMOVSHDUPYrr: case X86::MOVSHDUPrr:" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</a>(MOVSHDUP, r)</td></tr>
<tr><th id="652">652</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="653">653</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <a class="macro" href="#42" title="case X86::VMOVSHDUPZrm: case X86::VMOVSHDUPZrmk: case X86::VMOVSHDUPZrmkz: case X86::VMOVSHDUPZ256rm: case X86::VMOVSHDUPZ256rmk: case X86::VMOVSHDUPZ256rmkz: case X86::VMOVSHDUPZ128rm: case X86::VMOVSHDUPZ128rmk: case X86::VMOVSHDUPZ128rmkz: case X86::VMOVSHDUPrm: case X86::VMOVSHDUPYrm: case X86::MOVSHDUPrm:" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</a>(MOVSHDUP, m)</td></tr>
<tr><th id="656">656</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="657">657</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm18DecodeMOVSHDUPMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeMOVSHDUPMask' data-ref="_ZN4llvm18DecodeMOVSHDUPMaskEjRNS_15SmallVectorImplIiEE">DecodeMOVSHDUPMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>32</var>, <var>0</var>), <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="658">658</th><td>    <b>break</b>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <a class="macro" href="#42" title="case X86::VMOVDDUPZrr: case X86::VMOVDDUPZrrk: case X86::VMOVDDUPZrrkz: case X86::VMOVDDUPZ256rr: case X86::VMOVDDUPZ256rrk: case X86::VMOVDDUPZ256rrkz: case X86::VMOVDDUPZ128rr: case X86::VMOVDDUPZ128rrk: case X86::VMOVDDUPZ128rrkz: case X86::VMOVDDUPrr: case X86::VMOVDDUPYrr: case X86::MOVDDUPrr:" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</a>(MOVDDUP, r)</td></tr>
<tr><th id="661">661</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="662">662</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <a class="macro" href="#42" title="case X86::VMOVDDUPZrm: case X86::VMOVDDUPZrmk: case X86::VMOVDDUPZrmkz: case X86::VMOVDDUPZ256rm: case X86::VMOVDDUPZ256rmk: case X86::VMOVDDUPZ256rmkz: case X86::VMOVDDUPZ128rm: case X86::VMOVDDUPZ128rmk: case X86::VMOVDDUPZ128rmkz: case X86::VMOVDDUPrm: case X86::VMOVDDUPYrm: case X86::MOVDDUPrm:" data-ref="_M/CASE_MOVDUP">CASE_MOVDUP</a>(MOVDDUP, m)</td></tr>
<tr><th id="665">665</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="666">666</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm17DecodeMOVDDUPMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeMOVDDUPMask' data-ref="_ZN4llvm17DecodeMOVDDUPMaskEjRNS_15SmallVectorImplIiEE">DecodeMOVDDUPMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>64</var>, <var>0</var>), <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="667">667</th><td>    <b>break</b>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PSLLDQri&apos; in namespace &apos;llvm::X86&apos;">PSLLDQri</span>:</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQri&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQri</span>:</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQYri&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQYri</span>:</td></tr>
<tr><th id="672">672</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQZ128rr&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQZ128rr</span>:</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQZ256rr&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQZ256rr</span>:</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQZrr&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQZrr</span>:</td></tr>
<tr><th id="675">675</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="676">676</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQZ128rm</span>:</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQZ256rm</span>:</td></tr>
<tr><th id="679">679</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSLLDQZrm&apos; in namespace &apos;llvm::X86&apos;">VPSLLDQZrm</span>:</td></tr>
<tr><th id="680">680</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="681">681</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="682">682</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodePSLLDQMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSLLDQMask' data-ref="_ZN4llvm16DecodePSLLDQMaskEjjRNS_15SmallVectorImplIiEE">DecodePSLLDQMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>8</var>, <var>0</var>),</td></tr>
<tr><th id="683">683</th><td>                       <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="684">684</th><td>                       <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="685">685</th><td>    <b>break</b>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PSRLDQri&apos; in namespace &apos;llvm::X86&apos;">PSRLDQri</span>:</td></tr>
<tr><th id="688">688</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQri&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQri</span>:</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQYri&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQYri</span>:</td></tr>
<tr><th id="690">690</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQZ128rr&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQZ128rr</span>:</td></tr>
<tr><th id="691">691</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQZ256rr&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQZ256rr</span>:</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQZrr&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQZrr</span>:</td></tr>
<tr><th id="693">693</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="694">694</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQZ128rm</span>:</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQZ256rm</span>:</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSRLDQZrm&apos; in namespace &apos;llvm::X86&apos;">VPSRLDQZrm</span>:</td></tr>
<tr><th id="698">698</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="700">700</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodePSRLDQMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSRLDQMask' data-ref="_ZN4llvm16DecodePSRLDQMaskEjjRNS_15SmallVectorImplIiEE">DecodePSRLDQMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>8</var>, <var>0</var>),</td></tr>
<tr><th id="701">701</th><td>                       <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="702">702</th><td>                       <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="703">703</th><td>    <b>break</b>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <a class="macro" href="#96" title="case X86::VPALIGNRZrri: case X86::VPALIGNRZrrik: case X86::VPALIGNRZrrikz: case X86::VPALIGNRZ256rri: case X86::VPALIGNRZ256rrik: case X86::VPALIGNRZ256rrikz: case X86::VPALIGNRZ128rri: case X86::VPALIGNRZ128rrik: case X86::VPALIGNRZ128rrikz: case X86::VPALIGNRrri: case X86::VPALIGNRYrri: case X86::PALIGNRrri:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PALIGNR, rri)</td></tr>
<tr><th id="706">706</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="707">707</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="708">708</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <a class="macro" href="#96" title="case X86::VPALIGNRZrmi: case X86::VPALIGNRZrmik: case X86::VPALIGNRZrmikz: case X86::VPALIGNRZ256rmi: case X86::VPALIGNRZ256rmik: case X86::VPALIGNRZ256rmikz: case X86::VPALIGNRZ128rmi: case X86::VPALIGNRZ128rmik: case X86::VPALIGNRZ128rmikz: case X86::VPALIGNRrmi: case X86::VPALIGNRYrmi: case X86::PALIGNRrmi:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PALIGNR, rmi)</td></tr>
<tr><th id="711">711</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>3</var>:<var>7</var>)).getReg());</td></tr>
<tr><th id="712">712</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="713">713</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="714">714</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm17DecodePALIGNRMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePALIGNRMask' data-ref="_ZN4llvm17DecodePALIGNRMaskEjjRNS_15SmallVectorImplIiEE">DecodePALIGNRMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>8</var>, <var>0</var>),</td></tr>
<tr><th id="715">715</th><td>                        <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="716">716</th><td>                        <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="717">717</th><td>    <b>break</b>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <a class="macro" href="#37" title="case X86::VALIGNQZrri: case X86::VALIGNQZrrik: case X86::VALIGNQZrrikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGNQ, Z, rri)</td></tr>
<tr><th id="720">720</th><td>  <a class="macro" href="#37" title="case X86::VALIGNQZ256rri: case X86::VALIGNQZ256rrik: case X86::VALIGNQZ256rrikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGNQ, Z256, rri)</td></tr>
<tr><th id="721">721</th><td>  <a class="macro" href="#37" title="case X86::VALIGNQZ128rri: case X86::VALIGNQZ128rrik: case X86::VALIGNQZ128rrikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGNQ, Z128, rri)</td></tr>
<tr><th id="722">722</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="723">723</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="724">724</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <a class="macro" href="#37" title="case X86::VALIGNQZrmi: case X86::VALIGNQZrmik: case X86::VALIGNQZrmikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGNQ, Z, rmi)</td></tr>
<tr><th id="727">727</th><td>  <a class="macro" href="#37" title="case X86::VALIGNQZ256rmi: case X86::VALIGNQZ256rmik: case X86::VALIGNQZ256rmikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGNQ, Z256, rmi)</td></tr>
<tr><th id="728">728</th><td>  <a class="macro" href="#37" title="case X86::VALIGNQZ128rmi: case X86::VALIGNQZ128rmik: case X86::VALIGNQZ128rmikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGNQ, Z128, rmi)</td></tr>
<tr><th id="729">729</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>3</var>:<var>7</var>)).getReg());</td></tr>
<tr><th id="730">730</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="731">731</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="732">732</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeVALIGNMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeVALIGNMask' data-ref="_ZN4llvm16DecodeVALIGNMaskEjjRNS_15SmallVectorImplIiEE">DecodeVALIGNMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>64</var>, <var>0</var>),</td></tr>
<tr><th id="733">733</th><td>                       <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="734">734</th><td>                       <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="735">735</th><td>    <b>break</b>;</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <a class="macro" href="#37" title="case X86::VALIGNDZrri: case X86::VALIGNDZrrik: case X86::VALIGNDZrrikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGND, Z, rri)</td></tr>
<tr><th id="738">738</th><td>  <a class="macro" href="#37" title="case X86::VALIGNDZ256rri: case X86::VALIGNDZ256rrik: case X86::VALIGNDZ256rrikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGND, Z256, rri)</td></tr>
<tr><th id="739">739</th><td>  <a class="macro" href="#37" title="case X86::VALIGNDZ128rri: case X86::VALIGNDZ128rrik: case X86::VALIGNDZ128rrikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGND, Z128, rri)</td></tr>
<tr><th id="740">740</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="741">741</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="742">742</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <a class="macro" href="#37" title="case X86::VALIGNDZrmi: case X86::VALIGNDZrmik: case X86::VALIGNDZrmikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGND, Z, rmi)</td></tr>
<tr><th id="745">745</th><td>  <a class="macro" href="#37" title="case X86::VALIGNDZ256rmi: case X86::VALIGNDZ256rmik: case X86::VALIGNDZ256rmikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGND, Z256, rmi)</td></tr>
<tr><th id="746">746</th><td>  <a class="macro" href="#37" title="case X86::VALIGNDZ128rmi: case X86::VALIGNDZ128rmik: case X86::VALIGNDZ128rmikz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(ALIGND, Z128, rmi)</td></tr>
<tr><th id="747">747</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>3</var>:<var>7</var>)).getReg());</td></tr>
<tr><th id="748">748</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="749">749</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="750">750</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeVALIGNMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeVALIGNMask' data-ref="_ZN4llvm16DecodeVALIGNMaskEjjRNS_15SmallVectorImplIiEE">DecodeVALIGNMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>32</var>, <var>0</var>),</td></tr>
<tr><th id="751">751</th><td>                       <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="752">752</th><td>                       <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="753">753</th><td>    <b>break</b>;</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <a class="macro" href="#96" title="case X86::VPSHUFDZri: case X86::VPSHUFDZrik: case X86::VPSHUFDZrikz: case X86::VPSHUFDZ256ri: case X86::VPSHUFDZ256rik: case X86::VPSHUFDZ256rikz: case X86::VPSHUFDZ128ri: case X86::VPSHUFDZ128rik: case X86::VPSHUFDZ128rikz: case X86::VPSHUFDri: case X86::VPSHUFDYri: case X86::PSHUFDri:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PSHUFD, ri)</td></tr>
<tr><th id="756">756</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="757">757</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <a class="macro" href="#96" title="case X86::VPSHUFDZmi: case X86::VPSHUFDZmik: case X86::VPSHUFDZmikz: case X86::VPSHUFDZ256mi: case X86::VPSHUFDZ256mik: case X86::VPSHUFDZ256mikz: case X86::VPSHUFDZ128mi: case X86::VPSHUFDZ128mik: case X86::VPSHUFDZ128mikz: case X86::VPSHUFDmi: case X86::VPSHUFDYmi: case X86::PSHUFDmi:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PSHUFD, mi)</td></tr>
<tr><th id="760">760</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="761">761</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="762">762</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm15DecodePSHUFMaskEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSHUFMask' data-ref="_ZN4llvm15DecodePSHUFMaskEjjjRNS_15SmallVectorImplIiEE">DecodePSHUFMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>32</var>, <var>0</var>), <var>32</var>,</td></tr>
<tr><th id="763">763</th><td>                      <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="764">764</th><td>                      <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="765">765</th><td>    <b>break</b>;</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <a class="macro" href="#96" title="case X86::VPSHUFHWZri: case X86::VPSHUFHWZrik: case X86::VPSHUFHWZrikz: case X86::VPSHUFHWZ256ri: case X86::VPSHUFHWZ256rik: case X86::VPSHUFHWZ256rikz: case X86::VPSHUFHWZ128ri: case X86::VPSHUFHWZ128rik: case X86::VPSHUFHWZ128rikz: case X86::VPSHUFHWri: case X86::VPSHUFHWYri: case X86::PSHUFHWri:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PSHUFHW, ri)</td></tr>
<tr><th id="768">768</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="769">769</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <a class="macro" href="#96" title="case X86::VPSHUFHWZmi: case X86::VPSHUFHWZmik: case X86::VPSHUFHWZmikz: case X86::VPSHUFHWZ256mi: case X86::VPSHUFHWZ256mik: case X86::VPSHUFHWZ256mikz: case X86::VPSHUFHWZ128mi: case X86::VPSHUFHWZ128mik: case X86::VPSHUFHWZ128mikz: case X86::VPSHUFHWmi: case X86::VPSHUFHWYmi: case X86::PSHUFHWmi:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PSHUFHW, mi)</td></tr>
<tr><th id="772">772</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="774">774</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm17DecodePSHUFHWMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSHUFHWMask' data-ref="_ZN4llvm17DecodePSHUFHWMaskEjjRNS_15SmallVectorImplIiEE">DecodePSHUFHWMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>16</var>, <var>0</var>),</td></tr>
<tr><th id="775">775</th><td>                        <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="776">776</th><td>                        <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="777">777</th><td>    <b>break</b>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <a class="macro" href="#96" title="case X86::VPSHUFLWZri: case X86::VPSHUFLWZrik: case X86::VPSHUFLWZrikz: case X86::VPSHUFLWZ256ri: case X86::VPSHUFLWZ256rik: case X86::VPSHUFLWZ256rikz: case X86::VPSHUFLWZ128ri: case X86::VPSHUFLWZ128rik: case X86::VPSHUFLWZ128rikz: case X86::VPSHUFLWri: case X86::VPSHUFLWYri: case X86::PSHUFLWri:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PSHUFLW, ri)</td></tr>
<tr><th id="780">780</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="781">781</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <a class="macro" href="#96" title="case X86::VPSHUFLWZmi: case X86::VPSHUFLWZmik: case X86::VPSHUFLWZmikz: case X86::VPSHUFLWZ256mi: case X86::VPSHUFLWZ256mik: case X86::VPSHUFLWZ256mikz: case X86::VPSHUFLWZ128mi: case X86::VPSHUFLWZ128mik: case X86::VPSHUFLWZ128mikz: case X86::VPSHUFLWmi: case X86::VPSHUFLWYmi: case X86::PSHUFLWmi:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(PSHUFLW, mi)</td></tr>
<tr><th id="784">784</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="785">785</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="786">786</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm17DecodePSHUFLWMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSHUFLWMask' data-ref="_ZN4llvm17DecodePSHUFLWMaskEjjRNS_15SmallVectorImplIiEE">DecodePSHUFLWMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>16</var>, <var>0</var>),</td></tr>
<tr><th id="787">787</th><td>                        <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="788">788</th><td>                        <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="789">789</th><td>    <b>break</b>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PSHUFWri&apos; in namespace &apos;llvm::X86&apos;">MMX_PSHUFWri</span>:</td></tr>
<tr><th id="792">792</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="793">793</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PSHUFWmi&apos; in namespace &apos;llvm::X86&apos;">MMX_PSHUFWmi</span>:</td></tr>
<tr><th id="796">796</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="797">797</th><td>    <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="798">798</th><td>      <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm15DecodePSHUFMaskEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSHUFMask' data-ref="_ZN4llvm15DecodePSHUFMaskEjjjRNS_15SmallVectorImplIiEE">DecodePSHUFMask</a>(<var>4</var>, <var>16</var>, <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="799">799</th><td>                      <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="800">800</th><td>    <b>break</b>;</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PSWAPDrr&apos; in namespace &apos;llvm::X86&apos;">PSWAPDrr</span>:</td></tr>
<tr><th id="803">803</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="804">804</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PSWAPDrm&apos; in namespace &apos;llvm::X86&apos;">PSWAPDrm</span>:</td></tr>
<tr><th id="807">807</th><td>    DestName = getRegName(MI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="808">808</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm15DecodePSWAPMaskEjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSWAPMask' data-ref="_ZN4llvm15DecodePSWAPMaskEjRNS_15SmallVectorImplIiEE">DecodePSWAPMask</a>(<var>2</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="809">809</th><td>    <b>break</b>;</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHBWZrr: case X86::VPUNPCKHBWZrrk: case X86::VPUNPCKHBWZrrkz: case X86::VPUNPCKHBWZ256rr: case X86::VPUNPCKHBWZ256rrk: case X86::VPUNPCKHBWZ256rrkz: case X86::VPUNPCKHBWZ128rr: case X86::VPUNPCKHBWZ128rrk: case X86::VPUNPCKHBWZ128rrkz: case X86::VPUNPCKHBWrr: case X86::VPUNPCKHBWYrr: case X86::PUNPCKHBWrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHBW, r)</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKHBWirr&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKHBWirr</span>:</td></tr>
<tr><th id="813">813</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="814">814</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="815">815</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHBWZrm: case X86::VPUNPCKHBWZrmk: case X86::VPUNPCKHBWZrmkz: case X86::VPUNPCKHBWZ256rm: case X86::VPUNPCKHBWZ256rmk: case X86::VPUNPCKHBWZ256rmkz: case X86::VPUNPCKHBWZ128rm: case X86::VPUNPCKHBWZ128rmk: case X86::VPUNPCKHBWZ128rmkz: case X86::VPUNPCKHBWrm: case X86::VPUNPCKHBWYrm: case X86::PUNPCKHBWrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHBW, m)</td></tr>
<tr><th id="818">818</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKHBWirm&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKHBWirm</span>:</td></tr>
<tr><th id="819">819</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="820">820</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="821">821</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKHMask' data-ref="_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKHMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>8</var>, <var>0</var>), <var>8</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="822">822</th><td>    <b>break</b>;</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHWDZrr: case X86::VPUNPCKHWDZrrk: case X86::VPUNPCKHWDZrrkz: case X86::VPUNPCKHWDZ256rr: case X86::VPUNPCKHWDZ256rrk: case X86::VPUNPCKHWDZ256rrkz: case X86::VPUNPCKHWDZ128rr: case X86::VPUNPCKHWDZ128rrk: case X86::VPUNPCKHWDZ128rrkz: case X86::VPUNPCKHWDrr: case X86::VPUNPCKHWDYrr: case X86::PUNPCKHWDrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHWD, r)</td></tr>
<tr><th id="825">825</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKHWDirr&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKHWDirr</span>:</td></tr>
<tr><th id="826">826</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="827">827</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="828">828</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHWDZrm: case X86::VPUNPCKHWDZrmk: case X86::VPUNPCKHWDZrmkz: case X86::VPUNPCKHWDZ256rm: case X86::VPUNPCKHWDZ256rmk: case X86::VPUNPCKHWDZ256rmkz: case X86::VPUNPCKHWDZ128rm: case X86::VPUNPCKHWDZ128rmk: case X86::VPUNPCKHWDZ128rmkz: case X86::VPUNPCKHWDrm: case X86::VPUNPCKHWDYrm: case X86::PUNPCKHWDrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHWD, m)</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKHWDirm&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKHWDirm</span>:</td></tr>
<tr><th id="832">832</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="833">833</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="834">834</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKHMask' data-ref="_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKHMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>16</var>, <var>0</var>), <var>16</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="835">835</th><td>    <b>break</b>;</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHDQZrr: case X86::VPUNPCKHDQZrrk: case X86::VPUNPCKHDQZrrkz: case X86::VPUNPCKHDQZ256rr: case X86::VPUNPCKHDQZ256rrk: case X86::VPUNPCKHDQZ256rrkz: case X86::VPUNPCKHDQZ128rr: case X86::VPUNPCKHDQZ128rrk: case X86::VPUNPCKHDQZ128rrkz: case X86::VPUNPCKHDQrr: case X86::VPUNPCKHDQYrr: case X86::PUNPCKHDQrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHDQ, r)</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKHDQirr&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKHDQirr</span>:</td></tr>
<tr><th id="839">839</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="840">840</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="841">841</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHDQZrm: case X86::VPUNPCKHDQZrmk: case X86::VPUNPCKHDQZrmkz: case X86::VPUNPCKHDQZ256rm: case X86::VPUNPCKHDQZ256rmk: case X86::VPUNPCKHDQZ256rmkz: case X86::VPUNPCKHDQZ128rm: case X86::VPUNPCKHDQZ128rmk: case X86::VPUNPCKHDQZ128rmkz: case X86::VPUNPCKHDQrm: case X86::VPUNPCKHDQYrm: case X86::PUNPCKHDQrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHDQ, m)</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKHDQirm&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKHDQirm</span>:</td></tr>
<tr><th id="845">845</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="846">846</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="847">847</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKHMask' data-ref="_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKHMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>32</var>, <var>0</var>), <var>32</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="848">848</th><td>    <b>break</b>;</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHQDQZrr: case X86::VPUNPCKHQDQZrrk: case X86::VPUNPCKHQDQZrrkz: case X86::VPUNPCKHQDQZ256rr: case X86::VPUNPCKHQDQZ256rrk: case X86::VPUNPCKHQDQZ256rrkz: case X86::VPUNPCKHQDQZ128rr: case X86::VPUNPCKHQDQZ128rrk: case X86::VPUNPCKHQDQZ128rrkz: case X86::VPUNPCKHQDQrr: case X86::VPUNPCKHQDQYrr: case X86::PUNPCKHQDQrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHQDQ, r)</td></tr>
<tr><th id="851">851</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="852">852</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="853">853</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKHQDQZrm: case X86::VPUNPCKHQDQZrmk: case X86::VPUNPCKHQDQZrmkz: case X86::VPUNPCKHQDQZ256rm: case X86::VPUNPCKHQDQZ256rmk: case X86::VPUNPCKHQDQZ256rmkz: case X86::VPUNPCKHQDQZ128rm: case X86::VPUNPCKHQDQZ128rmk: case X86::VPUNPCKHQDQZ128rmkz: case X86::VPUNPCKHQDQrm: case X86::VPUNPCKHQDQYrm: case X86::PUNPCKHQDQrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKHQDQ, m)</td></tr>
<tr><th id="856">856</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="857">857</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="858">858</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKHMask' data-ref="_ZN4llvm16DecodeUNPCKHMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKHMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>64</var>, <var>0</var>), <var>64</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="859">859</th><td>    <b>break</b>;</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLBWZrr: case X86::VPUNPCKLBWZrrk: case X86::VPUNPCKLBWZrrkz: case X86::VPUNPCKLBWZ256rr: case X86::VPUNPCKLBWZ256rrk: case X86::VPUNPCKLBWZ256rrkz: case X86::VPUNPCKLBWZ128rr: case X86::VPUNPCKLBWZ128rrk: case X86::VPUNPCKLBWZ128rrkz: case X86::VPUNPCKLBWrr: case X86::VPUNPCKLBWYrr: case X86::PUNPCKLBWrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLBW, r)</td></tr>
<tr><th id="862">862</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKLBWirr&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKLBWirr</span>:</td></tr>
<tr><th id="863">863</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="864">864</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="865">865</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLBWZrm: case X86::VPUNPCKLBWZrmk: case X86::VPUNPCKLBWZrmkz: case X86::VPUNPCKLBWZ256rm: case X86::VPUNPCKLBWZ256rmk: case X86::VPUNPCKLBWZ256rmkz: case X86::VPUNPCKLBWZ128rm: case X86::VPUNPCKLBWZ128rmk: case X86::VPUNPCKLBWZ128rmkz: case X86::VPUNPCKLBWrm: case X86::VPUNPCKLBWYrm: case X86::PUNPCKLBWrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLBW, m)</td></tr>
<tr><th id="868">868</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKLBWirm&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKLBWirm</span>:</td></tr>
<tr><th id="869">869</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="870">870</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="871">871</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKLMask' data-ref="_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKLMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>8</var>, <var>0</var>), <var>8</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="872">872</th><td>    <b>break</b>;</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLWDZrr: case X86::VPUNPCKLWDZrrk: case X86::VPUNPCKLWDZrrkz: case X86::VPUNPCKLWDZ256rr: case X86::VPUNPCKLWDZ256rrk: case X86::VPUNPCKLWDZ256rrkz: case X86::VPUNPCKLWDZ128rr: case X86::VPUNPCKLWDZ128rrk: case X86::VPUNPCKLWDZ128rrkz: case X86::VPUNPCKLWDrr: case X86::VPUNPCKLWDYrr: case X86::PUNPCKLWDrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLWD, r)</td></tr>
<tr><th id="875">875</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKLWDirr&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKLWDirr</span>:</td></tr>
<tr><th id="876">876</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="877">877</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="878">878</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLWDZrm: case X86::VPUNPCKLWDZrmk: case X86::VPUNPCKLWDZrmkz: case X86::VPUNPCKLWDZ256rm: case X86::VPUNPCKLWDZ256rmk: case X86::VPUNPCKLWDZ256rmkz: case X86::VPUNPCKLWDZ128rm: case X86::VPUNPCKLWDZ128rmk: case X86::VPUNPCKLWDZ128rmkz: case X86::VPUNPCKLWDrm: case X86::VPUNPCKLWDYrm: case X86::PUNPCKLWDrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLWD, m)</td></tr>
<tr><th id="881">881</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKLWDirm&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKLWDirm</span>:</td></tr>
<tr><th id="882">882</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="883">883</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="884">884</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKLMask' data-ref="_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKLMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>16</var>, <var>0</var>), <var>16</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="885">885</th><td>    <b>break</b>;</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLDQZrr: case X86::VPUNPCKLDQZrrk: case X86::VPUNPCKLDQZrrkz: case X86::VPUNPCKLDQZ256rr: case X86::VPUNPCKLDQZ256rrk: case X86::VPUNPCKLDQZ256rrkz: case X86::VPUNPCKLDQZ128rr: case X86::VPUNPCKLDQZ128rrk: case X86::VPUNPCKLDQZ128rrkz: case X86::VPUNPCKLDQrr: case X86::VPUNPCKLDQYrr: case X86::PUNPCKLDQrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLDQ, r)</td></tr>
<tr><th id="888">888</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKLDQirr&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKLDQirr</span>:</td></tr>
<tr><th id="889">889</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="890">890</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="891">891</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLDQZrm: case X86::VPUNPCKLDQZrmk: case X86::VPUNPCKLDQZrmkz: case X86::VPUNPCKLDQZ256rm: case X86::VPUNPCKLDQZ256rmk: case X86::VPUNPCKLDQZ256rmkz: case X86::VPUNPCKLDQZ128rm: case X86::VPUNPCKLDQZ128rmk: case X86::VPUNPCKLDQZ128rmkz: case X86::VPUNPCKLDQrm: case X86::VPUNPCKLDQYrm: case X86::PUNPCKLDQrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLDQ, m)</td></tr>
<tr><th id="894">894</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_PUNPCKLDQirm&apos; in namespace &apos;llvm::X86&apos;">MMX_PUNPCKLDQirm</span>:</td></tr>
<tr><th id="895">895</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="896">896</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="897">897</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKLMask' data-ref="_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKLMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>32</var>, <var>0</var>), <var>32</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="898">898</th><td>    <b>break</b>;</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLQDQZrr: case X86::VPUNPCKLQDQZrrk: case X86::VPUNPCKLQDQZrrkz: case X86::VPUNPCKLQDQZ256rr: case X86::VPUNPCKLQDQZ256rrk: case X86::VPUNPCKLQDQZ256rrkz: case X86::VPUNPCKLQDQZ128rr: case X86::VPUNPCKLQDQZ128rrk: case X86::VPUNPCKLQDQZ128rrkz: case X86::VPUNPCKLQDQrr: case X86::VPUNPCKLQDQYrr: case X86::PUNPCKLQDQrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLQDQ, r)</td></tr>
<tr><th id="901">901</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="902">902</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="903">903</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <a class="macro" href="#78" title="case X86::VPUNPCKLQDQZrm: case X86::VPUNPCKLQDQZrmk: case X86::VPUNPCKLQDQZrmkz: case X86::VPUNPCKLQDQZ256rm: case X86::VPUNPCKLQDQZ256rmk: case X86::VPUNPCKLQDQZ256rmkz: case X86::VPUNPCKLQDQZ128rm: case X86::VPUNPCKLQDQZ128rmk: case X86::VPUNPCKLQDQZ128rmkz: case X86::VPUNPCKLQDQrm: case X86::VPUNPCKLQDQYrm: case X86::PUNPCKLQDQrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(PUNPCKLQDQ, m)</td></tr>
<tr><th id="906">906</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands-(RegForm?<var>2</var>:<var>6</var>)).getReg());</td></tr>
<tr><th id="907">907</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="908">908</th><td>    <a class="ref" href="../Utils/X86ShuffleDecode.h.html#_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeUNPCKLMask' data-ref="_ZN4llvm16DecodeUNPCKLMaskEjjRNS_15SmallVectorImplIiEE">DecodeUNPCKLMask</a>(<a class="tu ref" href="#_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj" title='getRegOperandNumElts' data-use='c' data-ref="_ZL20getRegOperandNumEltsPKN4llvm6MCInstEjj">getRegOperandNumElts</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <var>64</var>, <var>0</var>), <var>64</var>, <span class='refarg'><a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a></span>);</td></tr>
<tr><th id="909">909</th><td>    <b>break</b>;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <a class="macro" href="#96" title="case X86::VSHUFPDZrri: case X86::VSHUFPDZrrik: case X86::VSHUFPDZrrikz: case X86::VSHUFPDZ256rri: case X86::VSHUFPDZ256rrik: case X86::VSHUFPDZ256rrikz: case X86::VSHUFPDZ128rri: case X86::VSHUFPDZ128rrik: case X86::VSHUFPDZ128rrikz: case X86::VSHUFPDrri: case X86::VSHUFPDYrri: case X86::SHUFPDrri:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(SHUFPD, rri)</td></tr>
<tr><th id="912">912</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="913">913</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="914">914</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <a class="macro" href="#96" title="case X86::VSHUFPDZrmi: case X86::VSHUFPDZrmik: case X86::VSHUFPDZrmikz: case X86::VSHUFPDZ256rmi: case X86::VSHUFPDZ256rmik: case X86::VSHUFPDZ256rmikz: case X86::VSHUFPDZ128rmi: case X86::VSHUFPDZ128rmik: case X86::VSHUFPDZ128rmikz: case X86::VSHUFPDrmi: case X86::VSHUFPDYrmi: case X86::SHUFPDrmi:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(SHUFPD, rmi)</td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="918">918</th><td>      DecodeSHUFPMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <var>64</var>,</td></tr>
<tr><th id="919">919</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(), ShuffleMask);</td></tr>
<tr><th id="920">920</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>3</var>:<var>7</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="921">921</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="922">922</th><td>    <b>break</b>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <a class="macro" href="#96" title="case X86::VSHUFPSZrri: case X86::VSHUFPSZrrik: case X86::VSHUFPSZrrikz: case X86::VSHUFPSZ256rri: case X86::VSHUFPSZ256rrik: case X86::VSHUFPSZ256rrikz: case X86::VSHUFPSZ128rri: case X86::VSHUFPSZ128rrik: case X86::VSHUFPSZ128rrikz: case X86::VSHUFPSrri: case X86::VSHUFPSYrri: case X86::SHUFPSrri:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(SHUFPS, rri)</td></tr>
<tr><th id="925">925</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="926">926</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="927">927</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <a class="macro" href="#96" title="case X86::VSHUFPSZrmi: case X86::VSHUFPSZrmik: case X86::VSHUFPSZrmikz: case X86::VSHUFPSZ256rmi: case X86::VSHUFPSZ256rmik: case X86::VSHUFPSZ256rmikz: case X86::VSHUFPSZ128rmi: case X86::VSHUFPSZ128rmik: case X86::VSHUFPSZ128rmikz: case X86::VSHUFPSrmi: case X86::VSHUFPSYrmi: case X86::SHUFPSrmi:" data-ref="_M/CASE_SHUF">CASE_SHUF</a>(SHUFPS, rmi)</td></tr>
<tr><th id="930">930</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="931">931</th><td>      DecodeSHUFPMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <var>32</var>,</td></tr>
<tr><th id="932">932</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="933">933</th><td>                      ShuffleMask);</td></tr>
<tr><th id="934">934</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>3</var>:<var>7</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="935">935</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="936">936</th><td>    <b>break</b>;</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <a class="macro" href="#144" title="case X86::VSHUFF64X2Zrri: case X86::VSHUFF64X2Zrrik: case X86::VSHUFF64X2Zrrikz: case X86::VSHUFI64X2Zrri: case X86::VSHUFI64X2Zrrik: case X86::VSHUFI64X2Zrrikz: case X86::VSHUFF64X2Z256rri: case X86::VSHUFF64X2Z256rrik: case X86::VSHUFF64X2Z256rrikz: case X86::VSHUFI64X2Z256rri: case X86::VSHUFI64X2Z256rrik: case X86::VSHUFI64X2Z256rrikz:" data-ref="_M/CASE_VSHUF">CASE_VSHUF</a>(<var>64X2</var>, r)</td></tr>
<tr><th id="939">939</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="940">940</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="941">941</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <a class="macro" href="#144" title="case X86::VSHUFF64X2Zrmi: case X86::VSHUFF64X2Zrmik: case X86::VSHUFF64X2Zrmikz: case X86::VSHUFI64X2Zrmi: case X86::VSHUFI64X2Zrmik: case X86::VSHUFI64X2Zrmikz: case X86::VSHUFF64X2Z256rmi: case X86::VSHUFF64X2Z256rmik: case X86::VSHUFF64X2Z256rmikz: case X86::VSHUFI64X2Z256rmi: case X86::VSHUFI64X2Z256rmik: case X86::VSHUFI64X2Z256rmikz:" data-ref="_M/CASE_VSHUF">CASE_VSHUF</a>(<var>64X2</var>, m)</td></tr>
<tr><th id="944">944</th><td>    decodeVSHUF64x2FamilyMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <var>64</var>,</td></tr>
<tr><th id="945">945</th><td>                              MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="946">946</th><td>                              ShuffleMask);</td></tr>
<tr><th id="947">947</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>3</var>:<var>7</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="948">948</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="949">949</th><td>    <b>break</b>;</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <a class="macro" href="#144" title="case X86::VSHUFF32X4Zrri: case X86::VSHUFF32X4Zrrik: case X86::VSHUFF32X4Zrrikz: case X86::VSHUFI32X4Zrri: case X86::VSHUFI32X4Zrrik: case X86::VSHUFI32X4Zrrikz: case X86::VSHUFF32X4Z256rri: case X86::VSHUFF32X4Z256rrik: case X86::VSHUFF32X4Z256rrikz: case X86::VSHUFI32X4Z256rri: case X86::VSHUFI32X4Z256rrik: case X86::VSHUFI32X4Z256rrikz:" data-ref="_M/CASE_VSHUF">CASE_VSHUF</a>(<var>32X4</var>, r)</td></tr>
<tr><th id="952">952</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="953">953</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="954">954</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>  <a class="macro" href="#144" title="case X86::VSHUFF32X4Zrmi: case X86::VSHUFF32X4Zrmik: case X86::VSHUFF32X4Zrmikz: case X86::VSHUFI32X4Zrmi: case X86::VSHUFI32X4Zrmik: case X86::VSHUFI32X4Zrmikz: case X86::VSHUFF32X4Z256rmi: case X86::VSHUFF32X4Z256rmik: case X86::VSHUFF32X4Z256rmikz: case X86::VSHUFI32X4Z256rmi: case X86::VSHUFI32X4Z256rmik: case X86::VSHUFI32X4Z256rmikz:" data-ref="_M/CASE_VSHUF">CASE_VSHUF</a>(<var>32X4</var>, m)</td></tr>
<tr><th id="957">957</th><td>    decodeVSHUF64x2FamilyMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <var>32</var>,</td></tr>
<tr><th id="958">958</th><td>                              MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="959">959</th><td>                              ShuffleMask);</td></tr>
<tr><th id="960">960</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>3</var>:<var>7</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="961">961</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="962">962</th><td>    <b>break</b>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKLPDZrr: case X86::VUNPCKLPDZrrk: case X86::VUNPCKLPDZrrkz: case X86::VUNPCKLPDZ256rr: case X86::VUNPCKLPDZ256rrk: case X86::VUNPCKLPDZ256rrkz: case X86::VUNPCKLPDZ128rr: case X86::VUNPCKLPDZ128rrk: case X86::VUNPCKLPDZ128rrkz: case X86::VUNPCKLPDrr: case X86::VUNPCKLPDYrr: case X86::UNPCKLPDrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKLPD, r)</td></tr>
<tr><th id="965">965</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="966">966</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="967">967</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKLPDZrm: case X86::VUNPCKLPDZrmk: case X86::VUNPCKLPDZrmkz: case X86::VUNPCKLPDZ256rm: case X86::VUNPCKLPDZ256rmk: case X86::VUNPCKLPDZ256rmkz: case X86::VUNPCKLPDZ128rm: case X86::VUNPCKLPDZ128rmk: case X86::VUNPCKLPDZ128rmkz: case X86::VUNPCKLPDrm: case X86::VUNPCKLPDYrm: case X86::UNPCKLPDrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKLPD, m)</td></tr>
<tr><th id="970">970</th><td>    DecodeUNPCKLMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <var>64</var>, ShuffleMask);</td></tr>
<tr><th id="971">971</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>2</var>:<var>6</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="972">972</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="973">973</th><td>    <b>break</b>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKLPSZrr: case X86::VUNPCKLPSZrrk: case X86::VUNPCKLPSZrrkz: case X86::VUNPCKLPSZ256rr: case X86::VUNPCKLPSZ256rrk: case X86::VUNPCKLPSZ256rrkz: case X86::VUNPCKLPSZ128rr: case X86::VUNPCKLPSZ128rrk: case X86::VUNPCKLPSZ128rrkz: case X86::VUNPCKLPSrr: case X86::VUNPCKLPSYrr: case X86::UNPCKLPSrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKLPS, r)</td></tr>
<tr><th id="976">976</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="977">977</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="978">978</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKLPSZrm: case X86::VUNPCKLPSZrmk: case X86::VUNPCKLPSZrmkz: case X86::VUNPCKLPSZ256rm: case X86::VUNPCKLPSZ256rmk: case X86::VUNPCKLPSZ256rmkz: case X86::VUNPCKLPSZ128rm: case X86::VUNPCKLPSZ128rmk: case X86::VUNPCKLPSZ128rmkz: case X86::VUNPCKLPSrm: case X86::VUNPCKLPSYrm: case X86::UNPCKLPSrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKLPS, m)</td></tr>
<tr><th id="981">981</th><td>    DecodeUNPCKLMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <var>32</var>, ShuffleMask);</td></tr>
<tr><th id="982">982</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>2</var>:<var>6</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="983">983</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="984">984</th><td>    <b>break</b>;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKHPDZrr: case X86::VUNPCKHPDZrrk: case X86::VUNPCKHPDZrrkz: case X86::VUNPCKHPDZ256rr: case X86::VUNPCKHPDZ256rrk: case X86::VUNPCKHPDZ256rrkz: case X86::VUNPCKHPDZ128rr: case X86::VUNPCKHPDZ128rrk: case X86::VUNPCKHPDZ128rrkz: case X86::VUNPCKHPDrr: case X86::VUNPCKHPDYrr: case X86::UNPCKHPDrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKHPD, r)</td></tr>
<tr><th id="987">987</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="988">988</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKHPDZrm: case X86::VUNPCKHPDZrmk: case X86::VUNPCKHPDZrmkz: case X86::VUNPCKHPDZ256rm: case X86::VUNPCKHPDZ256rmk: case X86::VUNPCKHPDZ256rmkz: case X86::VUNPCKHPDZ128rm: case X86::VUNPCKHPDZ128rmk: case X86::VUNPCKHPDZ128rmkz: case X86::VUNPCKHPDrm: case X86::VUNPCKHPDYrm: case X86::UNPCKHPDrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKHPD, m)</td></tr>
<tr><th id="992">992</th><td>    DecodeUNPCKHMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <var>64</var>, ShuffleMask);</td></tr>
<tr><th id="993">993</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>2</var>:<var>6</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="994">994</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="995">995</th><td>    <b>break</b>;</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKHPSZrr: case X86::VUNPCKHPSZrrk: case X86::VUNPCKHPSZrrkz: case X86::VUNPCKHPSZ256rr: case X86::VUNPCKHPSZ256rrk: case X86::VUNPCKHPSZ256rrkz: case X86::VUNPCKHPSZ128rr: case X86::VUNPCKHPSZ128rrk: case X86::VUNPCKHPSZ128rrkz: case X86::VUNPCKHPSrr: case X86::VUNPCKHPSYrr: case X86::UNPCKHPSrr:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKHPS, r)</td></tr>
<tr><th id="998">998</th><td>    Src2Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="999">999</th><td>    <a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a> = <b>true</b>;</td></tr>
<tr><th id="1000">1000</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="#78" title="case X86::VUNPCKHPSZrm: case X86::VUNPCKHPSZrmk: case X86::VUNPCKHPSZrmkz: case X86::VUNPCKHPSZ256rm: case X86::VUNPCKHPSZ256rmk: case X86::VUNPCKHPSZ256rmkz: case X86::VUNPCKHPSZ128rm: case X86::VUNPCKHPSZ128rmk: case X86::VUNPCKHPSZ128rmkz: case X86::VUNPCKHPSrm: case X86::VUNPCKHPSYrm: case X86::UNPCKHPSrm:" data-ref="_M/CASE_UNPCK">CASE_UNPCK</a>(UNPCKHPS, m)</td></tr>
<tr><th id="1003">1003</th><td>    DecodeUNPCKHMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <var>32</var>, ShuffleMask);</td></tr>
<tr><th id="1004">1004</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143NumOperands" title='NumOperands' data-ref="143NumOperands">NumOperands</a>-(<a class="local col4 ref" href="#144RegForm" title='RegForm' data-ref="144RegForm">RegForm</a>?<var>2</var>:<var>6</var>)).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1005">1005</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1006">1006</th><td>    <b>break</b>;</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <a class="macro" href="#114" title="case X86::VPERMILPSZri: case X86::VPERMILPSZrik: case X86::VPERMILPSZrikz: case X86::VPERMILPSZ256ri: case X86::VPERMILPSZ256rik: case X86::VPERMILPSZ256rikz: case X86::VPERMILPSZ128ri: case X86::VPERMILPSZ128rik: case X86::VPERMILPSZ128rikz: case X86::VPERMILPSri: case X86::VPERMILPSYri:" data-ref="_M/CASE_VPERMILPI">CASE_VPERMILPI</a>(PERMILPS, r)</td></tr>
<tr><th id="1009">1009</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="1010">1010</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>  <a class="macro" href="#114" title="case X86::VPERMILPSZmi: case X86::VPERMILPSZmik: case X86::VPERMILPSZmikz: case X86::VPERMILPSZ256mi: case X86::VPERMILPSZ256mik: case X86::VPERMILPSZ256mikz: case X86::VPERMILPSZ128mi: case X86::VPERMILPSZ128mik: case X86::VPERMILPSZ128mikz: case X86::VPERMILPSmi: case X86::VPERMILPSYmi:" data-ref="_M/CASE_VPERMILPI">CASE_VPERMILPI</a>(PERMILPS, m)</td></tr>
<tr><th id="1013">1013</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="1014">1014</th><td>      DecodePSHUFMask(getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <var>32</var>,</td></tr>
<tr><th id="1015">1015</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="1016">1016</th><td>                      ShuffleMask);</td></tr>
<tr><th id="1017">1017</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1018">1018</th><td>    <b>break</b>;</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td>  <a class="macro" href="#114" title="case X86::VPERMILPDZri: case X86::VPERMILPDZrik: case X86::VPERMILPDZrikz: case X86::VPERMILPDZ256ri: case X86::VPERMILPDZ256rik: case X86::VPERMILPDZ256rikz: case X86::VPERMILPDZ128ri: case X86::VPERMILPDZ128rik: case X86::VPERMILPDZ128rikz: case X86::VPERMILPDri: case X86::VPERMILPDYri:" data-ref="_M/CASE_VPERMILPI">CASE_VPERMILPI</a>(PERMILPD, r)</td></tr>
<tr><th id="1021">1021</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="1022">1022</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td>  <a class="macro" href="#114" title="case X86::VPERMILPDZmi: case X86::VPERMILPDZmik: case X86::VPERMILPDZmikz: case X86::VPERMILPDZ256mi: case X86::VPERMILPDZ256mik: case X86::VPERMILPDZ256mikz: case X86::VPERMILPDZ128mi: case X86::VPERMILPDZ128mik: case X86::VPERMILPDZ128mikz: case X86::VPERMILPDmi: case X86::VPERMILPDYmi:" data-ref="_M/CASE_VPERMILPI">CASE_VPERMILPI</a>(PERMILPD, m)</td></tr>
<tr><th id="1025">1025</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="1026">1026</th><td>      DecodePSHUFMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <var>64</var>,</td></tr>
<tr><th id="1027">1027</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="1028">1028</th><td>                      ShuffleMask);</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1030">1030</th><td>    <b>break</b>;</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERM2F128rr&apos; in namespace &apos;llvm::X86&apos;">VPERM2F128rr</span>:</td></tr>
<tr><th id="1033">1033</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERM2I128rr&apos; in namespace &apos;llvm::X86&apos;">VPERM2I128rr</span>:</td></tr>
<tr><th id="1034">1034</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="1035">1035</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERM2F128rm&apos; in namespace &apos;llvm::X86&apos;">VPERM2F128rm</span>:</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERM2I128rm&apos; in namespace &apos;llvm::X86&apos;">VPERM2I128rm</span>:</td></tr>
<tr><th id="1039">1039</th><td>    <i>// For instruction comments purpose, assume the 256-bit vector is v4i64.</i></td></tr>
<tr><th id="1040">1040</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="1041">1041</th><td>      DecodeVPERM2X128Mask(<var>4</var>, MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="1042">1042</th><td>                           ShuffleMask);</td></tr>
<tr><th id="1043">1043</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1045">1045</th><td>    <b>break</b>;</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <a class="macro" href="#131" title="case X86::VPERMPDZri: case X86::VPERMPDZrik: case X86::VPERMPDZrikz: case X86::VPERMPDZ256ri: case X86::VPERMPDZ256rik: case X86::VPERMPDZ256rikz: case X86::VPERMPDYri:" data-ref="_M/CASE_VPERM">CASE_VPERM</a>(PERMPD, r)</td></tr>
<tr><th id="1048">1048</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="1049">1049</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <a class="macro" href="#131" title="case X86::VPERMPDZmi: case X86::VPERMPDZmik: case X86::VPERMPDZmikz: case X86::VPERMPDZ256mi: case X86::VPERMPDZ256mik: case X86::VPERMPDZ256mikz: case X86::VPERMPDYmi:" data-ref="_M/CASE_VPERM">CASE_VPERM</a>(PERMPD, m)</td></tr>
<tr><th id="1052">1052</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="1053">1053</th><td>      DecodeVPERMMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>),</td></tr>
<tr><th id="1054">1054</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="1055">1055</th><td>                      ShuffleMask);</td></tr>
<tr><th id="1056">1056</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1057">1057</th><td>    <b>break</b>;</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>  <a class="macro" href="#131" title="case X86::VPERMQZri: case X86::VPERMQZrik: case X86::VPERMQZrikz: case X86::VPERMQZ256ri: case X86::VPERMQZ256rik: case X86::VPERMQZ256rikz: case X86::VPERMQYri:" data-ref="_M/CASE_VPERM">CASE_VPERM</a>(PERMQ, r)</td></tr>
<tr><th id="1060">1060</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>2</var>).getReg());</td></tr>
<tr><th id="1061">1061</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <a class="macro" href="#131" title="case X86::VPERMQZmi: case X86::VPERMQZmik: case X86::VPERMQZmikz: case X86::VPERMQZ256mi: case X86::VPERMQZ256mik: case X86::VPERMQZ256mikz: case X86::VPERMQYmi:" data-ref="_M/CASE_VPERM">CASE_VPERM</a>(PERMQ, m)</td></tr>
<tr><th id="1064">1064</th><td>    <b>if</b> (MI-&gt;getOperand(NumOperands - <var>1</var>).isImm())</td></tr>
<tr><th id="1065">1065</th><td>      DecodeVPERMMask(getRegOperandNumElts(MI, <var>64</var>, <var>0</var>),</td></tr>
<tr><th id="1066">1066</th><td>                      MI-&gt;getOperand(NumOperands - <var>1</var>).getImm(),</td></tr>
<tr><th id="1067">1067</th><td>                      ShuffleMask);</td></tr>
<tr><th id="1068">1068</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1069">1069</th><td>    <b>break</b>;</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSDrr&apos; in namespace &apos;llvm::X86&apos;">MOVSDrr</span>:</td></tr>
<tr><th id="1072">1072</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrr</span>:</td></tr>
<tr><th id="1073">1073</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSDZrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZrr</span>:</td></tr>
<tr><th id="1074">1074</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="1075">1075</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1076">1076</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSDrm&apos; in namespace &apos;llvm::X86&apos;">MOVSDrm</span>:</td></tr>
<tr><th id="1079">1079</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrm</span>:</td></tr>
<tr><th id="1080">1080</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSDZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZrm</span>:</td></tr>
<tr><th id="1081">1081</th><td>    DecodeScalarMoveMask(<var>2</var>, <b>nullptr</b> == Src2Name, ShuffleMask);</td></tr>
<tr><th id="1082">1082</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1083">1083</th><td>    <b>break</b>;</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSSrr&apos; in namespace &apos;llvm::X86&apos;">MOVSSrr</span>:</td></tr>
<tr><th id="1086">1086</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrr</span>:</td></tr>
<tr><th id="1087">1087</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSSZrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZrr</span>:</td></tr>
<tr><th id="1088">1088</th><td>    Src2Name = getRegName(MI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="1089">1089</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1090">1090</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSSrm&apos; in namespace &apos;llvm::X86&apos;">MOVSSrm</span>:</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrm</span>:</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZrm</span>:</td></tr>
<tr><th id="1095">1095</th><td>    DecodeScalarMoveMask(<var>4</var>, <b>nullptr</b> == Src2Name, ShuffleMask);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1097">1097</th><td>    <b>break</b>;</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVPQI2QIrr&apos; in namespace &apos;llvm::X86&apos;">MOVPQI2QIrr</span>:</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZPQILo2PQIrr&apos; in namespace &apos;llvm::X86&apos;">MOVZPQILo2PQIrr</span>:</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVPQI2QIrr&apos; in namespace &apos;llvm::X86&apos;">VMOVPQI2QIrr</span>:</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVPQI2QIZrr&apos; in namespace &apos;llvm::X86&apos;">VMOVPQI2QIZrr</span>:</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVZPQILo2PQIrr&apos; in namespace &apos;llvm::X86&apos;">VMOVZPQILo2PQIrr</span>:</td></tr>
<tr><th id="1104">1104</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVZPQILo2PQIZrr&apos; in namespace &apos;llvm::X86&apos;">VMOVZPQILo2PQIZrr</span>:</td></tr>
<tr><th id="1105">1105</th><td>    Src1Name = getRegName(MI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="1106">1106</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVQI2PQIrm&apos; in namespace &apos;llvm::X86&apos;">MOVQI2PQIrm</span>:</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVQI2PQIrm&apos; in namespace &apos;llvm::X86&apos;">VMOVQI2PQIrm</span>:</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVQI2PQIZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVQI2PQIZrm</span>:</td></tr>
<tr><th id="1111">1111</th><td>    DecodeZeroMoveLowMask(<var>2</var>, ShuffleMask);</td></tr>
<tr><th id="1112">1112</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1113">1113</th><td>    <b>break</b>;</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVDI2PDIrm&apos; in namespace &apos;llvm::X86&apos;">MOVDI2PDIrm</span>:</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDI2PDIrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDI2PDIrm</span>:</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDI2PDIZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDI2PDIZrm</span>:</td></tr>
<tr><th id="1118">1118</th><td>    DecodeZeroMoveLowMask(<var>4</var>, ShuffleMask);</td></tr>
<tr><th id="1119">1119</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1120">1120</th><td>    <b>break</b>;</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;EXTRQI&apos; in namespace &apos;llvm::X86&apos;">EXTRQI</span>:</td></tr>
<tr><th id="1123">1123</th><td>    <b>if</b> (MI-&gt;getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="1124">1124</th><td>        MI-&gt;getOperand(<var>3</var>).isImm())</td></tr>
<tr><th id="1125">1125</th><td>      DecodeEXTRQIMask(<var>16</var>, <var>8</var>, MI-&gt;getOperand(<var>2</var>).getImm(),</td></tr>
<tr><th id="1126">1126</th><td>                       MI-&gt;getOperand(<var>3</var>).getImm(), ShuffleMask);</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1130">1130</th><td>    <b>break</b>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;INSERTQI&apos; in namespace &apos;llvm::X86&apos;">INSERTQI</span>:</td></tr>
<tr><th id="1133">1133</th><td>    <b>if</b> (MI-&gt;getOperand(<var>3</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="1134">1134</th><td>        MI-&gt;getOperand(<var>4</var>).isImm())</td></tr>
<tr><th id="1135">1135</th><td>      DecodeINSERTQIMask(<var>16</var>, <var>8</var>, MI-&gt;getOperand(<var>3</var>).getImm(),</td></tr>
<tr><th id="1136">1136</th><td>                         MI-&gt;getOperand(<var>4</var>).getImm(), ShuffleMask);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1139">1139</th><td>    <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col2 ref" href="#142Src2Name" title='Src2Name' data-ref="142Src2Name">Src2Name</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1141">1141</th><td>    <b>break</b>;</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF128&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF128</span>:</td></tr>
<tr><th id="1144">1144</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI128&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI128</span>:</td></tr>
<tr><th id="1145">1145</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF64X2Z128rm: case X86::VBROADCASTF64X2Z128rmk: case X86::VBROADCASTF64X2Z128rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF64X2, Z128, rm)</td></tr>
<tr><th id="1146">1146</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI64X2Z128rm: case X86::VBROADCASTI64X2Z128rmk: case X86::VBROADCASTI64X2Z128rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI64X2, Z128, rm)</td></tr>
<tr><th id="1147">1147</th><td>    DecodeSubVectorBroadcast(<var>4</var>, <var>2</var>, ShuffleMask);</td></tr>
<tr><th id="1148">1148</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1149">1149</th><td>    <b>break</b>;</td></tr>
<tr><th id="1150">1150</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF64X2rm: case X86::VBROADCASTF64X2rmk: case X86::VBROADCASTF64X2rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF64X2, , rm)</td></tr>
<tr><th id="1151">1151</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI64X2rm: case X86::VBROADCASTI64X2rmk: case X86::VBROADCASTI64X2rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI64X2, , rm)</td></tr>
<tr><th id="1152">1152</th><td>    DecodeSubVectorBroadcast(<var>8</var>, <var>2</var>, ShuffleMask);</td></tr>
<tr><th id="1153">1153</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1154">1154</th><td>    <b>break</b>;</td></tr>
<tr><th id="1155">1155</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF64X4rm: case X86::VBROADCASTF64X4rmk: case X86::VBROADCASTF64X4rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF64X4, , rm)</td></tr>
<tr><th id="1156">1156</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI64X4rm: case X86::VBROADCASTI64X4rmk: case X86::VBROADCASTI64X4rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI64X4, , rm)</td></tr>
<tr><th id="1157">1157</th><td>    DecodeSubVectorBroadcast(<var>8</var>, <var>4</var>, ShuffleMask);</td></tr>
<tr><th id="1158">1158</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1159">1159</th><td>    <b>break</b>;</td></tr>
<tr><th id="1160">1160</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X4Z256rm: case X86::VBROADCASTF32X4Z256rmk: case X86::VBROADCASTF32X4Z256rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X4, Z256, rm)</td></tr>
<tr><th id="1161">1161</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X4Z256rm: case X86::VBROADCASTI32X4Z256rmk: case X86::VBROADCASTI32X4Z256rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X4, Z256, rm)</td></tr>
<tr><th id="1162">1162</th><td>    DecodeSubVectorBroadcast(<var>8</var>, <var>4</var>, ShuffleMask);</td></tr>
<tr><th id="1163">1163</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1164">1164</th><td>    <b>break</b>;</td></tr>
<tr><th id="1165">1165</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X4rm: case X86::VBROADCASTF32X4rmk: case X86::VBROADCASTF32X4rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X4, , rm)</td></tr>
<tr><th id="1166">1166</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X4rm: case X86::VBROADCASTI32X4rmk: case X86::VBROADCASTI32X4rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X4, , rm)</td></tr>
<tr><th id="1167">1167</th><td>    DecodeSubVectorBroadcast(<var>16</var>, <var>4</var>, ShuffleMask);</td></tr>
<tr><th id="1168">1168</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1169">1169</th><td>    <b>break</b>;</td></tr>
<tr><th id="1170">1170</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X8rm: case X86::VBROADCASTF32X8rmk: case X86::VBROADCASTF32X8rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X8, , rm)</td></tr>
<tr><th id="1171">1171</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X8rm: case X86::VBROADCASTI32X8rmk: case X86::VBROADCASTI32X8rmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X8, , rm)</td></tr>
<tr><th id="1172">1172</th><td>    DecodeSubVectorBroadcast(<var>16</var>, <var>8</var>, ShuffleMask);</td></tr>
<tr><th id="1173">1173</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1174">1174</th><td>    <b>break</b>;</td></tr>
<tr><th id="1175">1175</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X2Z128r: case X86::VBROADCASTI32X2Z128rk: case X86::VBROADCASTI32X2Z128rkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X2, Z128, r)</td></tr>
<tr><th id="1176">1176</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1177">1177</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1178">1178</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X2Z128m: case X86::VBROADCASTI32X2Z128mk: case X86::VBROADCASTI32X2Z128mkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X2, Z128, m)</td></tr>
<tr><th id="1179">1179</th><td>    DecodeSubVectorBroadcast(<var>4</var>, <var>2</var>, ShuffleMask);</td></tr>
<tr><th id="1180">1180</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1181">1181</th><td>    <b>break</b>;</td></tr>
<tr><th id="1182">1182</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X2Z256r: case X86::VBROADCASTF32X2Z256rk: case X86::VBROADCASTF32X2Z256rkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X2, Z256, r)</td></tr>
<tr><th id="1183">1183</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X2Z256r: case X86::VBROADCASTI32X2Z256rk: case X86::VBROADCASTI32X2Z256rkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X2, Z256, r)</td></tr>
<tr><th id="1184">1184</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1185">1185</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1186">1186</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X2Z256m: case X86::VBROADCASTF32X2Z256mk: case X86::VBROADCASTF32X2Z256mkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X2, Z256, m)</td></tr>
<tr><th id="1187">1187</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X2Z256m: case X86::VBROADCASTI32X2Z256mk: case X86::VBROADCASTI32X2Z256mkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X2, Z256, m)</td></tr>
<tr><th id="1188">1188</th><td>    DecodeSubVectorBroadcast(<var>8</var>, <var>2</var>, ShuffleMask);</td></tr>
<tr><th id="1189">1189</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1190">1190</th><td>    <b>break</b>;</td></tr>
<tr><th id="1191">1191</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X2Zr: case X86::VBROADCASTF32X2Zrk: case X86::VBROADCASTF32X2Zrkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X2, Z, r)</td></tr>
<tr><th id="1192">1192</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X2Zr: case X86::VBROADCASTI32X2Zrk: case X86::VBROADCASTI32X2Zrkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X2, Z, r)</td></tr>
<tr><th id="1193">1193</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1194">1194</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1195">1195</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTF32X2Zm: case X86::VBROADCASTF32X2Zmk: case X86::VBROADCASTF32X2Zmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTF32X2, Z, m)</td></tr>
<tr><th id="1196">1196</th><td>  <a class="macro" href="#37" title="case X86::VBROADCASTI32X2Zm: case X86::VBROADCASTI32X2Zmk: case X86::VBROADCASTI32X2Zmkz:" data-ref="_M/CASE_AVX512_INS_COMMON">CASE_AVX512_INS_COMMON</a>(BROADCASTI32X2, Z, m)</td></tr>
<tr><th id="1197">1197</th><td>    DecodeSubVectorBroadcast(<var>16</var>, <var>2</var>, ShuffleMask);</td></tr>
<tr><th id="1198">1198</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1199">1199</th><td>    <b>break</b>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXBWZrr: case X86::VPMOVZXBWZrrk: case X86::VPMOVZXBWZrrkz: case X86::VPMOVZXBWZ256rr: case X86::VPMOVZXBWZ256rrk: case X86::VPMOVZXBWZ256rrkz: case X86::VPMOVZXBWZ128rr: case X86::VPMOVZXBWZ128rrk: case X86::VPMOVZXBWZ128rrkz: case X86::VPMOVZXBWrr: case X86::VPMOVZXBWYrr: case X86::PMOVZXBWrr:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXBW, r)</td></tr>
<tr><th id="1202">1202</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1203">1203</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1204">1204</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXBWZrm: case X86::VPMOVZXBWZrmk: case X86::VPMOVZXBWZrmkz: case X86::VPMOVZXBWZ256rm: case X86::VPMOVZXBWZ256rmk: case X86::VPMOVZXBWZ256rmkz: case X86::VPMOVZXBWZ128rm: case X86::VPMOVZXBWZ128rmk: case X86::VPMOVZXBWZ128rmkz: case X86::VPMOVZXBWrm: case X86::VPMOVZXBWYrm: case X86::PMOVZXBWrm:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXBW, m)</td></tr>
<tr><th id="1205">1205</th><td>    DecodeZeroExtendMask(<var>8</var>, <var>16</var>, getRegOperandNumElts(MI, <var>16</var>, <var>0</var>), <b>false</b>,</td></tr>
<tr><th id="1206">1206</th><td>                         ShuffleMask);</td></tr>
<tr><th id="1207">1207</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1208">1208</th><td>    <b>break</b>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXBDZrr: case X86::VPMOVZXBDZrrk: case X86::VPMOVZXBDZrrkz: case X86::VPMOVZXBDZ256rr: case X86::VPMOVZXBDZ256rrk: case X86::VPMOVZXBDZ256rrkz: case X86::VPMOVZXBDZ128rr: case X86::VPMOVZXBDZ128rrk: case X86::VPMOVZXBDZ128rrkz: case X86::VPMOVZXBDrr: case X86::VPMOVZXBDYrr: case X86::PMOVZXBDrr:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXBD, r)</td></tr>
<tr><th id="1211">1211</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1212">1212</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1213">1213</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXBDZrm: case X86::VPMOVZXBDZrmk: case X86::VPMOVZXBDZrmkz: case X86::VPMOVZXBDZ256rm: case X86::VPMOVZXBDZ256rmk: case X86::VPMOVZXBDZ256rmkz: case X86::VPMOVZXBDZ128rm: case X86::VPMOVZXBDZ128rmk: case X86::VPMOVZXBDZ128rmkz: case X86::VPMOVZXBDrm: case X86::VPMOVZXBDYrm: case X86::PMOVZXBDrm:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXBD, m)</td></tr>
<tr><th id="1214">1214</th><td>    DecodeZeroExtendMask(<var>8</var>, <var>32</var>, getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <b>false</b>,</td></tr>
<tr><th id="1215">1215</th><td>                         ShuffleMask);</td></tr>
<tr><th id="1216">1216</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1217">1217</th><td>    <b>break</b>;</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXBQZrr: case X86::VPMOVZXBQZrrk: case X86::VPMOVZXBQZrrkz: case X86::VPMOVZXBQZ256rr: case X86::VPMOVZXBQZ256rrk: case X86::VPMOVZXBQZ256rrkz: case X86::VPMOVZXBQZ128rr: case X86::VPMOVZXBQZ128rrk: case X86::VPMOVZXBQZ128rrkz: case X86::VPMOVZXBQrr: case X86::VPMOVZXBQYrr: case X86::PMOVZXBQrr:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXBQ, r)</td></tr>
<tr><th id="1220">1220</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1221">1221</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1222">1222</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXBQZrm: case X86::VPMOVZXBQZrmk: case X86::VPMOVZXBQZrmkz: case X86::VPMOVZXBQZ256rm: case X86::VPMOVZXBQZ256rmk: case X86::VPMOVZXBQZ256rmkz: case X86::VPMOVZXBQZ128rm: case X86::VPMOVZXBQZ128rmk: case X86::VPMOVZXBQZ128rmkz: case X86::VPMOVZXBQrm: case X86::VPMOVZXBQYrm: case X86::PMOVZXBQrm:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXBQ, m)</td></tr>
<tr><th id="1223">1223</th><td>    DecodeZeroExtendMask(<var>8</var>, <var>64</var>, getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <b>false</b>,</td></tr>
<tr><th id="1224">1224</th><td>                         ShuffleMask);</td></tr>
<tr><th id="1225">1225</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1226">1226</th><td>    <b>break</b>;</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXWDZrr: case X86::VPMOVZXWDZrrk: case X86::VPMOVZXWDZrrkz: case X86::VPMOVZXWDZ256rr: case X86::VPMOVZXWDZ256rrk: case X86::VPMOVZXWDZ256rrkz: case X86::VPMOVZXWDZ128rr: case X86::VPMOVZXWDZ128rrk: case X86::VPMOVZXWDZ128rrkz: case X86::VPMOVZXWDrr: case X86::VPMOVZXWDYrr: case X86::PMOVZXWDrr:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXWD, r)</td></tr>
<tr><th id="1229">1229</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1230">1230</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1231">1231</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXWDZrm: case X86::VPMOVZXWDZrmk: case X86::VPMOVZXWDZrmkz: case X86::VPMOVZXWDZ256rm: case X86::VPMOVZXWDZ256rmk: case X86::VPMOVZXWDZ256rmkz: case X86::VPMOVZXWDZ128rm: case X86::VPMOVZXWDZ128rmk: case X86::VPMOVZXWDZ128rmkz: case X86::VPMOVZXWDrm: case X86::VPMOVZXWDYrm: case X86::PMOVZXWDrm:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXWD, m)</td></tr>
<tr><th id="1232">1232</th><td>    DecodeZeroExtendMask(<var>16</var>, <var>32</var>, getRegOperandNumElts(MI, <var>32</var>, <var>0</var>), <b>false</b>,</td></tr>
<tr><th id="1233">1233</th><td>                         ShuffleMask);</td></tr>
<tr><th id="1234">1234</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1235">1235</th><td>    <b>break</b>;</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXWQZrr: case X86::VPMOVZXWQZrrk: case X86::VPMOVZXWQZrrkz: case X86::VPMOVZXWQZ256rr: case X86::VPMOVZXWQZ256rrk: case X86::VPMOVZXWQZ256rrkz: case X86::VPMOVZXWQZ128rr: case X86::VPMOVZXWQZ128rrk: case X86::VPMOVZXWQZ128rrkz: case X86::VPMOVZXWQrr: case X86::VPMOVZXWQYrr: case X86::PMOVZXWQrr:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXWQ, r)</td></tr>
<tr><th id="1238">1238</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1239">1239</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1240">1240</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXWQZrm: case X86::VPMOVZXWQZrmk: case X86::VPMOVZXWQZrmkz: case X86::VPMOVZXWQZ256rm: case X86::VPMOVZXWQZ256rmk: case X86::VPMOVZXWQZ256rmkz: case X86::VPMOVZXWQZ128rm: case X86::VPMOVZXWQZ128rmk: case X86::VPMOVZXWQZ128rmkz: case X86::VPMOVZXWQrm: case X86::VPMOVZXWQYrm: case X86::PMOVZXWQrm:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXWQ, m)</td></tr>
<tr><th id="1241">1241</th><td>    DecodeZeroExtendMask(<var>16</var>, <var>64</var>, getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <b>false</b>,</td></tr>
<tr><th id="1242">1242</th><td>                         ShuffleMask);</td></tr>
<tr><th id="1243">1243</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1244">1244</th><td>    <b>break</b>;</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXDQZrr: case X86::VPMOVZXDQZrrk: case X86::VPMOVZXDQZrrkz: case X86::VPMOVZXDQZ256rr: case X86::VPMOVZXDQZ256rrk: case X86::VPMOVZXDQZ256rrkz: case X86::VPMOVZXDQZ128rr: case X86::VPMOVZXDQZ128rrk: case X86::VPMOVZXDQZ128rrkz: case X86::VPMOVZXDQrr: case X86::VPMOVZXDQYrr: case X86::PMOVZXDQrr:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXDQ, r)</td></tr>
<tr><th id="1247">1247</th><td>    Src1Name = getRegName(MI-&gt;getOperand(NumOperands - <var>1</var>).getReg());</td></tr>
<tr><th id="1248">1248</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1249">1249</th><td>  <a class="macro" href="#60" title="case X86::VPMOVZXDQZrm: case X86::VPMOVZXDQZrmk: case X86::VPMOVZXDQZrmkz: case X86::VPMOVZXDQZ256rm: case X86::VPMOVZXDQZ256rmk: case X86::VPMOVZXDQZ256rmkz: case X86::VPMOVZXDQZ128rm: case X86::VPMOVZXDQZ128rmk: case X86::VPMOVZXDQZ128rmkz: case X86::VPMOVZXDQrm: case X86::VPMOVZXDQYrm: case X86::PMOVZXDQrm:" data-ref="_M/CASE_PMOVZX">CASE_PMOVZX</a>(PMOVZXDQ, m)</td></tr>
<tr><th id="1250">1250</th><td>    DecodeZeroExtendMask(<var>32</var>, <var>64</var>, getRegOperandNumElts(MI, <var>64</var>, <var>0</var>), <b>false</b>,</td></tr>
<tr><th id="1251">1251</th><td>                         ShuffleMask);</td></tr>
<tr><th id="1252">1252</th><td>    <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="tu ref" href="#_ZL10getRegNamej" title='getRegName' data-use='c' data-ref="_ZL10getRegNamej">getRegName</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1253">1253</th><td>    <b>break</b>;</td></tr>
<tr><th id="1254">1254</th><td>  }</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <i>// The only comments we decode are shuffles, so give up if we were unable to</i></td></tr>
<tr><th id="1257">1257</th><td><i>  // decode a shuffle mask.</i></td></tr>
<tr><th id="1258">1258</th><td>  <b>if</b> (<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <b>if</b> (!<a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a>) <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a> = <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a>;</td></tr>
<tr><th id="1262">1262</th><td>  <b>if</b> (<a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a>) {</td></tr>
<tr><th id="1263">1263</th><td>    <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col0 ref" href="#140DestName" title='DestName' data-ref="140DestName">DestName</a>;</td></tr>
<tr><th id="1264">1264</th><td>    <a class="tu ref" href="#_ZL12printMaskingRN4llvm11raw_ostreamEPKNS_6MCInstERKNS_11MCInstrInfoE" title='printMasking' data-use='c' data-ref="_ZL12printMaskingRN4llvm11raw_ostreamEPKNS_6MCInstERKNS_11MCInstrInfoE">printMasking</a>(<span class='refarg'><a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a></span>, <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>, <a class="local col8 ref" href="#138MCII" title='MCII' data-ref="138MCII">MCII</a>);</td></tr>
<tr><th id="1265">1265</th><td>  } <b>else</b></td></tr>
<tr><th id="1266">1266</th><td>    <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"mem"</q>;</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <i>// If the two sources are the same, canonicalize the input elements to be</i></td></tr>
<tr><th id="1271">1271</th><td><i>  // from the first src so that we get larger element spans.</i></td></tr>
<tr><th id="1272">1272</th><td>  <b>if</b> (<a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> == <a class="local col2 ref" href="#142Src2Name" title='Src2Name' data-ref="142Src2Name">Src2Name</a>) {</td></tr>
<tr><th id="1273">1273</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145i" title='i' data-type='unsigned int' data-ref="145i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="146e" title='e' data-type='unsigned int' data-ref="146e">e</dfn> = <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> != <a class="local col6 ref" href="#146e" title='e' data-ref="146e">e</a>; ++<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>) {</td></tr>
<tr><th id="1274">1274</th><td>      <b>if</b> ((<em>int</em>)<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>]</a> &gt;= <var>0</var> &amp;&amp; <i>// Not sentinel.</i></td></tr>
<tr><th id="1275">1275</th><td>          <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>]</a> &gt;= (<em>int</em>)<a class="local col6 ref" href="#146e" title='e' data-ref="146e">e</a>)   <i>// From second mask.</i></td></tr>
<tr><th id="1276">1276</th><td>        <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>]</a> -= <a class="local col6 ref" href="#146e" title='e' data-ref="146e">e</a>;</td></tr>
<tr><th id="1277">1277</th><td>    }</td></tr>
<tr><th id="1278">1278</th><td>  }</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <i>// The shuffle mask specifies which elements of the src1/src2 fill in the</i></td></tr>
<tr><th id="1281">1281</th><td><i>  // destination, with a few sentinel values.  Loop through and print them</i></td></tr>
<tr><th id="1282">1282</th><td><i>  // out.</i></td></tr>
<tr><th id="1283">1283</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="147i" title='i' data-type='unsigned int' data-ref="147i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="148e" title='e' data-type='unsigned int' data-ref="148e">e</dfn> = <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> != <a class="local col8 ref" href="#148e" title='e' data-ref="148e">e</a>; ++<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>) {</td></tr>
<tr><th id="1284">1284</th><td>    <b>if</b> (<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> != <var>0</var>)</td></tr>
<tr><th id="1285">1285</th><td>      <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd>;</td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> (<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> == <a class="enum" href="../Utils/X86ShuffleDecode.h.html#llvm::SM_SentinelZero" title='llvm::SM_SentinelZero' data-ref="llvm::SM_SentinelZero">SM_SentinelZero</a>) {</td></tr>
<tr><th id="1287">1287</th><td>      <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"zero"</q>;</td></tr>
<tr><th id="1288">1288</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1289">1289</th><td>    }</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>    <i>// Otherwise, it must come from src1 or src2.  Print the span of elements</i></td></tr>
<tr><th id="1292">1292</th><td><i>    // that comes from this src.</i></td></tr>
<tr><th id="1293">1293</th><td>    <em>bool</em> <dfn class="local col9 decl" id="149isSrc1" title='isSrc1' data-type='bool' data-ref="149isSrc1">isSrc1</dfn> = <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> &lt; (<em>int</em>)<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1294">1294</th><td>    <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="150SrcName" title='SrcName' data-type='const char *' data-ref="150SrcName">SrcName</dfn> = <a class="local col9 ref" href="#149isSrc1" title='isSrc1' data-ref="149isSrc1">isSrc1</a> ? <a class="local col1 ref" href="#141Src1Name" title='Src1Name' data-ref="141Src1Name">Src1Name</a> : <a class="local col2 ref" href="#142Src2Name" title='Src2Name' data-ref="142Src2Name">Src2Name</a>;</td></tr>
<tr><th id="1295">1295</th><td>    <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#150SrcName" title='SrcName' data-ref="150SrcName">SrcName</a> ? <a class="local col0 ref" href="#150SrcName" title='SrcName' data-ref="150SrcName">SrcName</a> : <q>"mem"</q>) <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="1296">1296</th><td>    <em>bool</em> <dfn class="local col1 decl" id="151IsFirst" title='IsFirst' data-type='bool' data-ref="151IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="1297">1297</th><td>    <b>while</b> (<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> != <a class="local col8 ref" href="#148e" title='e' data-ref="148e">e</a> &amp;&amp; (<em>int</em>)<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> != <a class="enum" href="../Utils/X86ShuffleDecode.h.html#llvm::SM_SentinelZero" title='llvm::SM_SentinelZero' data-ref="llvm::SM_SentinelZero">SM_SentinelZero</a> &amp;&amp;</td></tr>
<tr><th id="1298">1298</th><td>           (<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> &lt; (<em>int</em>)<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()) == <a class="local col9 ref" href="#149isSrc1" title='isSrc1' data-ref="149isSrc1">isSrc1</a>) {</td></tr>
<tr><th id="1299">1299</th><td>      <b>if</b> (!<a class="local col1 ref" href="#151IsFirst" title='IsFirst' data-ref="151IsFirst">IsFirst</a>)</td></tr>
<tr><th id="1300">1300</th><td>        <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd>;</td></tr>
<tr><th id="1301">1301</th><td>      <b>else</b></td></tr>
<tr><th id="1302">1302</th><td>        <a class="local col1 ref" href="#151IsFirst" title='IsFirst' data-ref="151IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="1303">1303</th><td>      <b>if</b> (<a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> == <a class="enum" href="../Utils/X86ShuffleDecode.h.html#llvm::SM_SentinelUndef" title='llvm::SM_SentinelUndef' data-ref="llvm::SM_SentinelUndef">SM_SentinelUndef</a>)</td></tr>
<tr><th id="1304">1304</th><td>        <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"u"</q>;</td></tr>
<tr><th id="1305">1305</th><td>      <b>else</b></td></tr>
<tr><th id="1306">1306</th><td>        <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> % <a class="local col9 ref" href="#139ShuffleMask" title='ShuffleMask' data-ref="139ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1307">1307</th><td>      ++<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>;</td></tr>
<tr><th id="1308">1308</th><td>    }</td></tr>
<tr><th id="1309">1309</th><td>    <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="1310">1310</th><td>    --<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>; <i>// For loop increments element #.</i></td></tr>
<tr><th id="1311">1311</th><td>  }</td></tr>
<tr><th id="1312">1312</th><td>  <a class="local col7 ref" href="#137OS" title='OS' data-ref="137OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <i>// We successfully added a comment to this instruction.</i></td></tr>
<tr><th id="1315">1315</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1316">1316</th><td>}</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
