vendor_name = ModelSim
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/branch_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_two_to_one_mux.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_four_to_one_mux.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/registers_two.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/alu_unit.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file_updated_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/memory_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath.bdf
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/load_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/store_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/add_direct_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/subtract_direct_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/and_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/or_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/xor_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/clear_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/shift_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/load_register_with_immediate_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_ALU_decoder.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/unified_multicycle_computer_tb.v
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/Waveform3.vwf
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/Waveform4.vwf
source_file = 1, C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/db/multicycle_computer.cbx.xml
design_name = multicycle_computer_controller_state_dependent_control
instance = comp, \WD3Src~output , WD3Src~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \A3Src~output , A3Src~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \IRWrite~output , IRWrite~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \PCWrite~output , PCWrite~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \AdrSrc~output , AdrSrc~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \MemWrite~output , MemWrite~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \RegWrite~output , RegWrite~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcA[0]~output , ALUSrcA[0]~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcA[1]~output , ALUSrcA[1]~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcB[0]~output , ALUSrcB[0]~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcB[1]~output , ALUSrcB[1]~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ResultSrc[0]~output , ResultSrc[0]~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ResultSrc[1]~output , ResultSrc[1]~output, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[24]~input , INSTRUCTION[24]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \current_state[3]~input , current_state[3]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \current_state[1]~input , current_state[1]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \current_state[2]~input , current_state[2]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \current_state[0]~input , current_state[0]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \WD3Src~0 , WD3Src~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[27]~input , INSTRUCTION[27]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \A3Src~0 , A3Src~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \Equal0~0 , Equal0~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \PCWrite~0 , PCWrite~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \AdrSrc~0 , AdrSrc~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \Equal0~1 , Equal0~1, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \RegWrite~0 , RegWrite~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcA~0 , ALUSrcA~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcA~1 , ALUSrcA~1, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcB~0 , ALUSrcB~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ALUSrcB~1 , ALUSrcB~1, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ResultSrc~0 , ResultSrc~0, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \ResultSrc~1 , ResultSrc~1, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \FLAGS[0]~input , FLAGS[0]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \FLAGS[1]~input , FLAGS[1]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \FLAGS[2]~input , FLAGS[2]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \FLAGS[3]~input , FLAGS[3]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[0]~input , INSTRUCTION[0]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[1]~input , INSTRUCTION[1]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[2]~input , INSTRUCTION[2]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[3]~input , INSTRUCTION[3]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[4]~input , INSTRUCTION[4]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[5]~input , INSTRUCTION[5]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[6]~input , INSTRUCTION[6]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[7]~input , INSTRUCTION[7]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[8]~input , INSTRUCTION[8]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[9]~input , INSTRUCTION[9]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[10]~input , INSTRUCTION[10]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[11]~input , INSTRUCTION[11]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[12]~input , INSTRUCTION[12]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[13]~input , INSTRUCTION[13]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[14]~input , INSTRUCTION[14]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[15]~input , INSTRUCTION[15]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[16]~input , INSTRUCTION[16]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[17]~input , INSTRUCTION[17]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[18]~input , INSTRUCTION[18]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[19]~input , INSTRUCTION[19]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[20]~input , INSTRUCTION[20]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[21]~input , INSTRUCTION[21]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[22]~input , INSTRUCTION[22]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[23]~input , INSTRUCTION[23]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[25]~input , INSTRUCTION[25]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[28]~input , INSTRUCTION[28]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[29]~input , INSTRUCTION[29]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[30]~input , INSTRUCTION[30]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[31]~input , INSTRUCTION[31]~input, multicycle_computer_controller_state_dependent_control, 1
instance = comp, \INSTRUCTION[26]~input , INSTRUCTION[26]~input, multicycle_computer_controller_state_dependent_control, 1
