{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627397809397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627397809398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 17:56:49 2021 " "Processing started: Tue Jul 27 17:56:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627397809398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627397809398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_map --read_settings_files=on --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627397809398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627397810126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk10khzdiv_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk10khzdiv_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk10khzdiv_test-clk10khzdiv_test_architecture " "Found design unit 1: clk10khzdiv_test-clk10khzdiv_test_architecture" {  } { { "clk10khzdiv_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/clk10khzdiv_test.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810886 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk10khzdiv_test " "Found entity 1: clk10khzdiv_test" {  } { { "clk10khzdiv_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/clk10khzdiv_test.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt11_controller_c-ii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mt11_controller_c-ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mt11_controller_c-ii " "Found entity 1: mt11_controller_c-ii" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tu10_input_parity_crc.bdf " "Can't analyze file -- file tu10_input_parity_crc.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1627397810893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_led_pulse_stretcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_led_pulse_stretcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_led_pulse_stretcher-bus_led_pulse_stretcher_architecture " "Found design unit 1: bus_led_pulse_stretcher-bus_led_pulse_stretcher_architecture" {  } { { "bus_led_pulse_stretcher.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/bus_led_pulse_stretcher.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810895 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_led_pulse_stretcher " "Found entity 1: bus_led_pulse_stretcher" {  } { { "bus_led_pulse_stretcher.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/bus_led_pulse_stretcher.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_16_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_16_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_16_aload-SYN " "Found design unit 1: count_16_aload-SYN" {  } { { "count_16_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_16_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810897 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_16_aload " "Found entity 1: count_16_aload" {  } { { "count_16_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_16_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_qbus_out_16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_qbus_out_16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_qbus_out_16x8-SYN " "Found design unit 1: mux_qbus_out_16x8-SYN" {  } { { "mux_qbus_out_16x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_qbus_out_16x8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810901 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_qbus_out_16x8 " "Found entity 1: mux_qbus_out_16x8" {  } { { "mux_qbus_out_16x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_qbus_out_16x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qbus_mux_8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qbus_mux_8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qbus_mux_8x16-SYN " "Found design unit 1: qbus_mux_8x16-SYN" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810903 ""} { "Info" "ISGN_ENTITY_NAME" "1 qbus_mux_8x16 " "Found entity 1: qbus_mux_8x16" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_8_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_8_aload-SYN " "Found design unit 1: count_8_aload-SYN" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810905 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_8_aload " "Found entity 1: count_8_aload" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_26-SYN " "Found design unit 1: count_26-SYN" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810908 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_26 " "Found entity 1: count_26" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_2_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_2_aload-SYN " "Found design unit 1: count_2_aload-SYN" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810910 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_2_aload " "Found entity 1: count_2_aload" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_6-SYN " "Found design unit 1: decode_6-SYN" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810915 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_6 " "Found entity 1: decode_6" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_8-SYN " "Found design unit 1: decode_8-SYN" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810918 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_8 " "Found entity 1: decode_8" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qbus_mux_4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qbus_mux_4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qbus_mux_4x16-SYN " "Found design unit 1: qbus_mux_4x16-SYN" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810920 ""} { "Info" "ISGN_ENTITY_NAME" "1 qbus_mux_4x16 " "Found entity 1: qbus_mux_4x16" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810922 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh-SYN " "Found design unit 1: sh-SYN" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810924 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh " "Found entity 1: sh" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_m304_120ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_m304_120ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m304_120ns-SYN " "Found design unit 1: count_m304_120ns-SYN" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810926 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m304_120ns " "Found entity 1: count_m304_120ns" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_m304_1us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/count_m304_1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m304_1us-SYN " "Found design unit 1: count_m304_1us-SYN" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810928 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m304_1us " "Found entity 1: count_m304_1us" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_m307_15us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_m307_15us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m307_15us-SYN " "Found design unit 1: count_m307_15us-SYN" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810930 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m307_15us " "Found entity 1: count_m307_15us" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_m307_15us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_m307_15us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_m307_15us-SYN " "Found design unit 1: comp_m307_15us-SYN" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810933 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_m307_15us " "Found entity 1: comp_m307_15us" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm11_count_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tm11_count_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tm11_count_4bit-SYN " "Found design unit 1: tm11_count_4bit-SYN" {  } { { "tm11_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11_count_4bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810938 ""} { "Info" "ISGN_ENTITY_NAME" "1 tm11_count_4bit " "Found entity 1: tm11_count_4bit" {  } { { "tm11_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11_count_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp_74123_5us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp_74123_5us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_5us-SYN " "Found design unit 1: comp_74123_5us-SYN" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810940 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_5us " "Found entity 1: comp_74123_5us" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_74123_50ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_74123_50ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_74123_50ms-SYN " "Found design unit 1: count_74123_50ms-SYN" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810942 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_74123_50ms " "Found entity 1: count_74123_50ms" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp_74123_50ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp_74123_50ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_50ms-SYN " "Found design unit 1: comp_74123_50ms-SYN" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810978 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_50ms " "Found entity 1: comp_74123_50ms" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/comp_74123_10us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/comp_74123_10us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_10us-SYN " "Found design unit 1: comp_74123_10us-SYN" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810980 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_10us " "Found entity 1: comp_74123_10us" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/comp_74123_1us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/comp_74123_1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_1us-SYN " "Found design unit 1: comp_74123_1us-SYN" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810987 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_1us " "Found entity 1: comp_74123_1us" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/tu10_count_sdwn_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/tu10_count_sdwn_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_sdwn_timer-SYN " "Found design unit 1: tu10_count_sdwn_timer-SYN" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810990 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_sdwn_timer " "Found entity 1: tu10_count_sdwn_timer" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_dma_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_dma_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_dma_test-SYN " "Found design unit 1: constant_dma_test-SYN" {  } { { "constant_dma_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/constant_dma_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810992 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_dma_test " "Found entity 1: constant_dma_test" {  } { { "constant_dma_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/constant_dma_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397810992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397810992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mt11_controller_c-ii " "Elaborating entity \"mt11_controller_c-ii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627397811187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tm11.bdf 1 1 " "Using design file tm11.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tm11 " "Found entity 1: tm11" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397811201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397811201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tm11 tm11:tm11 " "Elaborating entity \"tm11\" for hierarchy \"tm11:tm11\"" {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 664 856 616 "tm11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811206 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_10\[4..0\] m304_1 " "Bus \"m304_10\[4..0\]\" found using same base name as \"m304_1\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13408 646 716 13424 "m304_10\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811896 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_11\[4..0\] m304_1 " "Bus \"m304_11\[4..0\]\" found using same base name as \"m304_1\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13592 646 716 13608 "m304_11\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811896 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_20\[2..0\] m304_2 " "Bus \"m304_20\[2..0\]\" found using same base name as \"m304_2\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12024 590 660 12040 "m304_20\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811897 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_20\[2\] m304_2 " "Bus \"m304_20\[2\]\" found using same base name as \"m304_2\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12040 592 672 12056 "m304_20\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811897 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_20\[0\] m304_2 " "Bus \"m304_20\[0\]\" found using same base name as \"m304_2\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12056 584 680 12072 "m304_20\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811897 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_12\[4..0\] m304_1 " "Bus \"m304_12\[4..0\]\" found using same base name as \"m304_1\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14144 638 708 14160 "m304_12\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811897 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_10\[3\] m304_1 " "Bus \"m304_10\[3\]\" found using same base name as \"m304_1\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13424 656 744 13440 "m304_10\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811898 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_11\[2\] m304_1 " "Bus \"m304_11\[2\]\" found using same base name as \"m304_1\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13608 656 744 13624 "m304_11\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811898 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "m304_12\[2\] m304_1 " "Bus \"m304_12\[2\]\" found using same base name as \"m304_1\", which might lead to a name conflict." {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14160 648 736 14176 "m304_12\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1627397811898 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "m304_1 " "Converted elements in bus name \"m304_1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_1\[0\] m304_10 " "Converted element name(s) from \"m304_1\[0\]\" to \"m304_10\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5872 904 1000 5888 "m304_1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_1\[2\] m304_12 " "Converted element name(s) from \"m304_1\[2\]\" to \"m304_12\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5856 912 992 5872 "m304_1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_1\[2..0\] m304_12..0 " "Converted element name(s) from \"m304_1\[2..0\]\" to \"m304_12..0\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5840 910 976 5856 "m304_1\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5872 904 1000 5888 "m304_1\[0\]" "" } { 5856 912 992 5872 "m304_1\[2\]" "" } { 5840 910 976 5856 "m304_1\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "m304_10 " "Converted elements in bus name \"m304_10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_10\[4..0\] m304_104..0 " "Converted element name(s) from \"m304_10\[4..0\]\" to \"m304_104..0\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13408 646 716 13424 "m304_10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_10\[3\] m304_103 " "Converted element name(s) from \"m304_10\[3\]\" to \"m304_103\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13424 656 744 13440 "m304_10\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13408 646 716 13424 "m304_10\[4..0\]" "" } { 13424 656 744 13440 "m304_10\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "m304_11 " "Converted elements in bus name \"m304_11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_11\[4..0\] m304_114..0 " "Converted element name(s) from \"m304_11\[4..0\]\" to \"m304_114..0\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13592 646 716 13608 "m304_11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_11\[2\] m304_112 " "Converted element name(s) from \"m304_11\[2\]\" to \"m304_112\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13608 656 744 13624 "m304_11\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811919 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13592 646 716 13608 "m304_11\[4..0\]" "" } { 13608 656 744 13624 "m304_11\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "m304_12 " "Converted elements in bus name \"m304_12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_12\[4..0\] m304_124..0 " "Converted element name(s) from \"m304_12\[4..0\]\" to \"m304_124..0\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14144 638 708 14160 "m304_12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_12\[2\] m304_122 " "Converted element name(s) from \"m304_12\[2\]\" to \"m304_122\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14160 648 736 14176 "m304_12\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14144 638 708 14160 "m304_12\[4..0\]" "" } { 14160 648 736 14176 "m304_12\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811920 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "m304_2 " "Converted elements in bus name \"m304_2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_2\[2\] m304_22 " "Converted element name(s) from \"m304_2\[2\]\" to \"m304_22\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5344 368 448 5360 "m304_2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_2\[0\] m304_20 " "Converted element name(s) from \"m304_2\[0\]\" to \"m304_20\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5360 360 456 5376 "m304_2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_2\[2..0\] m304_22..0 " "Converted element name(s) from \"m304_2\[2..0\]\" to \"m304_22..0\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5328 366 432 5344 "m304_2\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5344 368 448 5360 "m304_2\[2\]" "" } { 5360 360 456 5376 "m304_2\[0\]" "" } { 5328 366 432 5344 "m304_2\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811920 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "m304_20 " "Converted elements in bus name \"m304_20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_20\[2..0\] m304_202..0 " "Converted element name(s) from \"m304_20\[2..0\]\" to \"m304_202..0\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12024 590 660 12040 "m304_20\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_20\[2\] m304_202 " "Converted element name(s) from \"m304_20\[2\]\" to \"m304_202\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12040 592 672 12056 "m304_20\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "m304_20\[0\] m304_200 " "Converted element name(s) from \"m304_20\[0\]\" to \"m304_200\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12056 584 680 12072 "m304_20\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811920 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12024 590 660 12040 "m304_20\[2..0\]" "" } { 12040 592 672 12056 "m304_20\[2\]" "" } { 12056 584 680 12072 "m304_20\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811920 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "qbus_a " "Found inconsistent I/O type for element \"qbus_a\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 856 1352 1528 872 "qbus_a\[21..18\]" "" } { 992 1352 1528 1008 "qbus_a\[17..16\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397811922 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "qbus_a " "Converted elements in bus name \"qbus_a\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "qbus_a\[21..18\] qbus_a21..18 " "Converted element name(s) from \"qbus_a\[21..18\]\" to \"qbus_a21..18\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 856 1352 1528 872 "qbus_a\[21..18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811922 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "qbus_a\[17..16\] qbus_a17..16 " "Converted element name(s) from \"qbus_a\[17..16\]\" to \"qbus_a17..16\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 992 1352 1528 1008 "qbus_a\[17..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811922 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 856 1352 1528 872 "qbus_a\[21..18\]" "" } { 992 1352 1528 1008 "qbus_a\[17..16\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397811922 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qbus_refresh " "Pin \"qbus_refresh\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 464 1432 1608 480 "qbus_refresh" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627397811946 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qbus_halt " "Pin \"qbus_halt\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 480 1432 1608 496 "qbus_halt" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627397811946 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ctrl " "Pin \"ctrl\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12952 1272 1440 12968 "ctrl\[1\]" "" } { 12936 1272 1440 12952 "ctrl\[0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627397811946 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst302 " "Primitive \"NAND2\" of instance \"inst302\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10816 520 584 10864 "inst302" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397811947 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst305 " "Primitive \"NOT\" of instance \"inst305\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10432 912 960 10464 "inst305" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397811947 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst407 " "Primitive \"NOT\" of instance \"inst407\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2984 552 600 3016 "inst407" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397811947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_led_pulse_stretcher tm11:tm11\|bus_led_pulse_stretcher:inst28 " "Elaborating entity \"bus_led_pulse_stretcher\" for hierarchy \"tm11:tm11\|bus_led_pulse_stretcher:inst28\"" {  } { { "tm11.bdf" "inst28" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1656 1696 1840 1712 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh tm11:tm11\|sh:inst27 " "Elaborating entity \"sh\" for hierarchy \"tm11:tm11\|sh:inst27\"" {  } { { "tm11.bdf" "inst27" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2128 424 568 2256 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397811995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sh.vhd" "LPM_SHIFTREG_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812022 ""}  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6 tm11:tm11\|decode_6:inst33 " "Elaborating entity \"decode_6\" for hierarchy \"tm11:tm11\|decode_6:inst33\"" {  } { { "tm11.bdf" "inst33" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1736 1000 1128 1864 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_6.vhd" "LPM_DECODE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812066 ""}  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/decode_s6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397812141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397812141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\|decode_s6f:auto_generated " "Elaborating entity \"decode_s6f\" for hierarchy \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m304_1us tm11:tm11\|count_m304_1us:inst460 " "Elaborating entity \"count_m304_1us\" for hierarchy \"tm11:tm11\|count_m304_1us:inst460\"" {  } { { "tm11.bdf" "inst460" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8368 392 536 8464 "inst460" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/count_m304_1us.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812217 ""}  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ini.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ini.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ini " "Found entity 1: cntr_ini" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397812297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397812297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ini tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated " "Elaborating entity \"cntr_ini\" for hierarchy \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m304_120ns tm11:tm11\|count_m304_120ns:inst421 " "Elaborating entity \"count_m304_120ns\" for hierarchy \"tm11:tm11\|count_m304_120ns:inst421\"" {  } { { "tm11.bdf" "inst421" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3136 712 856 3232 "inst421" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m304_120ns.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812327 ""}  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gni " "Found entity 1: cntr_gni" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397812405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397812405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gni tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated " "Elaborating entity \"cntr_gni\" for hierarchy \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8 tm11:tm11\|decode_8:inst34 " "Elaborating entity \"decode_8\" for hierarchy \"tm11:tm11\|decode_8:inst34\"" {  } { { "tm11.bdf" "inst34" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5608 376 504 5784 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_8.vhd" "LPM_DECODE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812427 ""}  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_m307_15us tm11:tm11\|comp_m307_15us:inst433 " "Elaborating entity \"comp_m307_15us\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst433\"" {  } { { "tm11.bdf" "inst433" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2760 1776 1904 2856 "inst433" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_m307_15us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812487 ""}  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l7j " "Found entity 1: cmpr_l7j" {  } { { "db/cmpr_l7j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_l7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397812562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397812562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l7j tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\|cmpr_l7j:auto_generated " "Elaborating entity \"cmpr_l7j\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\|cmpr_l7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m307_15us tm11:tm11\|count_m307_15us:inst432 " "Elaborating entity \"count_m307_15us\" for hierarchy \"tm11:tm11\|count_m307_15us:inst432\"" {  } { { "tm11.bdf" "inst432" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2768 1616 1760 2864 "inst432" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m307_15us.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812593 ""}  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mni " "Found entity 1: cntr_mni" {  } { { "db/cntr_mni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397812705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397812705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mni tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated " "Elaborating entity \"cntr_mni\" for hierarchy \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8_aload tm11:tm11\|count_8_aload:inst47 " "Elaborating entity \"count_8_aload\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\"" {  } { { "tm11.bdf" "inst47" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1968 1968 2112 2064 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_8_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397812881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812881 ""}  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397812881 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 135 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627397812963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgj " "Found entity 1: cntr_kgj" {  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397812963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397812963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgj tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated " "Elaborating entity \"cntr_kgj\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397812968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp_2x3.vhd 2 1 " "Using design file comp_2x3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_2x3-SYN " "Found design unit 1: comp_2x3-SYN" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813030 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_2x3 " "Found entity 1: comp_2x3" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397813030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_2x3 tm11:tm11\|comp_2x3:inst111 " "Elaborating entity \"comp_2x3\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\"" {  } { { "tm11.bdf" "inst111" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4256 224 352 4352 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_2x3.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397813059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813059 ""}  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397813059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8hg " "Found entity 1: cmpr_8hg" {  } { { "db/cmpr_8hg.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_8hg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397813175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8hg tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\|cmpr_8hg:auto_generated " "Elaborating entity \"cmpr_8hg\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\|cmpr_8hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2_aload tm11:tm11\|count_2_aload:inst53 " "Elaborating entity \"count_2_aload\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\"" {  } { { "tm11.bdf" "inst53" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2144 1968 2112 2240 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_2_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397813291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813292 ""}  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397813292 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_j1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_j1j.tdf" 99 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627397813395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1j " "Found entity 1: cntr_j1j" {  } { { "db/cntr_j1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_j1j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397813396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j1j tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\|cntr_j1j:auto_generated " "Elaborating entity \"cntr_j1j\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\|cntr_j1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbus_mux_4x16 tm11:tm11\|qbus_mux_4x16:inst30 " "Elaborating entity \"qbus_mux_4x16\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\"" {  } { { "tm11.bdf" "inst30" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1080 784 928 1192 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_4x16.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397813514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813515 ""}  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397813515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397813621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Elaborating entity \"mux_p4e\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbus_mux_8x16 tm11:tm11\|qbus_mux_8x16:inst22 " "Elaborating entity \"qbus_mux_8x16\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\"" {  } { { "tm11.bdf" "inst22" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1088 408 552 1232 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_8x16.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813676 ""}  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397813676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s4e " "Found entity 1: mux_s4e" {  } { { "db/mux_s4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_s4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397813772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s4e tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\|mux_s4e:auto_generated " "Elaborating entity \"mux_s4e\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\|mux_s4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_timer_10khz.vhd 2 1 " "Using design file cnt_timer_10khz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_timer_10khz-SYN " "Found design unit 1: cnt_timer_10khz-SYN" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813812 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_timer_10khz " "Found entity 1: cnt_timer_10khz" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397813812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_timer_10khz tm11:tm11\|cnt_timer_10khz:inst83 " "Elaborating entity \"cnt_timer_10khz\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\"" {  } { { "tm11.bdf" "inst83" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4296 1232 1376 4376 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_timer_10khz.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397813833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 1249 " "Parameter \"lpm_avalue\" = \"1249\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813833 ""}  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397813833 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_mik.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mik.tdf" 151 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627397813995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mik.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mik.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mik " "Found entity 1: cntr_mik" {  } { { "db/cntr_mik.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mik.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397813995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397813995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mik tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated " "Elaborating entity \"cntr_mik\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397813999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 tm11:tm11\|lpm_constant0:inst42 " "Elaborating entity \"lpm_constant0\" for hierarchy \"tm11:tm11\|lpm_constant0:inst42\"" {  } { { "tm11.bdf" "inst42" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1064 568 680 1112 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 148 " "Parameter \"lpm_cvalue\" = \"148\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814032 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2x4.vhd 2 1 " "Using design file mux_2x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x4-SYN " "Found design unit 1: mux_2x4-SYN" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814043 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x4 " "Found entity 1: mux_2x4" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397814043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x4 tm11:tm11\|mux_2x4:inst10 " "Elaborating entity \"mux_2x4\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\"" {  } { { "tm11.bdf" "inst10" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6840 208 352 6920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2x4.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814060 ""}  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397814177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_26 tm11:tm11\|count_26:inst48 " "Elaborating entity \"count_26\" for hierarchy \"tm11:tm11\|count_26:inst48\"" {  } { { "tm11.bdf" "inst48" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1736 1968 2112 1800 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_26.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814202 ""}  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dmh " "Found entity 1: cntr_dmh" {  } { { "db/cntr_dmh.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_dmh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397814278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dmh tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\|cntr_dmh:auto_generated " "Elaborating entity \"cntr_dmh\" for hierarchy \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\|cntr_dmh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814284 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10.bdf 1 1 " "Using design file tu10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tu10 " "Found entity 1: tu10" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397814302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10 tu10:tu10 " "Elaborating entity \"tu10\" for hierarchy \"tu10:tu10\"" {  } { { "mt11_controller_c-ii.bdf" "tu10" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 176 368 616 "tu10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814307 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "CRC_H\[4..2\] " "Not all bits in bus \"CRC_H\[4..2\]\" are used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4152 400 472 4168 "CRC_H\[2\]" "" } { 4368 976 1084 4384 "CRC_H\[2\]" "" } { 4080 976 1085 4096 "CRC_H\[4\]" "" } { 3944 576 672 3960 "CRC_H\[4\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1627397814311 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CRC_H " "Converted elements in bus name \"CRC_H\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4152 400 472 4168 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814311 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4368 976 1084 4384 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814311 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4080 976 1085 4096 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814311 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3944 576 672 3960 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814311 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4152 400 472 4168 "CRC_H\[2\]" "" } { 4368 976 1084 4384 "CRC_H\[2\]" "" } { 4080 976 1085 4096 "CRC_H\[4\]" "" } { 3944 576 672 3960 "CRC_H\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627397814311 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "tm11_den8 " "Pin \"tm11_den8\" not connected" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2920 744 912 2936 "tm11_den8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627397814312 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ctrl " "Pin \"ctrl\" not connected" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3352 2232 2400 3368 "ctrl\[0\]" "" } { 720 1520 1688 736 "ctrl\[1\]" "" } { 736 1520 1688 752 "ctrl\[2\]" "" } { 752 1520 1688 768 "ctrl\[3\]" "" } { 768 1520 1688 784 "ctrl\[4\]" "" } { 784 1520 1688 800 "ctrl\[5\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627397814312 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst164 " "Primitive \"DFF\" of instance \"inst164\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5368 656 720 5448 "inst164" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814312 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst165 " "Primitive \"DFF\" of instance \"inst165\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5368 800 864 5448 "inst165" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814312 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst166 " "Primitive \"NOT\" of instance \"inst166\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5376 728 776 5408 "inst166" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst167 " "Primitive \"NOT\" of instance \"inst167\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5376 880 928 5408 "inst167" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst168 " "Primitive \"NOR2\" of instance \"inst168\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5464 800 864 5512 "inst168" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst169 " "Primitive \"AND2\" of instance \"inst169\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5432 976 1040 5480 "inst169" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst170 " "Primitive \"AND2\" of instance \"inst170\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5480 976 1040 5528 "inst170" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst171 " "Primitive \"AND2\" of instance \"inst171\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5528 976 1040 5576 "inst171" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst172 " "Primitive \"GND\" of instance \"inst172\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5528 808 840 5560 "inst172" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst173 " "Primitive \"NOR2\" of instance \"inst173\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5472 880 944 5520 "inst173" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst268 " "Primitive \"DFF\" of instance \"inst268\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8680 1056 1120 8760 "inst268" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst282 " "Primitive \"DFF\" of instance \"inst282\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8776 1056 1120 8856 "inst282" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst291 " "Primitive \"DFF\" of instance \"inst291\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8872 1056 1120 8952 "inst291" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst292 " "Primitive \"DFF\" of instance \"inst292\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8968 1056 1120 9048 "inst292" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst293 " "Primitive \"DFF\" of instance \"inst293\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9064 1056 1120 9144 "inst293" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814313 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst295 " "Primitive \"WIRE\" of instance \"inst295\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9592 1136 1184 9624 "inst295" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst296 " "Primitive \"DFF\" of instance \"inst296\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9160 1056 1120 9240 "inst296" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst297 " "Primitive \"XOR\" of instance \"inst297\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8872 584 648 8920 "inst297" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst305 " "Primitive \"XOR\" of instance \"inst305\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9064 912 976 9112 "inst305" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst306 " "Primitive \"XOR\" of instance \"inst306\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8968 912 976 9016 "inst306" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst307 " "Primitive \"XOR\" of instance \"inst307\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8872 912 976 8920 "inst307" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst308 " "Primitive \"XOR\" of instance \"inst308\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8776 912 976 8824 "inst308" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst309 " "Primitive \"XOR\" of instance \"inst309\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9064 584 648 9112 "inst309" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst310 " "Primitive \"XOR\" of instance \"inst310\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9160 584 648 9208 "inst310" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst311 " "Primitive \"XOR\" of instance \"inst311\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8968 584 648 9016 "inst311" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst312 " "Primitive \"XOR\" of instance \"inst312\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8776 584 648 8824 "inst312" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst313 " "Primitive \"XOR\" of instance \"inst313\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8392 584 648 8440 "inst313" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst314 " "Primitive \"XOR\" of instance \"inst314\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8680 584 648 8728 "inst314" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst315 " "Primitive \"XOR\" of instance \"inst315\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8584 584 648 8632 "inst315" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814314 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst316 " "Primitive \"XOR\" of instance \"inst316\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8488 584 648 8536 "inst316" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND8 inst317 " "Primitive \"NAND8\" of instance \"inst317\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9288 1152 1216 9432 "inst317" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst318 " "Primitive \"AND2\" of instance \"inst318\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9264 1056 1120 9312 "inst318" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND3 inst319 " "Primitive \"NAND3\" of instance \"inst319\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9344 1312 1376 9392 "inst319" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND4 inst333 " "Primitive \"NAND4\" of instance \"inst333\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7032 1936 2000 7112 "inst333" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst338 " "Primitive \"OR3\" of instance \"inst338\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5480 1056 1120 5528 "inst338" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst346 " "Primitive \"GND\" of instance \"inst346\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9872 1496 1528 9904 "inst346" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst355 " "Primitive \"AND2\" of instance \"inst355\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10216 1336 1400 10264 "inst355" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814315 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst470 " "Primitive \"NOT\" of instance \"inst470\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3152 3256 3304 3184 "inst470" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814316 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst66 " "Primitive \"DFF\" of instance \"inst66\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 960 1024 2960 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814316 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst67 " "Primitive \"DFF\" of instance \"inst67\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 960 1024 3056 "inst67" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814316 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9840 1432 1496 9888 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814316 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst73 " "Primitive \"DFF\" of instance \"inst73\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8392 1056 1120 8472 "inst73" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814316 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst78 " "Primitive \"DFF\" of instance \"inst78\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8488 1056 1120 8568 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814316 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst86 " "Primitive \"NOT\" of instance \"inst86\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3480 1032 1080 3512 "inst86" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814317 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst95 " "Primitive \"DFF\" of instance \"inst95\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8584 1056 1120 8664 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814317 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst98 " "Primitive \"DFF\" of instance \"inst98\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9824 1528 1592 9904 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627397814317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_5us tu10:tu10\|comp_74123_5us:inst289 " "Elaborating entity \"comp_74123_5us\" for hierarchy \"tu10:tu10\|comp_74123_5us:inst289\"" {  } { { "tu10.bdf" "inst289" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2768 3072 3200 2864 "inst289" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_5us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814337 ""}  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_count_16bit_aload.vhd 2 1 " "Using design file tu10_count_16bit_aload.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_16bit_aload-SYN " "Found design unit 1: tu10_count_16bit_aload-SYN" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814474 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_16bit_aload " "Found entity 1: tu10_count_16bit_aload" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814474 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397814474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_16bit_aload tu10:tu10\|tu10_count_16bit_aload:inst220 " "Elaborating entity \"tu10_count_16bit_aload\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\"" {  } { { "tu10.bdf" "inst220" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6680 1400 1544 6776 "inst220" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_16bit_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814498 ""}  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814498 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 169 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627397814581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_83j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_83j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_83j " "Found entity 1: cntr_83j" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397814581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_83j tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated " "Elaborating entity \"cntr_83j\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_10us tu10:tu10\|comp_74123_10us:inst281 " "Elaborating entity \"comp_74123_10us\" for hierarchy \"tu10:tu10\|comp_74123_10us:inst281\"" {  } { { "tu10.bdf" "inst281" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6656 464 592 6752 "inst281" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_10us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814608 ""}  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_mux_2x4.vhd 2 1 " "Using design file tu10_mux_2x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_mux_2x4-SYN " "Found design unit 1: tu10_mux_2x4-SYN" {  } { { "tu10_mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_mux_2x4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814673 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_mux_2x4 " "Found entity 1: tu10_mux_2x4" {  } { { "tu10_mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_mux_2x4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397814673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_mux_2x4 tu10:tu10\|tu10_mux_2x4:inst218 " "Elaborating entity \"tu10_mux_2x4\" for hierarchy \"tu10:tu10\|tu10_mux_2x4:inst218\"" {  } { { "tu10.bdf" "inst218" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7024 968 1112 7104 "inst218" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_1us tu10:tu10\|comp_74123_1us:inst280 " "Elaborating entity \"comp_74123_1us\" for hierarchy \"tu10:tu10\|comp_74123_1us:inst280\"" {  } { { "tu10.bdf" "inst280" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5640 1192 1320 5736 "inst280" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_1us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814711 ""}  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_count_4bit.vhd 2 1 " "Using design file tu10_count_4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_4bit-SYN " "Found design unit 1: tu10_count_4bit-SYN" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814751 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_4bit " "Found entity 1: tu10_count_4bit" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397814751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_4bit tu10:tu10\|tu10_count_4bit:inst187 " "Elaborating entity \"tu10_count_4bit\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst187\"" {  } { { "tu10.bdf" "inst187" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5824 1912 2056 5920 "inst187" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_4bit.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397814777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814778 ""}  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397814778 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 109 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627397814857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1j " "Found entity 1: cntr_l1j" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397814857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397814857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l1j tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated " "Elaborating entity \"cntr_l1j\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397814862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_50ms tu10:tu10\|comp_74123_50ms:inst302 " "Elaborating entity \"comp_74123_50ms\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\"" {  } { { "tu10.bdf" "inst302" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10696 1520 1648 10792 "inst302" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_50ms.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397815070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815070 ""}  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397815070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_v8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v8j " "Found entity 1: cmpr_v8j" {  } { { "db/cmpr_v8j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_v8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397815146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v8j tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\|cmpr_v8j:auto_generated " "Elaborating entity \"cmpr_v8j\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\|cmpr_v8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_sdwn_timer tu10:tu10\|tu10_count_sdwn_timer:inst57 " "Elaborating entity \"tu10_count_sdwn_timer\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\"" {  } { { "tu10.bdf" "inst57" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10704 1360 1504 10800 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\"" {  } { { "includes/tu10_count_sdwn_timer.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\"" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397815178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815178 ""}  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397815178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pi " "Found entity 1: cntr_0pi" {  } { { "db/cntr_0pi.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_0pi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397815256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0pi tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated " "Elaborating entity \"cntr_0pi\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1_led.vhd 2 1 " "Using design file mux2x1_led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_led-SYN " "Found design unit 1: mux2x1_led-SYN" {  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815275 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_led " "Found entity 1: mux2x1_led" {  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397815275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_led tu10:tu10\|mux2x1_led:inst55 " "Elaborating entity \"mux2x1_led\" for hierarchy \"tu10:tu10\|mux2x1_led:inst55\"" {  } { { "tu10.bdf" "inst55" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -720 1320 1400 -640 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x1_led.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815292 ""}  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397815292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_03e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_03e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_03e " "Found entity 1: mux_03e" {  } { { "db/mux_03e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_03e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397815372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_03e tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\|mux_03e:auto_generated " "Elaborating entity \"mux_03e\" for hierarchy \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\|mux_03e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_decode.vhd 2 1 " "Using design file sel_decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_decode-SYN " "Found design unit 1: sel_decode-SYN" {  } { { "sel_decode.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sel_decode.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815390 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_decode " "Found entity 1: sel_decode" {  } { { "sel_decode.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sel_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397815390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_decode tu10:tu10\|sel_decode:inst92 " "Elaborating entity \"sel_decode\" for hierarchy \"tu10:tu10\|sel_decode:inst92\"" {  } { { "tu10.bdf" "inst92" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2688 3512 3640 2864 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815401 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-SYN " "Found design unit 1: mux2x1-SYN" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815468 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397815468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 tu10:tu10\|mux2x1:inst42 " "Elaborating entity \"mux2x1\" for hierarchy \"tu10:tu10\|mux2x1:inst42\"" {  } { { "tu10.bdf" "inst42" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 96 1352 1432 176 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_74123_50ms tu10:tu10\|count_74123_50ms:inst298 " "Elaborating entity \"count_74123_50ms\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst298\"" {  } { { "tu10.bdf" "inst298" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3040 2912 3056 3136 "inst298" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_74123_50ms.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397815533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815533 ""}  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397815533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_94i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_94i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_94i " "Found entity 1: cntr_94i" {  } { { "db/cntr_94i.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_94i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397815643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_94i tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated " "Elaborating entity \"cntr_94i\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x8_led.vhd 2 1 " "Using design file mux2x8_led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8_led-SYN " "Found design unit 1: mux2x8_led-SYN" {  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815660 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x8_led " "Found entity 1: mux2x8_led" {  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397815660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8_led tu10:tu10\|mux2x8_led:inst52 " "Elaborating entity \"mux2x8_led\" for hierarchy \"tu10:tu10\|mux2x8_led:inst52\"" {  } { { "tu10.bdf" "inst52" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -808 1336 1480 -728 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x8_led.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397815675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815676 ""}  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627397815676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73e " "Found entity 1: mux_73e" {  } { { "db/mux_73e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_73e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627397815754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73e tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\|mux_73e:auto_generated " "Elaborating entity \"mux_73e\" for hierarchy \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\|mux_73e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_2x8_mux.vhd 2 1 " "Using design file tu10_2x8_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_2x8_mux-SYN " "Found design unit 1: tu10_2x8_mux-SYN" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815773 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_2x8_mux " "Found entity 1: tu10_2x8_mux" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397815773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_2x8_mux tu10:tu10\|tu10_2x8_mux:inst140 " "Elaborating entity \"tu10_2x8_mux\" for hierarchy \"tu10:tu10\|tu10_2x8_mux:inst140\"" {  } { { "tu10.bdf" "inst140" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4000 1416 1560 4080 "inst140" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x8.vhd 2 1 " "Using design file mux2x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8-SYN " "Found design unit 1: mux2x8-SYN" {  } { { "mux2x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815803 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x8 " "Found entity 1: mux2x8" {  } { { "mux2x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627397815803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627397815803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8 tu10:tu10\|mux2x8:inst41 " "Elaborating entity \"mux2x8\" for hierarchy \"tu10:tu10\|mux2x8:inst41\"" {  } { { "tu10.bdf" "inst41" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -16 1352 1496 64 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk10khzdiv_test clk10khzdiv_test:clk10k_test " "Elaborating entity \"clk10khzdiv_test\" for hierarchy \"clk10khzdiv_test:clk10k_test\"" {  } { { "mt11_controller_c-ii.bdf" "clk10k_test" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 8 616 768 104 "clk10k_test" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627397815850 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "ctrl\[2\] tm11 tm11:tm11 " "Port \"ctrl\[2\]\" does not exist in entity definition of \"tm11\".  The port's range differs between the entity definition and its actual instantiation, \"tm11:tm11\"." {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 664 856 616 "tm11" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1627397816134 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "ctrl\[3\] tm11 tm11:tm11 " "Port \"ctrl\[3\]\" does not exist in entity definition of \"tm11\".  The port's range differs between the entity definition and its actual instantiation, \"tm11:tm11\"." {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 664 856 616 "tm11" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1627397816134 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "ctrl\[4\] tm11 tm11:tm11 " "Port \"ctrl\[4\]\" does not exist in entity definition of \"tm11\".  The port's range differs between the entity definition and its actual instantiation, \"tm11:tm11\"." {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 664 856 616 "tm11" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1627397816134 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "ctrl\[5\] tm11 tm11:tm11 " "Port \"ctrl\[5\]\" does not exist in entity definition of \"tm11\".  The port's range differs between the entity definition and its actual instantiation, \"tm11:tm11\"." {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 664 856 616 "tm11" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1627397816134 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst45~synth " "Found clock multiplexer tu10:tu10\|inst45~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2696 1664 1728 2744 "inst45" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627397818044 "|mt11_controller_c-ii|tu10:tu10|inst45"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst264~synth " "Found clock multiplexer tu10:tu10\|inst264~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3000 1664 1728 3048 "inst264" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627397818044 "|mt11_controller_c-ii|tu10:tu10|inst264"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~synth " "Found clock multiplexer tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~synth" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627397818044 "|mt11_controller_c-ii|tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|safe_q[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst278~synth " "Found clock multiplexer tu10:tu10\|inst278~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3120 1664 1728 3168 "inst278" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627397818044 "|mt11_controller_c-ii|tu10:tu10|inst278"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1627397818044 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15152 1032 1096 15232 "inst507" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5128 1448 1512 5208 "inst377" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2920 2072 2136 3000 "inst417" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3248 1368 1432 3328 "inst408" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5216 1304 1368 5296 "inst376" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8168 264 328 8248 "inst445" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4448 648 712 4528 "inst117" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4288 400 464 4368 "inst112" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1627397818549 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1627397818551 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst356 tu10:tu10\|inst356~_emulated tu10:tu10\|inst356~1 " "Register \"tu10:tu10\|inst356\" is converted into an equivalent circuit using register \"tu10:tu10\|inst356~_emulated\" and latch \"tu10:tu10\|inst356~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10472 1528 1592 10552 "inst356" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tu10:tu10|inst356"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst256 tu10:tu10\|inst256~_emulated tu10:tu10\|inst256~1 " "Register \"tu10:tu10\|inst256\" is converted into an equivalent circuit using register \"tu10:tu10\|inst256~_emulated\" and latch \"tu10:tu10\|inst256~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10024 1528 1592 10104 "inst256" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tu10:tu10|inst256"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst352 tu10:tu10\|inst352~_emulated tu10:tu10\|inst352~1 " "Register \"tu10:tu10\|inst352\" is converted into an equivalent circuit using register \"tu10:tu10\|inst352~_emulated\" and latch \"tu10:tu10\|inst352~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10216 1528 1592 10296 "inst352" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tu10:tu10|inst352"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst213 tu10:tu10\|inst213~_emulated tu10:tu10\|inst213~1 " "Register \"tu10:tu10\|inst213\" is converted into an equivalent circuit using register \"tu10:tu10\|inst213~_emulated\" and latch \"tu10:tu10\|inst213~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6848 -96 -32 6928 "inst213" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tu10:tu10|inst213"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst255 tu10:tu10\|inst255~_emulated tu10:tu10\|inst255~1 " "Register \"tu10:tu10\|inst255\" is converted into an equivalent circuit using register \"tu10:tu10\|inst255~_emulated\" and latch \"tu10:tu10\|inst255~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1120 1184 7392 "inst255" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tu10:tu10|inst255"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst304 tm11:tm11\|inst304~_emulated tm11:tm11\|inst304~1 " "Register \"tm11:tm11\|inst304\" is converted into an equivalent circuit using register \"tm11:tm11\|inst304~_emulated\" and latch \"tm11:tm11\|inst304~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10400 816 880 10480 "inst304" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst304"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst131 tm11:tm11\|inst131~_emulated tm11:tm11\|inst131~1 " "Register \"tm11:tm11\|inst131\" is converted into an equivalent circuit using register \"tm11:tm11\|inst131~_emulated\" and latch \"tm11:tm11\|inst131~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 520 584 6048 "inst131" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst131"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst130 tm11:tm11\|inst130~_emulated tm11:tm11\|inst131~1 " "Register \"tm11:tm11\|inst130\" is converted into an equivalent circuit using register \"tm11:tm11\|inst130~_emulated\" and latch \"tm11:tm11\|inst131~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 408 472 6048 "inst130" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst130"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst132 tm11:tm11\|inst132~_emulated tm11:tm11\|inst131~1 " "Register \"tm11:tm11\|inst132\" is converted into an equivalent circuit using register \"tm11:tm11\|inst132~_emulated\" and latch \"tm11:tm11\|inst131~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 632 696 6048 "inst132" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst132"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst309 tm11:tm11\|inst309~_emulated tm11:tm11\|inst309~1 " "Register \"tm11:tm11\|inst309\" is converted into an equivalent circuit using register \"tm11:tm11\|inst309~_emulated\" and latch \"tm11:tm11\|inst309~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10616 256 320 10696 "inst309" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst309"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst451 tm11:tm11\|inst451~_emulated tm11:tm11\|inst451~1 " "Register \"tm11:tm11\|inst451\" is converted into an equivalent circuit using register \"tm11:tm11\|inst451~_emulated\" and latch \"tm11:tm11\|inst451~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8480 1328 1392 8560 "inst451" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst451"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst396 tm11:tm11\|inst396~_emulated tm11:tm11\|inst396~1 " "Register \"tm11:tm11\|inst396\" is converted into an equivalent circuit using register \"tm11:tm11\|inst396~_emulated\" and latch \"tm11:tm11\|inst396~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3232 328 392 3312 "inst396" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst396"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst401 tm11:tm11\|inst401~_emulated tm11:tm11\|inst401~1 " "Register \"tm11:tm11\|inst401\" is converted into an equivalent circuit using register \"tm11:tm11\|inst401~_emulated\" and latch \"tm11:tm11\|inst401~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3120 392 456 3200 "inst401" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627397818554 "|mt11_controller_c-ii|tm11:tm11|inst401"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1627397818554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_virq6 VCC " "Pin \"qbus_virq6\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 16 944 1120 32 "qbus_virq6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|qbus_virq6"} { "Warning" "WMLS_MLS_STUCK_PIN" "mt-urv GND " "Pin \"mt-urv\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 456 -80 96 472 "mt-urv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|mt-urv"} { "Warning" "WMLS_MLS_STUCK_PIN" "mt-usz VCC " "Pin \"mt-usz\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 472 -80 96 488 "mt-usz" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|mt-usz"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_rd GND " "Pin \"led_rd\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 600 416 592 616 "led_rd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|led_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_virq7 VCC " "Pin \"qbus_virq7\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 192 944 1120 208 "qbus_virq7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|qbus_virq7"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[15\] GND " "Pin \"la\[15\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[14\] GND " "Pin \"la\[14\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[13\] GND " "Pin \"la\[13\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[12\] GND " "Pin \"la\[12\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[11\] GND " "Pin \"la\[11\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[9\] GND " "Pin \"la\[9\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[8\] GND " "Pin \"la\[8\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[7\] GND " "Pin \"la\[7\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[6\] GND " "Pin \"la\[6\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[5\] GND " "Pin \"la\[5\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[4\] GND " "Pin \"la\[4\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[3\] GND " "Pin \"la\[3\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[1\] VCC " "Pin \"la\[1\]\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 616 792 792 672 "<<__\$DEF_ALIAS8281>>" "" } { 672 328 792 672 "<<__\$DEF_ALIAS3864>>" "" } { 672 792 856 672 "<<__\$DEF_ALIAS8284>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627397819798 "|mt11_controller_c-ii|la[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1627397819798 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1627397821476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627397822656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_refresh " "No output dependent on input pin \"qbus_refresh\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 536 944 1112 552 "qbus_refresh" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|qbus_refresh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_halt " "No output dependent on input pin \"qbus_halt\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 584 944 1112 600 "qbus_halt" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|qbus_halt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[5\] " "No output dependent on input pin \"ctrl\[5\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|ctrl[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[4\] " "No output dependent on input pin \"ctrl\[4\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|ctrl[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[3\] " "No output dependent on input pin \"ctrl\[3\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|ctrl[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[2\] " "No output dependent on input pin \"ctrl\[2\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|ctrl[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[1\] " "No output dependent on input pin \"ctrl\[1\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|ctrl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[0\] " "No output dependent on input pin \"ctrl\[0\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397822839 "|mt11_controller_c-ii|ctrl[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1627397822839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "998 " "Implemented 998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627397822844 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627397822844 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1627397822844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "878 " "Implemented 878 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627397822844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627397822844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627397822907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 17:57:02 2021 " "Processing ended: Tue Jul 27 17:57:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627397822907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627397822907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627397822907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627397822907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627397824312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627397824315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 17:57:03 2021 " "Processing started: Tue Jul 27 17:57:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627397824315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627397824315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627397824316 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627397824425 ""}
{ "Info" "0" "" "Project  = mt11_controller_c-ii" {  } {  } 0 0 "Project  = mt11_controller_c-ii" 0 0 "Fitter" 0 0 1627397824426 ""}
{ "Info" "0" "" "Revision = mt11_controller_c-ii" {  } {  } 0 0 "Revision = mt11_controller_c-ii" 0 0 "Fitter" 0 0 1627397824426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1627397824669 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mt11_controller_c-ii EP2C35F484I8 " "Selected device EP2C35F484I8 for design \"mt11_controller_c-ii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627397824693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627397824737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627397824737 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627397824924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627397824941 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Device EP2C15AF484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Device EP2C15AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Device EP2C20F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Device EP2C20F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Device EP2C20AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Device EP2C35F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Device EP2C50F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Device EP2C50F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627397825877 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627397825877 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2344 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627397825886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2345 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627397825886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2346 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627397825886 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627397825886 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "clk_25m " "Reserve pin assignment ignored because of existing pin with name \"clk_25m\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_25m } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 40 -80 88 56 "clk_25m" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1627397825887 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 120 " "No exact pin location assignment(s) for 14 pins of 120 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[5\] " "Pin ctrl\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[5] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[4\] " "Pin ctrl\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[4] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[3\] " "Pin ctrl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[3] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[2\] " "Pin ctrl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[2] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "la\[15\] " "Pin la\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { la[15] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { la[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "la\[14\] " "Pin la\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { la[14] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { la[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[7\] " "Pin mt-sz\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[7] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[6\] " "Pin mt-sz\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[6] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[5\] " "Pin mt-sz\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[5] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[4\] " "Pin mt-sz\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[4] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[3\] " "Pin mt-sz\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[3] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[2\] " "Pin mt-sz\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[2] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[1\] " "Pin mt-sz\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[1] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mt-sz\[0\] " "Pin mt-sz\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-sz[0] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 568 -80 96 584 "mt-sz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-sz[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627397826063 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1627397826063 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1627397826379 ""}
{ "Info" "ISTA_SDC_FOUND" "mt11_controller_c-ii.sdc " "Reading SDC File: 'mt11_controller_c-ii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627397826381 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst334~1\|combout " "Node \"tu10\|inst334~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826392 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|datad " "Node \"tu10\|inst255~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826392 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|combout " "Node \"tu10\|inst255~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826392 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst334~1\|datac " "Node \"tu10\|inst334~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826392 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7112 2000 2064 7192 "inst334" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1120 1184 7392 "inst255" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826392 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "tm11\|inst465\|combout " "Node \"tm11\|inst465\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380\|datac " "Node \"tm11\|inst380\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380\|combout " "Node \"tm11\|inst380\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465\|dataa " "Node \"tm11\|inst465\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380\|datad " "Node \"tm11\|inst380\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465~0\|datac " "Node \"tm11\|inst465~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465~0\|combout " "Node \"tm11\|inst465~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465\|datad " "Node \"tm11\|inst465\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8288 552 616 8336 "inst465" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5024 1264 1328 5072 "inst380" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826393 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826393 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst352~2\|combout " "Node \"tu10\|inst352~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~3\|datac " "Node \"tu10\|inst350~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~3\|combout " "Node \"tu10\|inst350~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~2\|dataa " "Node \"tu10\|inst350~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~2\|combout " "Node \"tu10\|inst350~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst256~2\|datac " "Node \"tu10\|inst256~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst256~2\|combout " "Node \"tu10\|inst256~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~3\|dataa " "Node \"tu10\|inst350~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst354~0\|dataa " "Node \"tu10\|inst354~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst354~0\|combout " "Node \"tu10\|inst354~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst352~2\|datac " "Node \"tu10\|inst352~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826394 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10216 1528 1592 10296 "inst352" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9976 1464 1528 10024 "inst350" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10024 1528 1592 10104 "inst256" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10168 1464 1528 10216 "inst354" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826396 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826396 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826396 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826396 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826396 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst396~1\|combout " "Node \"tu10\|inst396~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst90\|datab " "Node \"tu10\|inst90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst90\|combout " "Node \"tu10\|inst90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412~0\|datad " "Node \"tm11\|inst412~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412~0\|combout " "Node \"tm11\|inst412~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412\|datad " "Node \"tm11\|inst412\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412\|combout " "Node \"tm11\|inst412\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst397\|dataa " "Node \"tu10\|inst397\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst397\|combout " "Node \"tu10\|inst397\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst396~1\|datad " "Node \"tu10\|inst396~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397826397 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3448 1496 1560 3528 "inst396" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2760 1664 1728 2808 "inst90" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3440 1248 1312 3488 "inst412" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3504 936 1000 3552 "inst397" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627397826397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826404 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826404 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826438 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826438 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826438 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826438 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826438 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826438 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826439 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-snl " "Node: mt-snl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826439 "|mt11_controller_c-ii|mt-snl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|cnt_timer_10khz:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\|pre_hazard\[0\] " "Node: tu10:tu10\|cnt_timer_10khz:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\|pre_hazard\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826439 "|mt11_controller_c-ii|tu10:tu10|cnt_timer_10khz:inst89|lpm_counter:LPM_COUNTER_component|cntr_mik:auto_generated|pre_hazard[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst45 " "Node: tu10:tu10\|inst45 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826468 "|mt11_controller_c-ii|tu10:tu10|inst45"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826468 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826468 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826468 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826468 "|mt11_controller_c-ii|tm11:tm11|count_m304_120ns:inst426|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826468 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826469 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826469 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-sgt " "Node: mt-sgt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826469 "|mt11_controller_c-ii|mt-sgt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826469 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627397826469 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1627397826483 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1627397826484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1627397826484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_25m " "  40.000      clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1627397826484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000    qbus_dout " " 500.000    qbus_dout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1627397826484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000    qbus_sync " " 500.000    qbus_sync" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1627397826484 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1627397826484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25m (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk_25m (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst479 " "Destination node tm11:tm11\|inst479" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15696 1080 1144 15776 "inst479" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst479 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1035 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\] " "Destination node tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|sh:inst27|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_1us:inst460|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_1us:inst460|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_1us:inst460|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 902 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[2\] " "Destination node tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 51 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_120ns:inst421|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 51 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_120ns:inst421|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[2\] " "Destination node tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 51 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_120ns:inst426|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 51 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m304_120ns:inst426|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|counter_reg_bit1a\[8\] " "Destination node tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_mni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mni.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_m307_15us:inst493|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397826644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826644 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_25m } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 40 -80 88 56 "clk_25m" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst219  " "Automatically promoted node tu10:tu10\|inst219 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826649 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[15\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 119 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|pre_hazard[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826649 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[14\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 119 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|pre_hazard[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826649 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826649 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6720 1320 1384 6768 "inst219" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst219 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst254  " "Automatically promoted node tu10:tu10\|inst254 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst321 " "Destination node tu10:tu10\|inst321" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7824 712 776 7872 "inst321" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst321 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst399 " "Destination node tu10:tu10\|inst399" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7768 1048 1112 7848 "inst399" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst399 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826650 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7432 1120 1184 7512 "inst254" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst254 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst412  " "Automatically promoted node tm11:tm11\|inst412 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst47 " "Destination node tu10:tu10\|inst47" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2688 648 712 2768 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst63 " "Destination node tu10:tu10\|inst63" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2592 960 1024 2672 "inst63" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst397 " "Destination node tu10:tu10\|inst397" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3504 936 1000 3552 "inst397" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst397 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 612 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst395~0 " "Destination node tu10:tu10\|inst395~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3456 864 928 3536 "inst395" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst395~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1965 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst50 " "Destination node tu10:tu10\|inst50" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 648 712 3056 "inst50" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst49 " "Destination node tu10:tu10\|inst49" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 648 712 2960 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826651 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3440 1248 1312 3488 "inst412" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst412 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst44  " "Automatically promoted node tm11:tm11\|inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst156 " "Destination node tm11:tm11\|inst156" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6552 184 248 6632 "inst156" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst156 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst112 " "Destination node tm11:tm11\|inst112" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4288 400 464 4368 "inst112" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst112 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst457\[1\]~0 " "Destination node tm11:tm11\|inst457\[1\]~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst290~2 " "Destination node tm11:tm11\|inst290~2" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10352 768 832 10400 "inst290" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst290~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1986 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|qbus_mux_4x16:inst30\|lpm_mux:LPM_MUX_component\|mux_p4e:auto_generated\|result_node\[15\]~60 " "Destination node tm11:tm11\|qbus_mux_4x16:inst30\|lpm_mux:LPM_MUX_component\|mux_p4e:auto_generated\|result_node\[15\]~60" {  } { { "db/mux_p4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_p4e.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|qbus_mux_4x16:inst30|lpm_mux:LPM_MUX_component|mux_p4e:auto_generated|result_node[15]~60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst110 " "Destination node tm11:tm11\|inst110" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7424 552 616 7472 "inst110" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826655 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1776 1280 1344 1824 "inst44" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1034 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst276  " "Automatically promoted node tm11:tm11\|inst276 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst147\[0\] " "Destination node tm11:tm11\|inst147\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12656 208 272 12736 "inst147" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst147[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1025 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826658 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10112 480 544 10160 "inst276" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst276 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1152 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst252  " "Automatically promoted node tu10:tu10\|inst252 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst434 " "Destination node tm11:tm11\|inst434" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7944 864 928 7992 "inst434" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst434 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826659 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7456 840 904 7504 "inst252" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst252 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst467  " "Automatically promoted node tu10:tu10\|inst467 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst174 " "Destination node tu10:tu10\|inst174" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5584 680 744 5632 "inst174" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst99~0 " "Destination node tu10:tu10\|inst99~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3184 2640 2704 3232 "inst99" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst99~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826660 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826660 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2904 2800 2864 2984 "inst467" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst467 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|counter_comb_bita7~0  " "Automatically promoted node tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|counter_comb_bita7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826664 ""}  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 75 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|counter_comb_bita7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2186 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst263  " "Automatically promoted node tm11:tm11\|inst263 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst146\[1\] " "Destination node tm11:tm11\|inst146\[1\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12544 208 272 12624 "inst146" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst146[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst146\[0\] " "Destination node tm11:tm11\|inst146\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12544 208 272 12624 "inst146" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst146[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826664 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10176 1128 1192 10224 "inst263" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst263 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst253  " "Automatically promoted node tu10:tu10\|inst253 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst325\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[1\] " "Destination node tu10:tu10\|tu10_count_4bit:inst325\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 59 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst325|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|pre_hazard[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst325\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tu10:tu10\|tu10_count_4bit:inst325\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 59 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst325|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826666 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7080 1456 1520 7128 "inst253" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst253 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst457\[1\]~0  " "Automatically promoted node tm11:tm11\|inst457\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst474 " "Destination node tm11:tm11\|inst474" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15656 1328 1392 15704 "inst474" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst474 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst483 " "Destination node tm11:tm11\|inst483" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15528 952 1016 15576 "inst483" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst483 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst518 " "Destination node tm11:tm11\|inst518" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14904 1760 1824 14952 "inst518" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst518 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst281 " "Destination node tm11:tm11\|inst281" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13000 704 768 13048 "inst281" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst281 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst524 " "Destination node tm11:tm11\|inst524" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13288 960 1024 13336 "inst524" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst524 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst406 " "Destination node tm11:tm11\|inst406" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3048 296 360 3096 "inst406" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst406 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst174 " "Destination node tu10:tu10\|inst174" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5584 680 744 5632 "inst174" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst293~0 " "Destination node tm11:tm11\|inst293~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13352 960 1024 13400 "inst293" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst293~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1980 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst306 " "Destination node tm11:tm11\|inst306" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10504 568 632 10552 "inst306" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst306 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst457\[0\] " "Destination node tm11:tm11\|inst457\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397826667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826667 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0  " "Automatically promoted node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826672 ""}  } { { "lpm_counter.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1894 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual  " "Automatically promoted node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826674 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 122 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|aclr_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst467  " "Automatically promoted node tm11:tm11\|inst467 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst417 " "Destination node tm11:tm11\|inst417" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2920 2072 2136 3000 "inst417" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst417 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826674 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2896 1504 1568 2976 "inst467" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst467 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst468  " "Automatically promoted node tu10:tu10\|inst468 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0 " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1894 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~2 " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~2" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|safe_q[14]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst229~0 " "Destination node tu10:tu10\|inst229~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6552 1664 1728 6600 "inst229" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst229~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2174 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 122 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|aclr_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[14\]~16 " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[14\]~16" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|latch_signal[14]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[15\]~17 " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[15\]~17" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|latch_signal[15]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst219~0 " "Destination node tu10:tu10\|inst219~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6720 1320 1384 6768 "inst219" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst219~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[13\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[13\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|latch_signal[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[12\]~19 " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[12\]~19" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|latch_signal[12]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[11\]~22 " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|latch_signal\[11\]~22" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|latch_signal[11]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627397826677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397826677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627397826677 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6792 192 256 6872 "inst468" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst468 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627397826677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627397826954 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627397826957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627397826958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627397826962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627397826966 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627397826970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627397826971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627397826974 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627397827030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1627397827034 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627397827034 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 4 10 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 4 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1627397827049 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1627397827049 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627397827049 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 25 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 26 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 43 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 18 18 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 25 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627397827052 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1627397827052 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627397827052 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-isz " "Node \"mt-isz\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-isz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-0 " "Node \"mt-sz-0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-1 " "Node \"mt-sz-1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-2 " "Node \"mt-sz-2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-3 " "Node \"mt-sz-3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-4 " "Node \"mt-sz-4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-5 " "Node \"mt-sz-5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-6 " "Node \"mt-sz-6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mt-sz-7 " "Node \"mt-sz-7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-sz-7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_aclo " "Node \"qbus_aclo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_aclo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_dclo " "Node \"qbus_dclo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_dclo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_evnt " "Node \"qbus_evnt\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_evnt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1627397827180 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1627397827180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627397827182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627397830293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627397831086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627397831191 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627397835108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627397835109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627397835380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1627397838684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627397838684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627397842387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1627397842393 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1627397842393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627397842393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.73 " "Total time spent on timing analysis during the Fitter is 1.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1627397842437 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627397842445 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "86 " "Found 86 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a16 0 " "Pin \"qbus_a16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a17 0 " "Pin \"qbus_a17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a18 0 " "Pin \"qbus_a18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a19 0 " "Pin \"qbus_a19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a20 0 " "Pin \"qbus_a20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a21 0 " "Pin \"qbus_a21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[15\] 0 " "Pin \"qbus_ad\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[14\] 0 " "Pin \"qbus_ad\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[13\] 0 " "Pin \"qbus_ad\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[12\] 0 " "Pin \"qbus_ad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[11\] 0 " "Pin \"qbus_ad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[10\] 0 " "Pin \"qbus_ad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[9\] 0 " "Pin \"qbus_ad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[8\] 0 " "Pin \"qbus_ad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[7\] 0 " "Pin \"qbus_ad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[6\] 0 " "Pin \"qbus_ad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[5\] 0 " "Pin \"qbus_ad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[4\] 0 " "Pin \"qbus_ad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[3\] 0 " "Pin \"qbus_ad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[2\] 0 " "Pin \"qbus_ad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[1\] 0 " "Pin \"qbus_ad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[0\] 0 " "Pin \"qbus_ad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_bus 0 " "Pin \"led_bus\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dmgo 0 " "Pin \"qbus_dmgo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq5 0 " "Pin \"qbus_virq5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq6 0 " "Pin \"qbus_virq6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ca_buff 0 " "Pin \"qbus_ca_buff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_cb_buff 0 " "Pin \"qbus_cb_buff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-0 0 " "Pin \"mt-vbr-0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-1 0 " "Pin \"mt-vbr-1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-2 0 " "Pin \"mt-vbr-2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-3 0 " "Pin \"mt-vbr-3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-stz 0 " "Pin \"mt-stz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-uvs 0 " "Pin \"mt-uvs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-udn 0 " "Pin \"mt-udn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-urv 0 " "Pin \"mt-urv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-usz 0 " "Pin \"mt-usz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-udv 0 " "Pin \"mt-udv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz-k 0 " "Pin \"mt-sz-k\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-urz 0 " "Pin \"mt-urz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_dp 0 " "Pin \"led_dp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_wr 0 " "Pin \"led_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_rd 0 " "Pin \"led_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dout_out 0 " "Pin \"qbus_dout_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_rply_out 0 " "Pin \"qbus_rply_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_din_out 0 " "Pin \"qbus_din_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_sync_out 0 " "Pin \"qbus_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_wtbt_out 0 " "Pin \"qbus_wtbt_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq4 0 " "Pin \"qbus_virq4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dmr 0 " "Pin \"qbus_dmr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_iako 0 " "Pin \"qbus_iako\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq7 0 " "Pin \"qbus_virq7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_sack 0 " "Pin \"qbus_sack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-umu 0 " "Pin \"mt-umu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[15\] 0 " "Pin \"la\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[14\] 0 " "Pin \"la\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[13\] 0 " "Pin \"la\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[12\] 0 " "Pin \"la\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[11\] 0 " "Pin \"la\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[10\] 0 " "Pin \"la\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[9\] 0 " "Pin \"la\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[8\] 0 " "Pin \"la\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[7\] 0 " "Pin \"la\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[6\] 0 " "Pin \"la\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[5\] 0 " "Pin \"la\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[4\] 0 " "Pin \"la\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[3\] 0 " "Pin \"la\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[2\] 0 " "Pin \"la\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[1\] 0 " "Pin \"la\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[0\] 0 " "Pin \"la\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[7\] 0 " "Pin \"mt-sz\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[6\] 0 " "Pin \"mt-sz\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[5\] 0 " "Pin \"mt-sz\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[4\] 0 " "Pin \"mt-sz\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[3\] 0 " "Pin \"mt-sz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[2\] 0 " "Pin \"mt-sz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[1\] 0 " "Pin \"mt-sz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[0\] 0 " "Pin \"mt-sz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627397842493 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1627397842493 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627397843100 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627397843204 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627397843830 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627397844419 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1627397844519 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a18 a permanently disabled " "Pin qbus_a18 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a18 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a18" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 328 944 1120 344 "qbus_a18" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1627397844523 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a19 a permanently disabled " "Pin qbus_a19 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a19 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a19" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 344 944 1120 360 "qbus_a19" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1627397844523 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a20 a permanently disabled " "Pin qbus_a20 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a20 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a20" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 360 944 1120 376 "qbus_a20" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1627397844523 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a21 a permanently disabled " "Pin qbus_a21 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a21 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a21" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 376 944 1120 392 "qbus_a21" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1627397844523 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1627397844523 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1627397844524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/mt11_controller_c-ii.fit.smsg " "Generated suppressed messages file D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/mt11_controller_c-ii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627397844778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 92 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627397845285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 17:57:25 2021 " "Processing ended: Tue Jul 27 17:57:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627397845285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627397845285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627397845285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627397845285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627397846577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627397846577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 17:57:26 2021 " "Processing started: Tue Jul 27 17:57:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627397846577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627397846577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627397846578 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627397848672 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627397848761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627397849682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 17:57:29 2021 " "Processing ended: Tue Jul 27 17:57:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627397849682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627397849682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627397849682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627397849682 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627397850329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627397851033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 17:57:30 2021 " "Processing started: Tue Jul 27 17:57:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627397851036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627397851036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_sta mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627397851037 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1627397851145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627397851388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1627397851446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1627397851446 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1627397851627 ""}
{ "Info" "ISTA_SDC_FOUND" "mt11_controller_c-ii.sdc " "Reading SDC File: 'mt11_controller_c-ii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1627397851656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst334~1\|combout " "Node \"tu10\|inst334~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851671 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|dataa " "Node \"tu10\|inst255~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851671 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|combout " "Node \"tu10\|inst255~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851671 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst334~1\|dataa " "Node \"tu10\|inst334~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851671 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7112 2000 2064 7192 "inst334" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1120 1184 7392 "inst255" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851671 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851672 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[10\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851672 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851672 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851672 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|datac " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[5\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851672 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851672 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "tm11\|inst465\|combout " "Node \"tm11\|inst465\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380\|dataa " "Node \"tm11\|inst380\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380\|combout " "Node \"tm11\|inst380\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465~0\|datab " "Node \"tm11\|inst465~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465~0\|combout " "Node \"tm11\|inst465~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465\|dataa " "Node \"tm11\|inst465\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380\|datac " "Node \"tm11\|inst380\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst465\|datab " "Node \"tm11\|inst465\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8288 552 616 8336 "inst465" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5024 1264 1328 5072 "inst380" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851673 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst352~2\|combout " "Node \"tu10\|inst352~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~3\|dataa " "Node \"tu10\|inst350~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~3\|combout " "Node \"tu10\|inst350~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~2\|datab " "Node \"tu10\|inst350~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~2\|combout " "Node \"tu10\|inst350~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst256~2\|dataa " "Node \"tu10\|inst256~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst256~2\|combout " "Node \"tu10\|inst256~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst350~3\|datab " "Node \"tu10\|inst350~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst354~0\|datab " "Node \"tu10\|inst354~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst354~0\|combout " "Node \"tu10\|inst354~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst352~2\|datab " "Node \"tu10\|inst352~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851673 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10216 1528 1592 10296 "inst352" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9976 1464 1528 10024 "inst350" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10024 1528 1592 10104 "inst256" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10168 1464 1528 10216 "inst354" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851675 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|dataa " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851675 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851675 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datac " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851675 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851675 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst397\|combout " "Node \"tu10\|inst397\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst396~1\|datab " "Node \"tu10\|inst396~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst396~1\|combout " "Node \"tu10\|inst396~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst90\|datab " "Node \"tu10\|inst90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst90\|combout " "Node \"tu10\|inst90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412~0\|dataa " "Node \"tm11\|inst412~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412~0\|combout " "Node \"tm11\|inst412~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412\|datab " "Node \"tm11\|inst412\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst412\|combout " "Node \"tm11\|inst412\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst397\|dataa " "Node \"tu10\|inst397\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627397851676 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3504 936 1000 3552 "inst397" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3448 1496 1560 3528 "inst396" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2760 1664 1728 2808 "inst90" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3440 1248 1312 3488 "inst412" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627397851676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851683 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851683 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851683 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851683 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-snl " "Node: mt-snl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851683 "|mt11_controller_c-ii|mt-snl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|cnt_timer_10khz:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\|pre_hazard\[0\] " "Node: tu10:tu10\|cnt_timer_10khz:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\|pre_hazard\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|tu10:tu10|cnt_timer_10khz:inst89|lpm_counter:LPM_COUNTER_component|cntr_mik:auto_generated|pre_hazard[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851684 "|mt11_controller_c-ii|tm11:tm11|count_m304_120ns:inst426|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst45 " "Node: tu10:tu10\|inst45 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|tu10:tu10|inst45"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-sgt " "Node: mt-sgt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|mt-sgt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851685 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851686 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851686 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397851686 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1627397851703 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1627397851722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1627397851735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.468 " "Worst-case setup slack is -2.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.468       -10.639 clk_25m  " "   -2.468       -10.639 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397851738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk_25m  " "    0.499         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397851742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.211 " "Worst-case recovery slack is -2.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.211        -9.351 clk_25m  " "   -2.211        -9.351 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.275         0.000 qbus_sync  " "    4.275         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397851745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.597 " "Worst-case removal slack is 2.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.597         0.000 clk_25m  " "    2.597         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.224         0.000 qbus_sync  " "   13.224         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397851748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.758 " "Worst-case minimum pulse width slack is 18.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 clk_25m  " "   18.758         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.758         0.000 qbus_sync  " "  248.758         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.223         0.000 qbus_dout  " "  497.223         0.000 qbus_dout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397851749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397851749 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1627397851955 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1627397851963 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852025 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-snl " "Node: mt-snl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|mt-snl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|cnt_timer_10khz:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\|pre_hazard\[0\] " "Node: tu10:tu10\|cnt_timer_10khz:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\|pre_hazard\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|tu10:tu10|cnt_timer_10khz:inst89|lpm_counter:LPM_COUNTER_component|cntr_mik:auto_generated|pre_hazard[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852026 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tm11:tm11|count_m304_120ns:inst426|lpm_counter:LPM_COUNTER_component|cntr_gni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst45 " "Node: tu10:tu10\|inst45 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tu10:tu10|inst45"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-sgt " "Node: mt-sgt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|mt-sgt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1627397852027 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.490 " "Worst-case setup slack is 7.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.490         0.000 clk_25m  " "    7.490         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397852041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clk_25m  " "    0.203         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397852048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.983 " "Worst-case recovery slack is 7.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.983         0.000 clk_25m  " "    7.983         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.076         0.000 qbus_sync  " "    8.076         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397852055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.751 " "Worst-case removal slack is 0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751         0.000 clk_25m  " "    0.751         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.344         0.000 qbus_sync  " "   11.344         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397852061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.000 " "Worst-case minimum pulse width slack is 19.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 clk_25m  " "   19.000         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.000         0.000 qbus_sync  " "  249.000         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.778         0.000 qbus_dout  " "  497.778         0.000 qbus_dout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1627397852067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1627397852067 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1627397852253 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1627397852356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1627397852365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 95 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627397852532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 17:57:32 2021 " "Processing ended: Tue Jul 27 17:57:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627397852532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627397852532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627397852532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627397852532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 353 s " "Quartus II Full Compilation was successful. 0 errors, 353 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627397853301 ""}
