#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /opt/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: computer.workshop

# Tue May  3 11:34:49 2022

#Implementation: alchitry_imp

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :computer.workshop
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_with_delay_2.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_with_delay_3.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_5.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_6.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_7.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_8.v" (library work)
Verilog syntax check successful!
Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_6.v":12:7:12:21|Synthesizing module edge_detector_6 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_7.v":11:7:11:16|Synthesizing module pipeline_7 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_with_delay_2.v":13:7:13:32|Synthesizing module edge_detector_with_delay_2 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_8.v":12:7:12:21|Synthesizing module edge_detector_8 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_with_delay_3.v":13:7:13:32|Synthesizing module edge_detector_with_delay_3 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":7:7:7:19|Synthesizing module vga_signals_4 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_5.v":48:7:48:23|Synthesizing module simple_dual_ram_5 in library work.

	SIZE=3'b100
	DEPTH=16'b0100000000000000
   Generated name = simple_dual_ram_5_4_16384

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_5.v":67:2:67:7|Found RAM mem, depth=16384, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|Trying to extract state machine for register M_state_q.
Extracted state machine for register M_state_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|Initial value is not supported on state machine M_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":13:17:13:28|Input port bits 15 to 8 of port_address[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":14:16:14:24|Input port bit 7 of port_data[7:0] is unused

@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Trying to extract state machine for register M_vstate_q.
Extracted state machine for register M_vstate_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Initial value is not supported on state machine M_vstate_q
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Trying to extract state machine for register M_hstate_q.
Extracted state machine for register M_hstate_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Initial value is not supported on state machine M_hstate_q

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  3 11:34:49 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  3 11:34:49 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  3 11:34:49 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  3 11:34:50 2022

###########################################################]
Pre-mapping Report

# Tue May  3 11:34:50 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
@L: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt 
Printing clock  summary report in "/home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cu_top_0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
clk_0     100.0 MHz     10.000        declared     default_clkgroup     102  
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine M_vstate_q[3:0] (in view: work.vga_signals_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|There are no possible illegal states for state machine M_vstate_q[3:0] (in view: work.vga_signals_4(verilog)); safe FSM implementation is not required.
Encoding state machine M_hstate_q[3:0] (in view: work.vga_signals_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|There are no possible illegal states for state machine M_hstate_q[3:0] (in view: work.vga_signals_4(verilog)); safe FSM implementation is not required.
Encoding state machine M_state_q[3:0] (in view: work.cu_top_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|There are no possible illegal states for state machine M_state_q[3:0] (in view: work.cu_top_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May  3 11:34:50 2022

###########################################################]
Map & Optimize Report

# Tue May  3 11:34:50 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_6.v":41:2:41:7|Removing sequential instance this_start_address_delay.this_edge_detector.M_last_q because it is equivalent to instance this_start_data_delay.this_edge_detector.M_last_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk_0

@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":157:12:157:51|ROM rgb_2[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":157:12:157:51|ROM rgb_2[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":157:12:157:51|Found ROM .delname. (in view: work.cu_top_0(verilog)) with 48 words by 6 bits.
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":84:25:84:57|Generating a type div divider 
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":83:25:83:55|Generating a type div divider 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|User-specified initial value defined for instance this_reset_cond.M_stage_q[3:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|User-specified initial value defined for instance this_vga_signals.M_vcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|User-specified initial value defined for instance this_vga_signals.M_hcounter_q[11:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|User-specified initial value defined for instance M_current_address_q[13:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_7.v":34:2:34:7|User-specified initial value defined for instance this_start_data_delay.this_delay.M_pipe_q[19:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_8.v":41:2:41:7|User-specified initial value defined for instance this_start_data_delay.this_edge_detector.M_last_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_7.v":34:2:34:7|User-specified initial value defined for instance this_start_address_delay.this_delay.M_pipe_q[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine M_state_q[3:0] (in view: work.cu_top_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|There are no possible illegal states for state machine M_state_q[3:0] (in view: work.cu_top_0(verilog)); safe FSM implementation is not required.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_5.v":67:2:67:7|RAM this_vram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF794 |RAM this_vram.mem[3:0] required 3 registers during mapping 
Encoding state machine M_vstate_q[3:0] (in view: work.vga_signals_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|There are no possible illegal states for state machine M_vstate_q[3:0] (in view: work.vga_signals_4(verilog)); safe FSM implementation is not required.
Encoding state machine M_hstate_q[3:0] (in view: work.vga_signals_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|There are no possible illegal states for state machine M_hstate_q[3:0] (in view: work.vga_signals_4(verilog)); safe FSM implementation is not required.
@N: MF794 |RAM this_vram.mem[3:0] required 3 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)

@N: MF794 |RAM this_vram.mem[3:0] required 3 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   -15.13ns		 341 /        90
   2		0h:00m:05s		   -15.13ns		 320 /        90
   3		0h:00m:05s		   -13.57ns		 321 /        90
   4		0h:00m:05s		   -13.57ns		 319 /        90
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Replicating instance this_vga_signals.M_vcounter_q[7] (in view: work.cu_top_0(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Replicating instance this_vga_signals.M_vcounter_q[8] (in view: work.cu_top_0(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Replicating instance this_vga_signals.M_vcounter_q[9] (in view: work.cu_top_0(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Replicating instance this_vga_signals.M_vcounter_q[5] (in view: work.cu_top_0(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Replicating instance this_vga_signals.M_vcounter_q[4] (in view: work.cu_top_0(verilog)) with 13 loads 1 time to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:10s		   -12.17ns		 411 /        95
   6		0h:00m:10s		   -12.00ns		 411 /        95
   7		0h:00m:10s		   -10.60ns		 411 /        95
   8		0h:00m:11s		   -10.60ns		 413 /        95


   9		0h:00m:11s		    -9.20ns		 410 /        95
  10		0h:00m:11s		    -9.20ns		 410 /        95
@N: FX1016 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":8:10:8:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|SB_GB inserted on the net N_339.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 182MB peak: 242MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 182MB peak: 242MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 127 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               127        M_current_address_q[10]
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 151MB peak: 242MB)

Writing Analyst data base /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synwork/cu_top_0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 174MB peak: 242MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 176MB peak: 242MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 174MB peak: 242MB)

@N: MT615 |Found clock clk_0 with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May  3 11:35:02 2022
#


Top view:               cu_top_0
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -20.673

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
clk_0              100.0 MHz     32.6 MHz      10.000        30.673        -20.673     declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
clk_0     clk_0   |  10.000      -20.673  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_0
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                Arrival            
Instance                              Reference     Type         Pin     Net                  Time        Slack  
                                      Clock                                                                      
-----------------------------------------------------------------------------------------------------------------
this_vga_signals.M_hcounter_q[11]     clk_0         SB_DFFSR     Q       M_hcounter_q[11]     0.540       -20.673
this_vga_signals.M_hcounter_q[0]      clk_0         SB_DFFSR     Q       M_hcounter_q[0]      0.540       -19.979
this_vga_signals.M_hcounter_q[1]      clk_0         SB_DFFSR     Q       M_hcounter_q[1]      0.540       -19.839
this_vga_signals.M_hcounter_q[2]      clk_0         SB_DFFSR     Q       M_hcounter_q[2]      0.540       -19.699
this_vga_signals.M_hcounter_q[3]      clk_0         SB_DFFSR     Q       M_hcounter_q[3]      0.540       -19.559
this_vga_signals.M_hcounter_q[4]      clk_0         SB_DFFSR     Q       M_hcounter_q[4]      0.540       -19.418
this_vga_signals.M_hcounter_q[5]      clk_0         SB_DFFSR     Q       M_hcounter_q[5]      0.540       -19.278
this_vga_signals.M_hcounter_q[6]      clk_0         SB_DFFSR     Q       M_hcounter_q[6]      0.540       -19.138
this_vga_signals.M_hcounter_q[7]      clk_0         SB_DFFSR     Q       M_hcounter_q[7]      0.540       -18.998
this_vga_signals.M_hcounter_q[8]      clk_0         SB_DFFSR     Q       M_hcounter_q[8]      0.540       -18.858
=================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                      Required            
Instance                  Reference     Type             Pin          Net                               Time         Slack  
                          Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------
this_vram.mem_mem_0_0     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_0_1     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_1_0     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_1_1     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_2_0     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_2_1     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_3_0     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_3_1     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_4_0     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
this_vram.mem_mem_4_1     clk_0         SB_RAM2048x2     RADDR[0]     M_this_vga_signals_address[0]     9.797        -20.673
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.673

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_hcounter_q[11] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[0]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_hcounter_q[11]                                          SB_DFFSR         Q            Out     0.540     0.540       -         
M_hcounter_q[11]                                                           Net              -            -       1.599     -           5         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          O            Out     0.449     2.588       -         
M_hcounter_q_i[11]                                                         Net              -            -       1.371     -           2         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          I1           In      -         3.959       -         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          O            Out     0.400     4.359       -         
un12_address_cry_9_c_RNIVF1R                                               Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          I0           In      -         5.730       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          O            Out     0.449     6.178       -         
mult1_un47_sum_c5                                                          Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          I1           In      -         7.549       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          O            Out     0.400     7.949       -         
mult1_un61_sum_axb3_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          I3           In      -         9.320       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          O            Out     0.316     9.636       -         
mult1_un61_sum_axb3                                                        Net              -            -       1.371     -           13        
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          I0           In      -         11.007      -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          O            Out     0.449     11.455      -         
mult1_un61_sum_ac0_5                                                       Net              -            -       1.371     -           14        
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          I0           In      -         12.826      -         
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          O            Out     0.449     13.275      -         
mult1_un68_sum_c5                                                          Net              -            -       1.371     -           17        
this_vga_signals.un17_address.g0_38                                        SB_LUT4          I2           In      -         14.646      -         
this_vga_signals.un17_address.g0_38                                        SB_LUT4          O            Out     0.379     15.025      -         
g0_38                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          I0           In      -         16.396      -         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          O            Out     0.449     16.845      -         
mult1_un82_sum_axbxc5_1_N_4_3_2                                            Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          I2           In      -         18.216      -         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          O            Out     0.379     18.594      -         
g0_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          I0           In      -         19.965      -         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          O            Out     0.449     20.414      -         
N_3_1_2                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          I0           In      -         21.785      -         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          O            Out     0.449     22.234      -         
mult1_un96_sum_c5                                                          Net              -            -       1.371     -           1         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          I2           In      -         23.605      -         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          O            Out     0.379     23.984      -         
g1_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          I1           In      -         25.355      -         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          O            Out     0.400     25.754      -         
M_this_vga_signals_address[0]                                              Net              -            -       4.715     -           16        
this_vram.mem_mem_0_0                                                      SB_RAM2048x2     RADDR[0]     In      -         30.469      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 30.673 is 6.536(21.3%) logic and 24.137(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.673

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_hcounter_q[11] / Q
    Ending point:                            this_vram.mem_mem_7_1 / RADDR[0]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_hcounter_q[11]                                          SB_DFFSR         Q            Out     0.540     0.540       -         
M_hcounter_q[11]                                                           Net              -            -       1.599     -           5         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          O            Out     0.449     2.588       -         
M_hcounter_q_i[11]                                                         Net              -            -       1.371     -           2         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          I1           In      -         3.959       -         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          O            Out     0.400     4.359       -         
un12_address_cry_9_c_RNIVF1R                                               Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          I0           In      -         5.730       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          O            Out     0.449     6.178       -         
mult1_un47_sum_c5                                                          Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          I1           In      -         7.549       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          O            Out     0.400     7.949       -         
mult1_un61_sum_axb3_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          I3           In      -         9.320       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          O            Out     0.316     9.636       -         
mult1_un61_sum_axb3                                                        Net              -            -       1.371     -           13        
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          I0           In      -         11.007      -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          O            Out     0.449     11.455      -         
mult1_un61_sum_ac0_5                                                       Net              -            -       1.371     -           14        
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          I0           In      -         12.826      -         
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          O            Out     0.449     13.275      -         
mult1_un68_sum_c5                                                          Net              -            -       1.371     -           17        
this_vga_signals.un17_address.g0_38                                        SB_LUT4          I2           In      -         14.646      -         
this_vga_signals.un17_address.g0_38                                        SB_LUT4          O            Out     0.379     15.025      -         
g0_38                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          I0           In      -         16.396      -         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          O            Out     0.449     16.845      -         
mult1_un82_sum_axbxc5_1_N_4_3_2                                            Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          I2           In      -         18.216      -         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          O            Out     0.379     18.594      -         
g0_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          I0           In      -         19.965      -         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          O            Out     0.449     20.414      -         
N_3_1_2                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          I0           In      -         21.785      -         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          O            Out     0.449     22.234      -         
mult1_un96_sum_c5                                                          Net              -            -       1.371     -           1         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          I2           In      -         23.605      -         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          O            Out     0.379     23.984      -         
g1_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          I1           In      -         25.355      -         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          O            Out     0.400     25.754      -         
M_this_vga_signals_address[0]                                              Net              -            -       4.715     -           16        
this_vram.mem_mem_7_1                                                      SB_RAM2048x2     RADDR[0]     In      -         30.469      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 30.673 is 6.536(21.3%) logic and 24.137(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.673

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_hcounter_q[11] / Q
    Ending point:                            this_vram.mem_mem_7_0 / RADDR[0]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_hcounter_q[11]                                          SB_DFFSR         Q            Out     0.540     0.540       -         
M_hcounter_q[11]                                                           Net              -            -       1.599     -           5         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          O            Out     0.449     2.588       -         
M_hcounter_q_i[11]                                                         Net              -            -       1.371     -           2         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          I1           In      -         3.959       -         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          O            Out     0.400     4.359       -         
un12_address_cry_9_c_RNIVF1R                                               Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          I0           In      -         5.730       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          O            Out     0.449     6.178       -         
mult1_un47_sum_c5                                                          Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          I1           In      -         7.549       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          O            Out     0.400     7.949       -         
mult1_un61_sum_axb3_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          I3           In      -         9.320       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          O            Out     0.316     9.636       -         
mult1_un61_sum_axb3                                                        Net              -            -       1.371     -           13        
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          I0           In      -         11.007      -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          O            Out     0.449     11.455      -         
mult1_un61_sum_ac0_5                                                       Net              -            -       1.371     -           14        
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          I0           In      -         12.826      -         
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          O            Out     0.449     13.275      -         
mult1_un68_sum_c5                                                          Net              -            -       1.371     -           17        
this_vga_signals.un17_address.g0_38                                        SB_LUT4          I2           In      -         14.646      -         
this_vga_signals.un17_address.g0_38                                        SB_LUT4          O            Out     0.379     15.025      -         
g0_38                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          I0           In      -         16.396      -         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          O            Out     0.449     16.845      -         
mult1_un82_sum_axbxc5_1_N_4_3_2                                            Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          I2           In      -         18.216      -         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          O            Out     0.379     18.594      -         
g0_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          I0           In      -         19.965      -         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          O            Out     0.449     20.414      -         
N_3_1_2                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          I0           In      -         21.785      -         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          O            Out     0.449     22.234      -         
mult1_un96_sum_c5                                                          Net              -            -       1.371     -           1         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          I2           In      -         23.605      -         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          O            Out     0.379     23.984      -         
g1_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          I1           In      -         25.355      -         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          O            Out     0.400     25.754      -         
M_this_vga_signals_address[0]                                              Net              -            -       4.715     -           16        
this_vram.mem_mem_7_0                                                      SB_RAM2048x2     RADDR[0]     In      -         30.469      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 30.673 is 6.536(21.3%) logic and 24.137(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.673

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_hcounter_q[11] / Q
    Ending point:                            this_vram.mem_mem_6_1 / RADDR[0]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_hcounter_q[11]                                          SB_DFFSR         Q            Out     0.540     0.540       -         
M_hcounter_q[11]                                                           Net              -            -       1.599     -           5         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          O            Out     0.449     2.588       -         
M_hcounter_q_i[11]                                                         Net              -            -       1.371     -           2         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          I1           In      -         3.959       -         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          O            Out     0.400     4.359       -         
un12_address_cry_9_c_RNIVF1R                                               Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          I0           In      -         5.730       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          O            Out     0.449     6.178       -         
mult1_un47_sum_c5                                                          Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          I1           In      -         7.549       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          O            Out     0.400     7.949       -         
mult1_un61_sum_axb3_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          I3           In      -         9.320       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          O            Out     0.316     9.636       -         
mult1_un61_sum_axb3                                                        Net              -            -       1.371     -           13        
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          I0           In      -         11.007      -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          O            Out     0.449     11.455      -         
mult1_un61_sum_ac0_5                                                       Net              -            -       1.371     -           14        
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          I0           In      -         12.826      -         
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          O            Out     0.449     13.275      -         
mult1_un68_sum_c5                                                          Net              -            -       1.371     -           17        
this_vga_signals.un17_address.g0_38                                        SB_LUT4          I2           In      -         14.646      -         
this_vga_signals.un17_address.g0_38                                        SB_LUT4          O            Out     0.379     15.025      -         
g0_38                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          I0           In      -         16.396      -         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          O            Out     0.449     16.845      -         
mult1_un82_sum_axbxc5_1_N_4_3_2                                            Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          I2           In      -         18.216      -         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          O            Out     0.379     18.594      -         
g0_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          I0           In      -         19.965      -         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          O            Out     0.449     20.414      -         
N_3_1_2                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          I0           In      -         21.785      -         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          O            Out     0.449     22.234      -         
mult1_un96_sum_c5                                                          Net              -            -       1.371     -           1         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          I2           In      -         23.605      -         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          O            Out     0.379     23.984      -         
g1_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          I1           In      -         25.355      -         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          O            Out     0.400     25.754      -         
M_this_vga_signals_address[0]                                              Net              -            -       4.715     -           16        
this_vram.mem_mem_6_1                                                      SB_RAM2048x2     RADDR[0]     In      -         30.469      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 30.673 is 6.536(21.3%) logic and 24.137(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.673

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_hcounter_q[11] / Q
    Ending point:                            this_vram.mem_mem_6_0 / RADDR[0]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_hcounter_q[11]                                          SB_DFFSR         Q            Out     0.540     0.540       -         
M_hcounter_q[11]                                                           Net              -            -       1.599     -           5         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.M_hcounter_q_RNIHS8C[11]                                  SB_LUT4          O            Out     0.449     2.588       -         
M_hcounter_q_i[11]                                                         Net              -            -       1.371     -           2         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          I1           In      -         3.959       -         
this_vga_signals.un12_address\.un12_address_cry_9_c_RNIVF1R                SB_LUT4          O            Out     0.400     4.359       -         
un12_address_cry_9_c_RNIVF1R                                               Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          I0           In      -         5.730       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un47_sum_ac0_7       SB_LUT4          O            Out     0.449     6.178       -         
mult1_un47_sum_c5                                                          Net              -            -       1.371     -           7         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          I1           In      -         7.549       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_x1     SB_LUT4          O            Out     0.400     7.949       -         
mult1_un61_sum_axb3_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          I3           In      -         9.320       -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_axb3_ns     SB_LUT4          O            Out     0.316     9.636       -         
mult1_un61_sum_axb3                                                        Net              -            -       1.371     -           13        
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          I0           In      -         11.007      -         
this_vga_signals.un17_address.if_generate_plus\.mult1_un61_sum_ac0_5       SB_LUT4          O            Out     0.449     11.455      -         
mult1_un61_sum_ac0_5                                                       Net              -            -       1.371     -           14        
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          I0           In      -         12.826      -         
this_vga_signals.un17_address.if_m5_mb                                     SB_LUT4          O            Out     0.449     13.275      -         
mult1_un68_sum_c5                                                          Net              -            -       1.371     -           17        
this_vga_signals.un17_address.g0_38                                        SB_LUT4          I2           In      -         14.646      -         
this_vga_signals.un17_address.g0_38                                        SB_LUT4          O            Out     0.379     15.025      -         
g0_38                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          I0           In      -         16.396      -         
this_vga_signals.un17_address.g0_36                                        SB_LUT4          O            Out     0.449     16.845      -         
mult1_un82_sum_axbxc5_1_N_4_3_2                                            Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          I2           In      -         18.216      -         
this_vga_signals.un17_address.g0_0_3                                       SB_LUT4          O            Out     0.379     18.594      -         
g0_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          I0           In      -         19.965      -         
this_vga_signals.un17_address.g0_33                                        SB_LUT4          O            Out     0.449     20.414      -         
N_3_1_2                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          I0           In      -         21.785      -         
this_vga_signals.un17_address.g0_32                                        SB_LUT4          O            Out     0.449     22.234      -         
mult1_un96_sum_c5                                                          Net              -            -       1.371     -           1         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          I2           In      -         23.605      -         
this_vga_signals.un12_address\.un12_address_cry_3_c_RNI7M4QI33             SB_LUT4          O            Out     0.379     23.984      -         
g1_0_3                                                                     Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          I1           In      -         25.355      -         
this_vga_signals.M_vcounter_q_RNIHKRBFB2[9]                                SB_LUT4          O            Out     0.400     25.754      -         
M_this_vga_signals_address[0]                                              Net              -            -       4.715     -           16        
this_vram.mem_mem_6_0                                                      SB_RAM2048x2     RADDR[0]     In      -         30.469      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 30.673 is 6.536(21.3%) logic and 24.137(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 174MB peak: 242MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 174MB peak: 242MB)

---------------------------------------
Resource Usage Report for cu_top_0 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             9 uses
SB_CARRY        43 uses
SB_DFF          69 uses
SB_DFFSR        26 uses
SB_GB           1 use
SB_RAM2048x2    16 uses
VCC             9 uses
SB_LUT4         400 uses

I/O ports: 43
I/O primitives: 34
SB_GB_IO       1 use
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   95 (1%)

RAM/ROM usage summary
Block Rams : 16 of 32 (50%)

Total load per clock:
   clk_0: 1

@S |Mapping Summary:
Total  LUTs: 400 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 400 = 400 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 34MB peak: 242MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Tue May  3 11:35:02 2022

###########################################################]
