-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgBayer_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_empty_n : IN STD_LOGIC;
    imgBayer_read : OUT STD_LOGIC;
    imgG_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_full_n : IN STD_LOGIC;
    imgG_write : OUT STD_LOGIC;
    p_lcssa51495159 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa51485157 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa51475155 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa51465153 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa51455151 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49895031 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49885029 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49865027 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49855025 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49845023 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49825021 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49815019 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49805017 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49785015 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49775013 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49765011 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49745009 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49735007 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49725005 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_lcssa49705003 : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (16 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_r : IN STD_LOGIC_VECTOR (14 downto 0);
    cmp689 : IN STD_LOGIC_VECTOR (0 downto 0);
    out_y : IN STD_LOGIC_VECTOR (16 downto 0);
    zext_ln275 : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp170 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp84 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    p_out9 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out9_ap_vld : OUT STD_LOGIC;
    p_out10 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out10_ap_vld : OUT STD_LOGIC;
    p_out11 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out11_ap_vld : OUT STD_LOGIC;
    p_out12 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out12_ap_vld : OUT STD_LOGIC;
    p_out13 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out13_ap_vld : OUT STD_LOGIC;
    p_out14 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out14_ap_vld : OUT STD_LOGIC;
    p_out15 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out15_ap_vld : OUT STD_LOGIC;
    p_out16 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out16_ap_vld : OUT STD_LOGIC;
    p_out17 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out17_ap_vld : OUT STD_LOGIC;
    p_out18 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out18_ap_vld : OUT STD_LOGIC;
    p_out19 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out19_ap_vld : OUT STD_LOGIC );
end;


architecture behav of kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln318_reg_3698 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_3707 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_read_reg_3681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op125_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_53_reg_3742 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln318_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal DIV1_TABLE_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV2_TABLE_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgBayer_blk_n : STD_LOGIC;
    signal p_0_0_03845_44964_ph_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal g_2_reg_724_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_724_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp84_read_read_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_3698_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_11_fu_942_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_11_reg_3702 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln328_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_3707_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_3707_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3711 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3711_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_3711_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln439_reg_3735_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3742_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_yuv_1_addr_reg_3751 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_2_addr_reg_3757 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_2_addr_reg_3757_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_3_addr_reg_3763 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_load73_reg_3774 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load73_reg_3774_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load69_reg_3781_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load65_reg_3788_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal LineBufVal_reg_3795 : STD_LOGIC_VECTOR (7 downto 0);
    signal LineBufVal_5_reg_3805 : STD_LOGIC_VECTOR (7 downto 0);
    signal LineBufVal_6_reg_3814 : STD_LOGIC_VECTOR (7 downto 0);
    signal LineBufVal_7_reg_3824 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load71_reg_3832_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load67_reg_3837_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load64_reg_3842_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load63_reg_3847_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load62_reg_3852_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load61_reg_3857_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load60_reg_3862_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load59_reg_3867_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load58_reg_3872_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load57_reg_3877_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load56_reg_3882_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load55_reg_3887_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load54_reg_3892_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load53_reg_3897_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load52_reg_3902_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load51_reg_3907_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_load_reg_3912_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln450_1_fu_1295_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln450_1_reg_3917 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln450_3_fu_1303_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln450_3_reg_3922 : STD_LOGIC_VECTOR (8 downto 0);
    signal K_fu_1317_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_reg_3930 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_1_fu_1353_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_1_reg_3935 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln452_1_fu_1371_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln452_1_reg_3940 : STD_LOGIC_VECTOR (8 downto 0);
    signal K_2_fu_1385_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_2_reg_3945 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_3_fu_1413_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_3_reg_3950 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_4_fu_1445_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_4_reg_3955 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln455_2_fu_1467_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln455_2_reg_3960 : STD_LOGIC_VECTOR (8 downto 0);
    signal K_5_fu_1481_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_5_reg_3965 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_6_fu_1505_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_6_reg_3970 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_7_fu_1537_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_7_reg_3975 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln458_1_fu_1543_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln458_1_reg_3980 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln458_fu_1547_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln458_reg_3985 : STD_LOGIC_VECTOR (8 downto 0);
    signal K_9_fu_1575_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_9_reg_3990 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln460_fu_1585_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln460_reg_3995 : STD_LOGIC_VECTOR (8 downto 0);
    signal K_11_fu_1613_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_11_reg_4000 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln465_fu_1742_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_reg_4005 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_reg_4005_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_1_fu_1745_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_1_reg_4011 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_1_reg_4011_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_2_fu_1748_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_2_reg_4016 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_2_reg_4016_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_3_fu_1751_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_3_reg_4021 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_3_reg_4021_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ave_fu_1774_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_reg_4027_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln466_fu_1780_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_reg_4033 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_1_fu_1783_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_1_reg_4038 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_2_fu_1786_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_2_reg_4044 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_3_fu_1789_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_3_reg_4050 : STD_LOGIC_VECTOR (10 downto 0);
    signal ave_1_fu_1812_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_1_reg_4055_pp0_iter13_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln467_fu_1818_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln467_reg_4060 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln467_1_fu_1821_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln467_1_reg_4065 : STD_LOGIC_VECTOR (10 downto 0);
    signal ave_2_fu_1834_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_2_reg_4070_pp0_iter13_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln468_fu_1840_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln468_reg_4075 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln468_reg_4075_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln468_1_fu_1844_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln468_1_reg_4080 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln468_1_reg_4080_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ave_3_fu_1868_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085 : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ave_3_reg_4085_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_2_reg_4096 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_reg_4101 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_4_reg_4106 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln472_5_reg_4111 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_reg_4116 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_7_reg_4121 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln472_8_reg_4126 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_reg_4131 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_3_reg_4136 : STD_LOGIC_VECTOR (9 downto 0);
    signal SD_reg_4141 : STD_LOGIC_VECTOR (7 downto 0);
    signal SD_reg_4141_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal SD_reg_4141_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal SD_1_reg_4146 : STD_LOGIC_VECTOR (7 downto 0);
    signal SD_1_reg_4146_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal mean_fu_2174_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mean_reg_4151 : STD_LOGIC_VECTOR (10 downto 0);
    signal mean_3_fu_2247_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mean_3_reg_4159 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln477_fu_2254_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln477_reg_4167 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_12_fu_2259_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_12_reg_4172 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln477_1_fu_2263_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln477_1_reg_4178 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_13_fu_2268_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_13_reg_4183 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln477_2_fu_2272_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln477_2_reg_4189 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_14_fu_2277_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_14_reg_4194 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln477_3_fu_2281_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln477_3_reg_4200 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_15_fu_2286_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_15_reg_4205 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln478_fu_2290_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln478_reg_4211 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_16_fu_2295_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_16_reg_4216 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln478_1_fu_2299_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln478_1_reg_4222 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_17_fu_2304_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_17_reg_4227 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln478_2_fu_2308_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln478_2_reg_4233 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_18_fu_2313_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_18_reg_4238 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln478_3_fu_2317_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln478_3_reg_4244 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_19_fu_2322_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_19_reg_4249 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln476_fu_2462_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln476_reg_4255 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln476_1_fu_2468_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln476_1_reg_4260 : STD_LOGIC_VECTOR (10 downto 0);
    signal var_1_reg_4265 : STD_LOGIC_VECTOR (10 downto 0);
    signal var_2_reg_4270 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln479_fu_2866_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln479_reg_4275 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln479_1_fu_2872_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln479_1_reg_4280 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_2_fu_2881_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln492_2_reg_4285 : STD_LOGIC_VECTOR (8 downto 0);
    signal var_quant_reg_4290 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_3_reg_4305 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_3_reg_4315 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4315_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4315_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_4315_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4321 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4321_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4321_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_4321_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_8_fu_3047_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4332 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4332_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_4332_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4337 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4337_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_4337_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_1_fu_3087_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_1_reg_4343 : STD_LOGIC_VECTOR (9 downto 0);
    signal norm_reg_4353 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln_reg_4361 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_1_reg_4366 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_1_reg_4366_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_4371 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_4371_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_3_reg_4376 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_1_fu_3206_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln504_1_reg_4401 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln504_2_fu_3212_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln504_2_reg_4406 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln504_2_fu_3230_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln504_2_reg_4421 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln504_2_reg_4421_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln504_1_fu_3259_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln504_1_reg_4428 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln510_fu_3365_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln510_reg_4433 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal linebuf_yuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_03845_44964_ph_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_03845_44964_ph_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_146_phi_fu_646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_16_fu_1214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_146_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_147_phi_fu_655_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_17_fu_1221_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_147_reg_652 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_148_phi_fu_664_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_18_fu_1229_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_148_reg_661 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_149_phi_fu_673_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_19_fu_1237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_149_reg_670 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_150_phi_fu_682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_8_fu_1159_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_150_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_151_phi_fu_691_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_9_fu_1166_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_151_reg_688 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_152_phi_fu_700_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_10_fu_1173_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_152_reg_697 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_153_phi_fu_709_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_11_fu_1180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_153_reg_706 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_154_phi_fu_718_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_12_fu_1187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_154_reg_715 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_g_2_phi_fu_727_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_13_fu_1193_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_g_2_reg_724 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_155_phi_fu_737_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_14_fu_1200_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_155_reg_734 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_156_phi_fu_746_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_15_fu_1207_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_156_reg_743 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_157_phi_fu_755_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_fu_1104_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_157_reg_752 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_158_phi_fu_764_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_1_fu_1111_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_158_reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_159_phi_fu_773_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_2_fu_1118_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_159_reg_770 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_160_phi_fu_782_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_3_fu_1125_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_160_reg_779 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_161_phi_fu_791_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_4_fu_1132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_161_reg_788 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_162_phi_fu_800_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_5_fu_1138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_162_reg_797 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_163_phi_fu_809_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_6_fu_1145_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_163_reg_806 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_164_phi_fu_818_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln387_7_fu_1152_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_164_reg_815 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln318_fu_1005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_1_fu_2978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_2_fu_2998_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_fu_3019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_3_fu_3043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_fu_3105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal x_fu_228 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_126_fu_232 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_127_fu_236 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_128_fu_240 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_129_fu_244 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_130_fu_248 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_131_fu_252 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_132_fu_256 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_133_fu_260 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_134_fu_264 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_135_fu_268 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_136_fu_272 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_137_fu_276 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_138_fu_280 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_139_fu_284 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_140_fu_288 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_141_fu_292 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_142_fu_296 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_143_fu_300 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_144_fu_304 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_145_fu_308 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal imgBayer_read_local : STD_LOGIC;
    signal or_ln587_3_fu_3401_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgG_write_local : STD_LOGIC;
    signal linebuf_yuv_ce0_local : STD_LOGIC;
    signal linebuf_yuv_we0_local : STD_LOGIC;
    signal linebuf_yuv_1_ce1_local : STD_LOGIC;
    signal linebuf_yuv_1_we0_local : STD_LOGIC;
    signal PixBufVal_fu_1245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_1_ce0_local : STD_LOGIC;
    signal linebuf_yuv_2_ce1_local : STD_LOGIC;
    signal linebuf_yuv_2_we0_local : STD_LOGIC;
    signal select_ln403_1_fu_1252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_2_ce0_local : STD_LOGIC;
    signal linebuf_yuv_3_ce1_local : STD_LOGIC;
    signal linebuf_yuv_3_we0_local : STD_LOGIC;
    signal select_ln403_2_fu_1259_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_3_ce0_local : STD_LOGIC;
    signal DIV1_TABLE_ce3_local : STD_LOGIC;
    signal DIV1_TABLE_ce2_local : STD_LOGIC;
    signal DIV1_TABLE_ce1_local : STD_LOGIC;
    signal DIV1_TABLE_ce0_local : STD_LOGIC;
    signal DIV2_TABLE_ce0_local : STD_LOGIC;
    signal out_x_fu_948_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln275_cast_fu_824_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln279_fu_954_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln439_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln439_fu_976_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln585_fu_986_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_1283_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln450_fu_1291_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln450_4_fu_1307_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln450_fu_1311_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln450_2_fu_1299_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln3_fu_1323_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln451_2_fu_1339_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln451_fu_1343_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln451_fu_1331_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln451_3_fu_1349_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln4_fu_1359_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln452_fu_1367_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln452_2_fu_1375_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln452_fu_1379_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln451_1_fu_1335_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln5_fu_1391_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln453_fu_1403_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln453_fu_1399_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln453_1_fu_1409_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln6_fu_1419_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln454_fu_1427_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln454_2_fu_1435_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln454_fu_1439_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln7_fu_1451_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln454_1_fu_1431_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln455_fu_1471_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln455_fu_1459_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln455_3_fu_1477_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln8_fu_1487_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln456_fu_1495_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln455_1_fu_1463_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln456_fu_1499_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln9_fu_1511_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln457_1_fu_1523_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln457_fu_1527_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln457_fu_1519_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln457_2_fu_1533_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln2_fu_1553_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln459_fu_1565_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln459_fu_1561_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln459_1_fu_1571_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln460_1_fu_1581_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln11_fu_1591_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln461_fu_1603_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln461_fu_1599_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln461_1_fu_1609_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1_fu_1700_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln458_fu_1708_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln458_2_fu_1712_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln10_fu_1721_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln460_fu_1729_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln460_2_fu_1733_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln465_fu_1754_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln465_1_fu_1764_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_5_fu_1770_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln465_4_fu_1760_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln466_fu_1792_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln466_1_fu_1802_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln466_5_fu_1808_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln466_4_fu_1798_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln467_fu_1824_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln467_2_fu_1830_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_8_fu_1715_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_10_fu_1736_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln468_fu_1848_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln468_1_fu_1858_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln468_3_fu_1864_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln468_2_fu_1854_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln472_2_fu_1900_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln472_4_fu_1934_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln483_fu_1978_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_24_fu_1982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1992_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_24_fu_1986_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln61_16_fu_2000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln483_1_fu_2012_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_25_fu_2016_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_2026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_25_fu_2020_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln61_17_fu_2034_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln483_fu_2008_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln483_1_fu_2042_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln483_fu_2046_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln484_fu_2062_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_26_fu_2066_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_2076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_26_fu_2070_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln61_18_fu_2084_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln484_1_fu_2096_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_27_fu_2100_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_2110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_27_fu_2104_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln61_19_fu_2118_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln484_fu_2092_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln484_1_fu_2126_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln484_fu_2130_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln472_fu_2146_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_1_fu_2151_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln472_1_fu_2161_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln472_1_fu_2168_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_3_fu_2165_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_5_fu_2181_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln472_3_fu_2187_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_7_fu_2184_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_8_fu_2200_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln472_5_fu_2206_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_9_fu_2203_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln472_6_fu_2219_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln472_s_fu_2224_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln472_10_fu_2234_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln472_7_fu_2241_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln472_11_fu_2238_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mean_1_fu_2193_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mean_2_fu_2212_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln476_fu_2326_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_2330_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_2340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_2334_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_fu_2348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln476_1_fu_2360_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_9_fu_2364_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_2374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_9_fu_2368_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_1_fu_2382_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln476_2_fu_2394_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_10_fu_2398_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_32_fu_2408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_10_fu_2402_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_2_fu_2416_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln476_3_fu_2428_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_11_fu_2432_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_33_fu_2442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_11_fu_2436_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_3_fu_2450_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln476_3_fu_2458_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln476_1_fu_2390_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln476_fu_2356_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln476_2_fu_2424_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_34_fu_2479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_12_fu_2474_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_4_fu_2486_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_35_fu_2502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_13_fu_2497_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_5_fu_2509_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_fu_2525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_14_fu_2520_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_6_fu_2532_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_2548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_15_fu_2543_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_7_fu_2555_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln477_3_fu_2562_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln477_1_fu_2516_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln477_fu_2566_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln477_fu_2493_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln477_2_fu_2539_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln477_1_fu_2576_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln477_5_fu_2582_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln477_4_fu_2572_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln477_2_fu_2586_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_2607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_16_fu_2602_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_8_fu_2614_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_fu_2630_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_17_fu_2625_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_9_fu_2637_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_fu_2653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_18_fu_2648_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_10_fu_2660_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_2676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_19_fu_2671_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_11_fu_2683_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln478_3_fu_2690_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln478_1_fu_2644_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln478_fu_2694_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln478_fu_2621_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln478_2_fu_2667_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln478_1_fu_2704_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln478_5_fu_2710_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln478_4_fu_2700_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln478_2_fu_2714_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln479_fu_2730_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_20_fu_2734_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_42_fu_2744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_20_fu_2738_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_12_fu_2752_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln479_1_fu_2764_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_21_fu_2768_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_43_fu_2778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_21_fu_2772_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_13_fu_2786_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln479_2_fu_2798_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_22_fu_2802_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_44_fu_2812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_22_fu_2806_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_14_fu_2820_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln479_3_fu_2832_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_23_fu_2836_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_45_fu_2846_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_23_fu_2840_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln61_15_fu_2854_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln479_3_fu_2862_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln479_1_fu_2794_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln479_fu_2760_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln479_2_fu_2828_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln484_2_fu_2878_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln476_5_fu_2890_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln476_4_fu_2887_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln476_2_fu_2893_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln479_5_fu_2912_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln479_4_fu_2909_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln479_2_fu_2915_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln483_2_fu_2931_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln492_fu_2934_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln492_fu_2940_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal var_fu_2899_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_1_fu_2944_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln492_1_fu_2960_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_3_fu_2963_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal var_quant_1_fu_2968_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln492_4_fu_2983_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal var_quant_2_fu_2988_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_3_fu_2921_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln492_5_fu_3003_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_1_fu_3061_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_2_fu_3064_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_fu_3077_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln495_1_fu_3083_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_fu_3057_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_fu_3096_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_fu_3093_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_1_fu_3099_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln501_fu_3113_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln501_fu_3113_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_1_fu_3131_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln501_1_fu_3131_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_2_fu_3149_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln501_2_fu_3149_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_3_fu_3167_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln501_3_fu_3167_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln504_1_fu_3206_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln504_2_fu_3212_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3520_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_3511_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln504_5_fu_3227_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln504_4_fu_3224_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln504_fu_3236_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln504_1_fu_3241_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln504_6_fu_3251_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln504_5_fu_3255_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln504_2_fu_3276_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln504_8_fu_3285_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_50_fu_3269_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln504_6_fu_3289_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln504_fu_3293_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_7_fu_3300_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_4_fu_3265_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_fu_3304_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_1_fu_3310_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_52_fu_3325_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_3317_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln510_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_fu_3359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_1_fu_3351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln510_fu_3341_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln506_fu_3373_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln507_fu_3380_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_0_2_0_0_0_load_fu_3394_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_0_0_0_0_0_load_fu_3387_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3511_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3520_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op126_store_state2 : BOOLEAN;
    signal ap_enable_operation_126 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op118_load_state2 : BOOLEAN;
    signal ap_enable_operation_118 : BOOLEAN;
    signal ap_predicate_op131_load_state3 : BOOLEAN;
    signal ap_enable_operation_131 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op120_load_state2 : BOOLEAN;
    signal ap_enable_operation_120 : BOOLEAN;
    signal ap_predicate_op132_load_state3 : BOOLEAN;
    signal ap_enable_operation_132 : BOOLEAN;
    signal ap_predicate_op186_store_state4 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op122_load_state2 : BOOLEAN;
    signal ap_enable_operation_122 : BOOLEAN;
    signal ap_predicate_op133_load_state3 : BOOLEAN;
    signal ap_enable_operation_133 : BOOLEAN;
    signal ap_predicate_op185_store_state4 : BOOLEAN;
    signal ap_enable_operation_185 : BOOLEAN;
    signal ap_predicate_op124_load_state2 : BOOLEAN;
    signal ap_enable_operation_124 : BOOLEAN;
    signal ap_predicate_op134_load_state3 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_predicate_op184_store_state4 : BOOLEAN;
    signal ap_enable_operation_184 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (19 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (5 downto 0);
    signal pf_imgG_U_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal pf_imgG_U_data_out_vld : STD_LOGIC;
    signal pf_imgG_U_pf_ready : STD_LOGIC;
    signal pf_imgG_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_imgBayer : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_imgBayer_op125 : STD_LOGIC;
    signal ap_frp_data_req_imgBayer : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_frp_data_req_imgBayer_op125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_all_done : STD_LOGIC := '0';
    signal grp_fu_3511_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_3520_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln501_1_fu_3131_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_2_fu_3149_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_3_fu_3167_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln501_fu_3113_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln504_1_fu_3206_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln504_2_fu_3212_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_condition_3241 : BOOLEAN;
    signal ap_condition_3267 : BOOLEAN;
    signal ap_condition_3270 : BOOLEAN;
    signal ap_condition_1225 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_mul_18s_8ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (19 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    DIV1_TABLE_U : component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV1_TABLE_address0,
        ce0 => DIV1_TABLE_ce0_local,
        q0 => DIV1_TABLE_q0,
        address1 => DIV1_TABLE_address1,
        ce1 => DIV1_TABLE_ce1_local,
        q1 => DIV1_TABLE_q1,
        address2 => DIV1_TABLE_address2,
        ce2 => DIV1_TABLE_ce2_local,
        q2 => DIV1_TABLE_q2,
        address3 => DIV1_TABLE_address3,
        ce3 => DIV1_TABLE_ce3_local,
        q3 => DIV1_TABLE_q3);

    DIV2_TABLE_U : component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV2_TABLE_address0,
        ce0 => DIV2_TABLE_ce0_local,
        q0 => DIV2_TABLE_q0);

    linebuf_yuv_3_U : component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_3_address0,
        ce0 => linebuf_yuv_3_ce0_local,
        we0 => linebuf_yuv_3_we0_local,
        d0 => select_ln403_2_fu_1259_p3,
        address1 => linebuf_yuv_3_address1,
        ce1 => linebuf_yuv_3_ce1_local,
        q1 => linebuf_yuv_3_q1);

    linebuf_yuv_2_U : component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_2_address0,
        ce0 => linebuf_yuv_2_ce0_local,
        we0 => linebuf_yuv_2_we0_local,
        d0 => select_ln403_1_fu_1252_p3,
        address1 => linebuf_yuv_2_address1,
        ce1 => linebuf_yuv_2_ce1_local,
        q1 => linebuf_yuv_2_q1);

    linebuf_yuv_1_U : component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_1_address0,
        ce0 => linebuf_yuv_1_ce0_local,
        we0 => linebuf_yuv_1_we0_local,
        d0 => PixBufVal_fu_1245_p3,
        address1 => linebuf_yuv_1_address1,
        ce1 => linebuf_yuv_1_ce1_local,
        q1 => linebuf_yuv_1_q1);

    linebuf_yuv_U : component kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_yuv_address0,
        ce0 => linebuf_yuv_ce0_local,
        we0 => linebuf_yuv_we0_local,
        d0 => imgBayer_dout,
        q0 => linebuf_yuv_q0);

    mul_18s_9ns_18_1_1_U55 : component kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4353,
        din1 => mul_ln501_fu_3113_p1,
        dout => mul_ln501_fu_3113_p2);

    mul_18s_8ns_18_1_1_U56 : component kria_starter_kit_v_demosaic_0_0_mul_18s_8ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4353,
        din1 => mul_ln501_1_fu_3131_p1,
        dout => mul_ln501_1_fu_3131_p2);

    mul_18s_8ns_18_1_1_U57 : component kria_starter_kit_v_demosaic_0_0_mul_18s_8ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4353,
        din1 => mul_ln501_2_fu_3149_p1,
        dout => mul_ln501_2_fu_3149_p2);

    mul_18s_9ns_18_1_1_U58 : component kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => norm_reg_4353,
        din1 => mul_ln501_3_fu_3167_p1,
        dout => mul_ln501_3_fu_3167_p2);

    mul_12s_10ns_22_1_1_U59 : component kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        dout_WIDTH => 22)
    port map (
        din0 => ave_1_reg_4055_pp0_iter13_reg,
        din1 => mul_ln504_1_fu_3206_p1,
        dout => mul_ln504_1_fu_3206_p2);

    mul_12s_10ns_22_1_1_U60 : component kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        dout_WIDTH => 22)
    port map (
        din0 => ave_2_reg_4070_pp0_iter13_reg,
        din1 => mul_ln504_2_fu_3212_p1,
        dout => mul_ln504_2_fu_3212_p2);

    mac_muladd_12s_10ns_22s_23_4_1_U61 : component kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 22,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_3_reg_4085_pp0_iter12_reg,
        din1 => grp_fu_3511_p1,
        din2 => mul_ln504_2_reg_4406,
        ce => ap_const_logic_1,
        dout => grp_fu_3511_p3);

    mac_muladd_12s_10ns_22s_23_4_1_U62 : component kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 22,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_reg_4027_pp0_iter12_reg,
        din1 => grp_fu_3520_p1,
        din2 => mul_ln504_1_reg_4401,
        ce => ap_const_logic_1,
        dout => grp_fu_3520_p3);

    flow_control_loop_pipe_sequential_init_U : component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 20,
        PipelineII => 1,
        CeilLog2Stages => 5,
        ExitLatency => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_imgG_U : component kria_starter_kit_v_demosaic_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 20,
        PipelineII => 1,
        DataWidth => 24,
        NumWrites => 1,
        CeilLog2Stages => 5,
        CeilLog2FDepth => 5,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => or_ln587_3_fu_3401_p4,
        data_out => pf_imgG_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => imgG_write_local,
        data_out_vld => pf_imgG_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_imgG_U_pf_ready,
        pf_done => pf_imgG_U_pf_done,
        data_out_read => imgG_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_imgBayer_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_imgBayer <= ap_const_lv5_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_imgBayer <= std_logic_vector(unsigned(ap_frp_data_req_imgBayer) - unsigned(ap_frp_data_next_issued_imgBayer));
                else 
                    ap_frp_data_req_imgBayer <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgBayer) + unsigned(ap_frp_data_req_imgBayer_op125))) - unsigned(ap_frp_data_next_issued_imgBayer));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_imgG_U_pf_done);
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_3241)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 <= imgBayer_dout;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 <= ap_phi_reg_pp0_iter1_p_0_0_03845_44964_ph_reg_632;
                end if;
            end if; 
        end if;
    end process;

    empty_126_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_126_fu_232 <= p_lcssa51455151;
                elsif ((ap_const_boolean_1 = ap_condition_3267)) then 
                    empty_126_fu_232 <= linebuf_yuv_3_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_127_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_127_fu_236 <= p_lcssa51465153;
                elsif ((ap_const_boolean_1 = ap_condition_3270)) then 
                    empty_127_fu_236 <= LineBufVal_6_reg_3814;
                end if;
            end if; 
        end if;
    end process;

    empty_128_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_128_fu_240 <= p_lcssa51475155;
                elsif ((ap_const_boolean_1 = ap_condition_3267)) then 
                    empty_128_fu_240 <= linebuf_yuv_1_q1;
                end if;
            end if; 
        end if;
    end process;

    empty_129_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_129_fu_244 <= p_lcssa51485157;
                elsif ((ap_const_boolean_1 = ap_condition_3270)) then 
                    empty_129_fu_244 <= LineBufVal_reg_3795;
                end if;
            end if; 
        end if;
    end process;

    empty_130_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_130_fu_248 <= p_lcssa51495159;
                elsif ((ap_const_boolean_1 = ap_condition_3267)) then 
                    empty_130_fu_248 <= ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_131_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_131_fu_252 <= p_lcssa49705003;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_131_fu_252 <= ap_phi_mux_empty_164_phi_fu_818_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_132_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_132_fu_256 <= p_lcssa49725005;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_132_fu_256 <= ap_phi_mux_empty_162_phi_fu_800_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_133_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_133_fu_260 <= p_lcssa49735007;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_133_fu_260 <= ap_phi_mux_empty_161_phi_fu_791_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_134_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_134_fu_264 <= p_lcssa49745009;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_134_fu_264 <= ap_phi_mux_empty_160_phi_fu_782_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_135_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_135_fu_268 <= p_lcssa49765011;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_135_fu_268 <= ap_phi_mux_empty_158_phi_fu_764_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_136_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_136_fu_272 <= p_lcssa49775013;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_136_fu_272 <= ap_phi_mux_empty_157_phi_fu_755_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_137_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_137_fu_276 <= p_lcssa49785015;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_137_fu_276 <= ap_phi_mux_empty_156_phi_fu_746_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_138_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_138_fu_280 <= p_lcssa49805017;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_138_fu_280 <= ap_phi_mux_g_2_phi_fu_727_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_139_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_139_fu_284 <= p_lcssa49815019;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_139_fu_284 <= ap_phi_mux_empty_154_phi_fu_718_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_140_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_140_fu_288 <= p_lcssa49825021;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_140_fu_288 <= ap_phi_mux_empty_153_phi_fu_709_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_141_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_141_fu_292 <= p_lcssa49845023;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_141_fu_292 <= ap_phi_mux_empty_151_phi_fu_691_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_142_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_142_fu_296 <= p_lcssa49855025;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_142_fu_296 <= ap_phi_mux_empty_150_phi_fu_682_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_143_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_143_fu_300 <= p_lcssa49865027;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_143_fu_300 <= ap_phi_mux_empty_149_phi_fu_673_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_144_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_144_fu_304 <= p_lcssa49885029;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_144_fu_304 <= ap_phi_mux_empty_147_phi_fu_655_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_145_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_145_fu_308 <= p_lcssa49895031;
                elsif (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_145_fu_308 <= ap_phi_mux_empty_146_phi_fu_646_p4;
                end if;
            end if; 
        end if;
    end process;

    g_2_reg_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0))) then 
                    g_2_reg_724 <= empty_139_fu_284;
                elsif (((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0))) then 
                    g_2_reg_724 <= select_ln387_13_fu_1193_p3;
                elsif (not((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_1))) then 
                    g_2_reg_724 <= ap_phi_reg_pp0_iter3_g_2_reg_724;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_03845_44964_ph_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1225)) then 
                    p_0_0_03845_44964_ph_reg_632 <= linebuf_yuv_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0_0_03845_44964_ph_reg_632 <= ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632;
                end if;
            end if; 
        end if;
    end process;

    x_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln318_fu_936_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                x_fu_228 <= x_11_fu_942_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_fu_228 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                K_11_reg_4000 <= K_11_fu_1613_p2;
                K_1_reg_3935 <= K_1_fu_1353_p2;
                K_2_reg_3945 <= K_2_fu_1385_p2;
                K_3_reg_3950 <= K_3_fu_1413_p2;
                K_4_reg_3955 <= K_4_fu_1445_p2;
                K_5_reg_3965 <= K_5_fu_1481_p2;
                K_6_reg_3970 <= K_6_fu_1505_p2;
                K_7_reg_3975 <= K_7_fu_1537_p2;
                K_9_reg_3990 <= K_9_fu_1575_p2;
                K_reg_3930 <= K_fu_1317_p2;
                SD_1_reg_4146 <= add_ln484_fu_2130_p2(8 downto 1);
                SD_1_reg_4146_pp0_iter5_reg <= SD_1_reg_4146;
                SD_reg_4141 <= add_ln483_fu_2046_p2(8 downto 1);
                SD_reg_4141_pp0_iter5_reg <= SD_reg_4141;
                SD_reg_4141_pp0_iter6_reg <= SD_reg_4141_pp0_iter5_reg;
                add_ln458_reg_3985 <= add_ln458_fu_1547_p2;
                add_ln460_reg_3995 <= add_ln460_fu_1585_p2;
                add_ln476_1_reg_4260 <= add_ln476_1_fu_2468_p2;
                add_ln476_reg_4255 <= add_ln476_fu_2462_p2;
                add_ln479_1_reg_4280 <= add_ln479_1_fu_2872_p2;
                add_ln479_reg_4275 <= add_ln479_fu_2866_p2;
                add_ln492_2_reg_4285 <= add_ln492_2_fu_2881_p2;
                add_ln495_1_reg_4343 <= add_ln495_1_fu_3087_p2;
                add_ln504_2_reg_4421 <= add_ln504_2_fu_3230_p2;
                add_ln504_2_reg_4421_pp0_iter17_reg <= add_ln504_2_reg_4421;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                ave_1_reg_4055 <= ave_1_fu_1812_p2;
                ave_1_reg_4055_pp0_iter10_reg <= ave_1_reg_4055_pp0_iter9_reg;
                ave_1_reg_4055_pp0_iter11_reg <= ave_1_reg_4055_pp0_iter10_reg;
                ave_1_reg_4055_pp0_iter12_reg <= ave_1_reg_4055_pp0_iter11_reg;
                ave_1_reg_4055_pp0_iter13_reg <= ave_1_reg_4055_pp0_iter12_reg;
                ave_1_reg_4055_pp0_iter5_reg <= ave_1_reg_4055;
                ave_1_reg_4055_pp0_iter6_reg <= ave_1_reg_4055_pp0_iter5_reg;
                ave_1_reg_4055_pp0_iter7_reg <= ave_1_reg_4055_pp0_iter6_reg;
                ave_1_reg_4055_pp0_iter8_reg <= ave_1_reg_4055_pp0_iter7_reg;
                ave_1_reg_4055_pp0_iter9_reg <= ave_1_reg_4055_pp0_iter8_reg;
                ave_2_reg_4070 <= ave_2_fu_1834_p2;
                ave_2_reg_4070_pp0_iter10_reg <= ave_2_reg_4070_pp0_iter9_reg;
                ave_2_reg_4070_pp0_iter11_reg <= ave_2_reg_4070_pp0_iter10_reg;
                ave_2_reg_4070_pp0_iter12_reg <= ave_2_reg_4070_pp0_iter11_reg;
                ave_2_reg_4070_pp0_iter13_reg <= ave_2_reg_4070_pp0_iter12_reg;
                ave_2_reg_4070_pp0_iter5_reg <= ave_2_reg_4070;
                ave_2_reg_4070_pp0_iter6_reg <= ave_2_reg_4070_pp0_iter5_reg;
                ave_2_reg_4070_pp0_iter7_reg <= ave_2_reg_4070_pp0_iter6_reg;
                ave_2_reg_4070_pp0_iter8_reg <= ave_2_reg_4070_pp0_iter7_reg;
                ave_2_reg_4070_pp0_iter9_reg <= ave_2_reg_4070_pp0_iter8_reg;
                ave_3_reg_4085 <= ave_3_fu_1868_p2;
                ave_3_reg_4085_pp0_iter10_reg <= ave_3_reg_4085_pp0_iter9_reg;
                ave_3_reg_4085_pp0_iter11_reg <= ave_3_reg_4085_pp0_iter10_reg;
                ave_3_reg_4085_pp0_iter12_reg <= ave_3_reg_4085_pp0_iter11_reg;
                ave_3_reg_4085_pp0_iter5_reg <= ave_3_reg_4085;
                ave_3_reg_4085_pp0_iter6_reg <= ave_3_reg_4085_pp0_iter5_reg;
                ave_3_reg_4085_pp0_iter7_reg <= ave_3_reg_4085_pp0_iter6_reg;
                ave_3_reg_4085_pp0_iter8_reg <= ave_3_reg_4085_pp0_iter7_reg;
                ave_3_reg_4085_pp0_iter9_reg <= ave_3_reg_4085_pp0_iter8_reg;
                ave_reg_4027 <= ave_fu_1774_p2;
                ave_reg_4027_pp0_iter10_reg <= ave_reg_4027_pp0_iter9_reg;
                ave_reg_4027_pp0_iter11_reg <= ave_reg_4027_pp0_iter10_reg;
                ave_reg_4027_pp0_iter12_reg <= ave_reg_4027_pp0_iter11_reg;
                ave_reg_4027_pp0_iter5_reg <= ave_reg_4027;
                ave_reg_4027_pp0_iter6_reg <= ave_reg_4027_pp0_iter5_reg;
                ave_reg_4027_pp0_iter7_reg <= ave_reg_4027_pp0_iter6_reg;
                ave_reg_4027_pp0_iter8_reg <= ave_reg_4027_pp0_iter7_reg;
                ave_reg_4027_pp0_iter9_reg <= ave_reg_4027_pp0_iter8_reg;
                cmp147_reg_3711_pp0_iter2_reg <= cmp147_reg_3711_pp0_iter1_reg;
                g_2_reg_724_pp0_iter10_reg <= g_2_reg_724_pp0_iter9_reg;
                g_2_reg_724_pp0_iter11_reg <= g_2_reg_724_pp0_iter10_reg;
                g_2_reg_724_pp0_iter12_reg <= g_2_reg_724_pp0_iter11_reg;
                g_2_reg_724_pp0_iter13_reg <= g_2_reg_724_pp0_iter12_reg;
                g_2_reg_724_pp0_iter14_reg <= g_2_reg_724_pp0_iter13_reg;
                g_2_reg_724_pp0_iter15_reg <= g_2_reg_724_pp0_iter14_reg;
                g_2_reg_724_pp0_iter16_reg <= g_2_reg_724_pp0_iter15_reg;
                g_2_reg_724_pp0_iter17_reg <= g_2_reg_724_pp0_iter16_reg;
                g_2_reg_724_pp0_iter18_reg <= g_2_reg_724_pp0_iter17_reg;
                g_2_reg_724_pp0_iter4_reg <= g_2_reg_724;
                g_2_reg_724_pp0_iter5_reg <= g_2_reg_724_pp0_iter4_reg;
                g_2_reg_724_pp0_iter6_reg <= g_2_reg_724_pp0_iter5_reg;
                g_2_reg_724_pp0_iter7_reg <= g_2_reg_724_pp0_iter6_reg;
                g_2_reg_724_pp0_iter8_reg <= g_2_reg_724_pp0_iter7_reg;
                g_2_reg_724_pp0_iter9_reg <= g_2_reg_724_pp0_iter8_reg;
                icmp_ln318_reg_3698_pp0_iter10_reg <= icmp_ln318_reg_3698_pp0_iter9_reg;
                icmp_ln318_reg_3698_pp0_iter11_reg <= icmp_ln318_reg_3698_pp0_iter10_reg;
                icmp_ln318_reg_3698_pp0_iter12_reg <= icmp_ln318_reg_3698_pp0_iter11_reg;
                icmp_ln318_reg_3698_pp0_iter13_reg <= icmp_ln318_reg_3698_pp0_iter12_reg;
                icmp_ln318_reg_3698_pp0_iter14_reg <= icmp_ln318_reg_3698_pp0_iter13_reg;
                icmp_ln318_reg_3698_pp0_iter15_reg <= icmp_ln318_reg_3698_pp0_iter14_reg;
                icmp_ln318_reg_3698_pp0_iter16_reg <= icmp_ln318_reg_3698_pp0_iter15_reg;
                icmp_ln318_reg_3698_pp0_iter17_reg <= icmp_ln318_reg_3698_pp0_iter16_reg;
                icmp_ln318_reg_3698_pp0_iter2_reg <= icmp_ln318_reg_3698_pp0_iter1_reg;
                icmp_ln318_reg_3698_pp0_iter3_reg <= icmp_ln318_reg_3698_pp0_iter2_reg;
                icmp_ln318_reg_3698_pp0_iter4_reg <= icmp_ln318_reg_3698_pp0_iter3_reg;
                icmp_ln318_reg_3698_pp0_iter5_reg <= icmp_ln318_reg_3698_pp0_iter4_reg;
                icmp_ln318_reg_3698_pp0_iter6_reg <= icmp_ln318_reg_3698_pp0_iter5_reg;
                icmp_ln318_reg_3698_pp0_iter7_reg <= icmp_ln318_reg_3698_pp0_iter6_reg;
                icmp_ln318_reg_3698_pp0_iter8_reg <= icmp_ln318_reg_3698_pp0_iter7_reg;
                icmp_ln318_reg_3698_pp0_iter9_reg <= icmp_ln318_reg_3698_pp0_iter8_reg;
                icmp_ln328_reg_3707_pp0_iter2_reg <= icmp_ln328_reg_3707_pp0_iter1_reg;
                icmp_ln439_reg_3735_pp0_iter10_reg <= icmp_ln439_reg_3735_pp0_iter9_reg;
                icmp_ln439_reg_3735_pp0_iter11_reg <= icmp_ln439_reg_3735_pp0_iter10_reg;
                icmp_ln439_reg_3735_pp0_iter12_reg <= icmp_ln439_reg_3735_pp0_iter11_reg;
                icmp_ln439_reg_3735_pp0_iter13_reg <= icmp_ln439_reg_3735_pp0_iter12_reg;
                icmp_ln439_reg_3735_pp0_iter14_reg <= icmp_ln439_reg_3735_pp0_iter13_reg;
                icmp_ln439_reg_3735_pp0_iter15_reg <= icmp_ln439_reg_3735_pp0_iter14_reg;
                icmp_ln439_reg_3735_pp0_iter16_reg <= icmp_ln439_reg_3735_pp0_iter15_reg;
                icmp_ln439_reg_3735_pp0_iter17_reg <= icmp_ln439_reg_3735_pp0_iter16_reg;
                icmp_ln439_reg_3735_pp0_iter18_reg <= icmp_ln439_reg_3735_pp0_iter17_reg;
                icmp_ln439_reg_3735_pp0_iter2_reg <= icmp_ln439_reg_3735_pp0_iter1_reg;
                icmp_ln439_reg_3735_pp0_iter3_reg <= icmp_ln439_reg_3735_pp0_iter2_reg;
                icmp_ln439_reg_3735_pp0_iter4_reg <= icmp_ln439_reg_3735_pp0_iter3_reg;
                icmp_ln439_reg_3735_pp0_iter5_reg <= icmp_ln439_reg_3735_pp0_iter4_reg;
                icmp_ln439_reg_3735_pp0_iter6_reg <= icmp_ln439_reg_3735_pp0_iter5_reg;
                icmp_ln439_reg_3735_pp0_iter7_reg <= icmp_ln439_reg_3735_pp0_iter6_reg;
                icmp_ln439_reg_3735_pp0_iter8_reg <= icmp_ln439_reg_3735_pp0_iter7_reg;
                icmp_ln439_reg_3735_pp0_iter9_reg <= icmp_ln439_reg_3735_pp0_iter8_reg;
                linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg <= linebuf_yuv_1_addr_reg_3751;
                linebuf_yuv_2_addr_reg_3757_pp0_iter2_reg <= linebuf_yuv_2_addr_reg_3757;
                linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg <= linebuf_yuv_3_addr_reg_3763;
                lshr_ln501_1_reg_4366 <= mul_ln501_1_fu_3131_p2(17 downto 8);
                lshr_ln501_1_reg_4366_pp0_iter13_reg <= lshr_ln501_1_reg_4366;
                lshr_ln501_2_reg_4371 <= mul_ln501_2_fu_3149_p2(17 downto 8);
                lshr_ln501_2_reg_4371_pp0_iter13_reg <= lshr_ln501_2_reg_4371;
                lshr_ln501_3_reg_4376 <= mul_ln501_3_fu_3167_p2(17 downto 8);
                lshr_ln_reg_4361 <= mul_ln501_fu_3113_p2(17 downto 8);
                mean_3_reg_4159 <= mean_3_fu_2247_p3;
                mean_reg_4151 <= mean_fu_2174_p3;
                mul_ln504_1_reg_4401 <= mul_ln504_1_fu_3206_p2;
                mul_ln504_2_reg_4406 <= mul_ln504_2_fu_3212_p2;
                norm_reg_4353 <= DIV2_TABLE_q0;
                p_load51_reg_3907_pp0_iter10_reg <= p_load51_reg_3907_pp0_iter9_reg;
                p_load51_reg_3907_pp0_iter11_reg <= p_load51_reg_3907_pp0_iter10_reg;
                p_load51_reg_3907_pp0_iter12_reg <= p_load51_reg_3907_pp0_iter11_reg;
                p_load51_reg_3907_pp0_iter13_reg <= p_load51_reg_3907_pp0_iter12_reg;
                p_load51_reg_3907_pp0_iter14_reg <= p_load51_reg_3907_pp0_iter13_reg;
                p_load51_reg_3907_pp0_iter15_reg <= p_load51_reg_3907_pp0_iter14_reg;
                p_load51_reg_3907_pp0_iter16_reg <= p_load51_reg_3907_pp0_iter15_reg;
                p_load51_reg_3907_pp0_iter17_reg <= p_load51_reg_3907_pp0_iter16_reg;
                p_load51_reg_3907_pp0_iter4_reg <= p_load51_reg_3907;
                p_load51_reg_3907_pp0_iter5_reg <= p_load51_reg_3907_pp0_iter4_reg;
                p_load51_reg_3907_pp0_iter6_reg <= p_load51_reg_3907_pp0_iter5_reg;
                p_load51_reg_3907_pp0_iter7_reg <= p_load51_reg_3907_pp0_iter6_reg;
                p_load51_reg_3907_pp0_iter8_reg <= p_load51_reg_3907_pp0_iter7_reg;
                p_load51_reg_3907_pp0_iter9_reg <= p_load51_reg_3907_pp0_iter8_reg;
                p_load52_reg_3902_pp0_iter10_reg <= p_load52_reg_3902_pp0_iter9_reg;
                p_load52_reg_3902_pp0_iter11_reg <= p_load52_reg_3902_pp0_iter10_reg;
                p_load52_reg_3902_pp0_iter12_reg <= p_load52_reg_3902_pp0_iter11_reg;
                p_load52_reg_3902_pp0_iter13_reg <= p_load52_reg_3902_pp0_iter12_reg;
                p_load52_reg_3902_pp0_iter14_reg <= p_load52_reg_3902_pp0_iter13_reg;
                p_load52_reg_3902_pp0_iter15_reg <= p_load52_reg_3902_pp0_iter14_reg;
                p_load52_reg_3902_pp0_iter16_reg <= p_load52_reg_3902_pp0_iter15_reg;
                p_load52_reg_3902_pp0_iter17_reg <= p_load52_reg_3902_pp0_iter16_reg;
                p_load52_reg_3902_pp0_iter4_reg <= p_load52_reg_3902;
                p_load52_reg_3902_pp0_iter5_reg <= p_load52_reg_3902_pp0_iter4_reg;
                p_load52_reg_3902_pp0_iter6_reg <= p_load52_reg_3902_pp0_iter5_reg;
                p_load52_reg_3902_pp0_iter7_reg <= p_load52_reg_3902_pp0_iter6_reg;
                p_load52_reg_3902_pp0_iter8_reg <= p_load52_reg_3902_pp0_iter7_reg;
                p_load52_reg_3902_pp0_iter9_reg <= p_load52_reg_3902_pp0_iter8_reg;
                p_load53_reg_3897_pp0_iter10_reg <= p_load53_reg_3897_pp0_iter9_reg;
                p_load53_reg_3897_pp0_iter11_reg <= p_load53_reg_3897_pp0_iter10_reg;
                p_load53_reg_3897_pp0_iter12_reg <= p_load53_reg_3897_pp0_iter11_reg;
                p_load53_reg_3897_pp0_iter13_reg <= p_load53_reg_3897_pp0_iter12_reg;
                p_load53_reg_3897_pp0_iter14_reg <= p_load53_reg_3897_pp0_iter13_reg;
                p_load53_reg_3897_pp0_iter15_reg <= p_load53_reg_3897_pp0_iter14_reg;
                p_load53_reg_3897_pp0_iter16_reg <= p_load53_reg_3897_pp0_iter15_reg;
                p_load53_reg_3897_pp0_iter17_reg <= p_load53_reg_3897_pp0_iter16_reg;
                p_load53_reg_3897_pp0_iter4_reg <= p_load53_reg_3897;
                p_load53_reg_3897_pp0_iter5_reg <= p_load53_reg_3897_pp0_iter4_reg;
                p_load53_reg_3897_pp0_iter6_reg <= p_load53_reg_3897_pp0_iter5_reg;
                p_load53_reg_3897_pp0_iter7_reg <= p_load53_reg_3897_pp0_iter6_reg;
                p_load53_reg_3897_pp0_iter8_reg <= p_load53_reg_3897_pp0_iter7_reg;
                p_load53_reg_3897_pp0_iter9_reg <= p_load53_reg_3897_pp0_iter8_reg;
                p_load54_reg_3892_pp0_iter10_reg <= p_load54_reg_3892_pp0_iter9_reg;
                p_load54_reg_3892_pp0_iter11_reg <= p_load54_reg_3892_pp0_iter10_reg;
                p_load54_reg_3892_pp0_iter12_reg <= p_load54_reg_3892_pp0_iter11_reg;
                p_load54_reg_3892_pp0_iter13_reg <= p_load54_reg_3892_pp0_iter12_reg;
                p_load54_reg_3892_pp0_iter14_reg <= p_load54_reg_3892_pp0_iter13_reg;
                p_load54_reg_3892_pp0_iter15_reg <= p_load54_reg_3892_pp0_iter14_reg;
                p_load54_reg_3892_pp0_iter16_reg <= p_load54_reg_3892_pp0_iter15_reg;
                p_load54_reg_3892_pp0_iter17_reg <= p_load54_reg_3892_pp0_iter16_reg;
                p_load54_reg_3892_pp0_iter4_reg <= p_load54_reg_3892;
                p_load54_reg_3892_pp0_iter5_reg <= p_load54_reg_3892_pp0_iter4_reg;
                p_load54_reg_3892_pp0_iter6_reg <= p_load54_reg_3892_pp0_iter5_reg;
                p_load54_reg_3892_pp0_iter7_reg <= p_load54_reg_3892_pp0_iter6_reg;
                p_load54_reg_3892_pp0_iter8_reg <= p_load54_reg_3892_pp0_iter7_reg;
                p_load54_reg_3892_pp0_iter9_reg <= p_load54_reg_3892_pp0_iter8_reg;
                p_load55_reg_3887_pp0_iter10_reg <= p_load55_reg_3887_pp0_iter9_reg;
                p_load55_reg_3887_pp0_iter11_reg <= p_load55_reg_3887_pp0_iter10_reg;
                p_load55_reg_3887_pp0_iter12_reg <= p_load55_reg_3887_pp0_iter11_reg;
                p_load55_reg_3887_pp0_iter13_reg <= p_load55_reg_3887_pp0_iter12_reg;
                p_load55_reg_3887_pp0_iter14_reg <= p_load55_reg_3887_pp0_iter13_reg;
                p_load55_reg_3887_pp0_iter15_reg <= p_load55_reg_3887_pp0_iter14_reg;
                p_load55_reg_3887_pp0_iter16_reg <= p_load55_reg_3887_pp0_iter15_reg;
                p_load55_reg_3887_pp0_iter17_reg <= p_load55_reg_3887_pp0_iter16_reg;
                p_load55_reg_3887_pp0_iter4_reg <= p_load55_reg_3887;
                p_load55_reg_3887_pp0_iter5_reg <= p_load55_reg_3887_pp0_iter4_reg;
                p_load55_reg_3887_pp0_iter6_reg <= p_load55_reg_3887_pp0_iter5_reg;
                p_load55_reg_3887_pp0_iter7_reg <= p_load55_reg_3887_pp0_iter6_reg;
                p_load55_reg_3887_pp0_iter8_reg <= p_load55_reg_3887_pp0_iter7_reg;
                p_load55_reg_3887_pp0_iter9_reg <= p_load55_reg_3887_pp0_iter8_reg;
                p_load56_reg_3882_pp0_iter10_reg <= p_load56_reg_3882_pp0_iter9_reg;
                p_load56_reg_3882_pp0_iter11_reg <= p_load56_reg_3882_pp0_iter10_reg;
                p_load56_reg_3882_pp0_iter12_reg <= p_load56_reg_3882_pp0_iter11_reg;
                p_load56_reg_3882_pp0_iter13_reg <= p_load56_reg_3882_pp0_iter12_reg;
                p_load56_reg_3882_pp0_iter14_reg <= p_load56_reg_3882_pp0_iter13_reg;
                p_load56_reg_3882_pp0_iter15_reg <= p_load56_reg_3882_pp0_iter14_reg;
                p_load56_reg_3882_pp0_iter16_reg <= p_load56_reg_3882_pp0_iter15_reg;
                p_load56_reg_3882_pp0_iter17_reg <= p_load56_reg_3882_pp0_iter16_reg;
                p_load56_reg_3882_pp0_iter4_reg <= p_load56_reg_3882;
                p_load56_reg_3882_pp0_iter5_reg <= p_load56_reg_3882_pp0_iter4_reg;
                p_load56_reg_3882_pp0_iter6_reg <= p_load56_reg_3882_pp0_iter5_reg;
                p_load56_reg_3882_pp0_iter7_reg <= p_load56_reg_3882_pp0_iter6_reg;
                p_load56_reg_3882_pp0_iter8_reg <= p_load56_reg_3882_pp0_iter7_reg;
                p_load56_reg_3882_pp0_iter9_reg <= p_load56_reg_3882_pp0_iter8_reg;
                p_load57_reg_3877_pp0_iter10_reg <= p_load57_reg_3877_pp0_iter9_reg;
                p_load57_reg_3877_pp0_iter11_reg <= p_load57_reg_3877_pp0_iter10_reg;
                p_load57_reg_3877_pp0_iter12_reg <= p_load57_reg_3877_pp0_iter11_reg;
                p_load57_reg_3877_pp0_iter13_reg <= p_load57_reg_3877_pp0_iter12_reg;
                p_load57_reg_3877_pp0_iter14_reg <= p_load57_reg_3877_pp0_iter13_reg;
                p_load57_reg_3877_pp0_iter15_reg <= p_load57_reg_3877_pp0_iter14_reg;
                p_load57_reg_3877_pp0_iter16_reg <= p_load57_reg_3877_pp0_iter15_reg;
                p_load57_reg_3877_pp0_iter17_reg <= p_load57_reg_3877_pp0_iter16_reg;
                p_load57_reg_3877_pp0_iter4_reg <= p_load57_reg_3877;
                p_load57_reg_3877_pp0_iter5_reg <= p_load57_reg_3877_pp0_iter4_reg;
                p_load57_reg_3877_pp0_iter6_reg <= p_load57_reg_3877_pp0_iter5_reg;
                p_load57_reg_3877_pp0_iter7_reg <= p_load57_reg_3877_pp0_iter6_reg;
                p_load57_reg_3877_pp0_iter8_reg <= p_load57_reg_3877_pp0_iter7_reg;
                p_load57_reg_3877_pp0_iter9_reg <= p_load57_reg_3877_pp0_iter8_reg;
                p_load58_reg_3872_pp0_iter10_reg <= p_load58_reg_3872_pp0_iter9_reg;
                p_load58_reg_3872_pp0_iter11_reg <= p_load58_reg_3872_pp0_iter10_reg;
                p_load58_reg_3872_pp0_iter12_reg <= p_load58_reg_3872_pp0_iter11_reg;
                p_load58_reg_3872_pp0_iter13_reg <= p_load58_reg_3872_pp0_iter12_reg;
                p_load58_reg_3872_pp0_iter14_reg <= p_load58_reg_3872_pp0_iter13_reg;
                p_load58_reg_3872_pp0_iter15_reg <= p_load58_reg_3872_pp0_iter14_reg;
                p_load58_reg_3872_pp0_iter16_reg <= p_load58_reg_3872_pp0_iter15_reg;
                p_load58_reg_3872_pp0_iter17_reg <= p_load58_reg_3872_pp0_iter16_reg;
                p_load58_reg_3872_pp0_iter4_reg <= p_load58_reg_3872;
                p_load58_reg_3872_pp0_iter5_reg <= p_load58_reg_3872_pp0_iter4_reg;
                p_load58_reg_3872_pp0_iter6_reg <= p_load58_reg_3872_pp0_iter5_reg;
                p_load58_reg_3872_pp0_iter7_reg <= p_load58_reg_3872_pp0_iter6_reg;
                p_load58_reg_3872_pp0_iter8_reg <= p_load58_reg_3872_pp0_iter7_reg;
                p_load58_reg_3872_pp0_iter9_reg <= p_load58_reg_3872_pp0_iter8_reg;
                p_load59_reg_3867_pp0_iter10_reg <= p_load59_reg_3867_pp0_iter9_reg;
                p_load59_reg_3867_pp0_iter11_reg <= p_load59_reg_3867_pp0_iter10_reg;
                p_load59_reg_3867_pp0_iter12_reg <= p_load59_reg_3867_pp0_iter11_reg;
                p_load59_reg_3867_pp0_iter13_reg <= p_load59_reg_3867_pp0_iter12_reg;
                p_load59_reg_3867_pp0_iter14_reg <= p_load59_reg_3867_pp0_iter13_reg;
                p_load59_reg_3867_pp0_iter15_reg <= p_load59_reg_3867_pp0_iter14_reg;
                p_load59_reg_3867_pp0_iter16_reg <= p_load59_reg_3867_pp0_iter15_reg;
                p_load59_reg_3867_pp0_iter17_reg <= p_load59_reg_3867_pp0_iter16_reg;
                p_load59_reg_3867_pp0_iter4_reg <= p_load59_reg_3867;
                p_load59_reg_3867_pp0_iter5_reg <= p_load59_reg_3867_pp0_iter4_reg;
                p_load59_reg_3867_pp0_iter6_reg <= p_load59_reg_3867_pp0_iter5_reg;
                p_load59_reg_3867_pp0_iter7_reg <= p_load59_reg_3867_pp0_iter6_reg;
                p_load59_reg_3867_pp0_iter8_reg <= p_load59_reg_3867_pp0_iter7_reg;
                p_load59_reg_3867_pp0_iter9_reg <= p_load59_reg_3867_pp0_iter8_reg;
                p_load60_reg_3862_pp0_iter10_reg <= p_load60_reg_3862_pp0_iter9_reg;
                p_load60_reg_3862_pp0_iter11_reg <= p_load60_reg_3862_pp0_iter10_reg;
                p_load60_reg_3862_pp0_iter12_reg <= p_load60_reg_3862_pp0_iter11_reg;
                p_load60_reg_3862_pp0_iter13_reg <= p_load60_reg_3862_pp0_iter12_reg;
                p_load60_reg_3862_pp0_iter14_reg <= p_load60_reg_3862_pp0_iter13_reg;
                p_load60_reg_3862_pp0_iter15_reg <= p_load60_reg_3862_pp0_iter14_reg;
                p_load60_reg_3862_pp0_iter16_reg <= p_load60_reg_3862_pp0_iter15_reg;
                p_load60_reg_3862_pp0_iter17_reg <= p_load60_reg_3862_pp0_iter16_reg;
                p_load60_reg_3862_pp0_iter4_reg <= p_load60_reg_3862;
                p_load60_reg_3862_pp0_iter5_reg <= p_load60_reg_3862_pp0_iter4_reg;
                p_load60_reg_3862_pp0_iter6_reg <= p_load60_reg_3862_pp0_iter5_reg;
                p_load60_reg_3862_pp0_iter7_reg <= p_load60_reg_3862_pp0_iter6_reg;
                p_load60_reg_3862_pp0_iter8_reg <= p_load60_reg_3862_pp0_iter7_reg;
                p_load60_reg_3862_pp0_iter9_reg <= p_load60_reg_3862_pp0_iter8_reg;
                p_load61_reg_3857_pp0_iter10_reg <= p_load61_reg_3857_pp0_iter9_reg;
                p_load61_reg_3857_pp0_iter11_reg <= p_load61_reg_3857_pp0_iter10_reg;
                p_load61_reg_3857_pp0_iter12_reg <= p_load61_reg_3857_pp0_iter11_reg;
                p_load61_reg_3857_pp0_iter13_reg <= p_load61_reg_3857_pp0_iter12_reg;
                p_load61_reg_3857_pp0_iter14_reg <= p_load61_reg_3857_pp0_iter13_reg;
                p_load61_reg_3857_pp0_iter15_reg <= p_load61_reg_3857_pp0_iter14_reg;
                p_load61_reg_3857_pp0_iter16_reg <= p_load61_reg_3857_pp0_iter15_reg;
                p_load61_reg_3857_pp0_iter17_reg <= p_load61_reg_3857_pp0_iter16_reg;
                p_load61_reg_3857_pp0_iter4_reg <= p_load61_reg_3857;
                p_load61_reg_3857_pp0_iter5_reg <= p_load61_reg_3857_pp0_iter4_reg;
                p_load61_reg_3857_pp0_iter6_reg <= p_load61_reg_3857_pp0_iter5_reg;
                p_load61_reg_3857_pp0_iter7_reg <= p_load61_reg_3857_pp0_iter6_reg;
                p_load61_reg_3857_pp0_iter8_reg <= p_load61_reg_3857_pp0_iter7_reg;
                p_load61_reg_3857_pp0_iter9_reg <= p_load61_reg_3857_pp0_iter8_reg;
                p_load62_reg_3852_pp0_iter10_reg <= p_load62_reg_3852_pp0_iter9_reg;
                p_load62_reg_3852_pp0_iter11_reg <= p_load62_reg_3852_pp0_iter10_reg;
                p_load62_reg_3852_pp0_iter12_reg <= p_load62_reg_3852_pp0_iter11_reg;
                p_load62_reg_3852_pp0_iter13_reg <= p_load62_reg_3852_pp0_iter12_reg;
                p_load62_reg_3852_pp0_iter14_reg <= p_load62_reg_3852_pp0_iter13_reg;
                p_load62_reg_3852_pp0_iter15_reg <= p_load62_reg_3852_pp0_iter14_reg;
                p_load62_reg_3852_pp0_iter16_reg <= p_load62_reg_3852_pp0_iter15_reg;
                p_load62_reg_3852_pp0_iter17_reg <= p_load62_reg_3852_pp0_iter16_reg;
                p_load62_reg_3852_pp0_iter4_reg <= p_load62_reg_3852;
                p_load62_reg_3852_pp0_iter5_reg <= p_load62_reg_3852_pp0_iter4_reg;
                p_load62_reg_3852_pp0_iter6_reg <= p_load62_reg_3852_pp0_iter5_reg;
                p_load62_reg_3852_pp0_iter7_reg <= p_load62_reg_3852_pp0_iter6_reg;
                p_load62_reg_3852_pp0_iter8_reg <= p_load62_reg_3852_pp0_iter7_reg;
                p_load62_reg_3852_pp0_iter9_reg <= p_load62_reg_3852_pp0_iter8_reg;
                p_load63_reg_3847_pp0_iter10_reg <= p_load63_reg_3847_pp0_iter9_reg;
                p_load63_reg_3847_pp0_iter11_reg <= p_load63_reg_3847_pp0_iter10_reg;
                p_load63_reg_3847_pp0_iter12_reg <= p_load63_reg_3847_pp0_iter11_reg;
                p_load63_reg_3847_pp0_iter13_reg <= p_load63_reg_3847_pp0_iter12_reg;
                p_load63_reg_3847_pp0_iter14_reg <= p_load63_reg_3847_pp0_iter13_reg;
                p_load63_reg_3847_pp0_iter15_reg <= p_load63_reg_3847_pp0_iter14_reg;
                p_load63_reg_3847_pp0_iter16_reg <= p_load63_reg_3847_pp0_iter15_reg;
                p_load63_reg_3847_pp0_iter17_reg <= p_load63_reg_3847_pp0_iter16_reg;
                p_load63_reg_3847_pp0_iter4_reg <= p_load63_reg_3847;
                p_load63_reg_3847_pp0_iter5_reg <= p_load63_reg_3847_pp0_iter4_reg;
                p_load63_reg_3847_pp0_iter6_reg <= p_load63_reg_3847_pp0_iter5_reg;
                p_load63_reg_3847_pp0_iter7_reg <= p_load63_reg_3847_pp0_iter6_reg;
                p_load63_reg_3847_pp0_iter8_reg <= p_load63_reg_3847_pp0_iter7_reg;
                p_load63_reg_3847_pp0_iter9_reg <= p_load63_reg_3847_pp0_iter8_reg;
                p_load64_reg_3842_pp0_iter10_reg <= p_load64_reg_3842_pp0_iter9_reg;
                p_load64_reg_3842_pp0_iter11_reg <= p_load64_reg_3842_pp0_iter10_reg;
                p_load64_reg_3842_pp0_iter12_reg <= p_load64_reg_3842_pp0_iter11_reg;
                p_load64_reg_3842_pp0_iter13_reg <= p_load64_reg_3842_pp0_iter12_reg;
                p_load64_reg_3842_pp0_iter14_reg <= p_load64_reg_3842_pp0_iter13_reg;
                p_load64_reg_3842_pp0_iter15_reg <= p_load64_reg_3842_pp0_iter14_reg;
                p_load64_reg_3842_pp0_iter16_reg <= p_load64_reg_3842_pp0_iter15_reg;
                p_load64_reg_3842_pp0_iter17_reg <= p_load64_reg_3842_pp0_iter16_reg;
                p_load64_reg_3842_pp0_iter4_reg <= p_load64_reg_3842;
                p_load64_reg_3842_pp0_iter5_reg <= p_load64_reg_3842_pp0_iter4_reg;
                p_load64_reg_3842_pp0_iter6_reg <= p_load64_reg_3842_pp0_iter5_reg;
                p_load64_reg_3842_pp0_iter7_reg <= p_load64_reg_3842_pp0_iter6_reg;
                p_load64_reg_3842_pp0_iter8_reg <= p_load64_reg_3842_pp0_iter7_reg;
                p_load64_reg_3842_pp0_iter9_reg <= p_load64_reg_3842_pp0_iter8_reg;
                p_load65_reg_3788_pp0_iter10_reg <= p_load65_reg_3788_pp0_iter9_reg;
                p_load65_reg_3788_pp0_iter11_reg <= p_load65_reg_3788_pp0_iter10_reg;
                p_load65_reg_3788_pp0_iter12_reg <= p_load65_reg_3788_pp0_iter11_reg;
                p_load65_reg_3788_pp0_iter13_reg <= p_load65_reg_3788_pp0_iter12_reg;
                p_load65_reg_3788_pp0_iter14_reg <= p_load65_reg_3788_pp0_iter13_reg;
                p_load65_reg_3788_pp0_iter15_reg <= p_load65_reg_3788_pp0_iter14_reg;
                p_load65_reg_3788_pp0_iter16_reg <= p_load65_reg_3788_pp0_iter15_reg;
                p_load65_reg_3788_pp0_iter17_reg <= p_load65_reg_3788_pp0_iter16_reg;
                p_load65_reg_3788_pp0_iter3_reg <= p_load65_reg_3788;
                p_load65_reg_3788_pp0_iter4_reg <= p_load65_reg_3788_pp0_iter3_reg;
                p_load65_reg_3788_pp0_iter5_reg <= p_load65_reg_3788_pp0_iter4_reg;
                p_load65_reg_3788_pp0_iter6_reg <= p_load65_reg_3788_pp0_iter5_reg;
                p_load65_reg_3788_pp0_iter7_reg <= p_load65_reg_3788_pp0_iter6_reg;
                p_load65_reg_3788_pp0_iter8_reg <= p_load65_reg_3788_pp0_iter7_reg;
                p_load65_reg_3788_pp0_iter9_reg <= p_load65_reg_3788_pp0_iter8_reg;
                p_load67_reg_3837_pp0_iter10_reg <= p_load67_reg_3837_pp0_iter9_reg;
                p_load67_reg_3837_pp0_iter11_reg <= p_load67_reg_3837_pp0_iter10_reg;
                p_load67_reg_3837_pp0_iter12_reg <= p_load67_reg_3837_pp0_iter11_reg;
                p_load67_reg_3837_pp0_iter13_reg <= p_load67_reg_3837_pp0_iter12_reg;
                p_load67_reg_3837_pp0_iter14_reg <= p_load67_reg_3837_pp0_iter13_reg;
                p_load67_reg_3837_pp0_iter15_reg <= p_load67_reg_3837_pp0_iter14_reg;
                p_load67_reg_3837_pp0_iter16_reg <= p_load67_reg_3837_pp0_iter15_reg;
                p_load67_reg_3837_pp0_iter17_reg <= p_load67_reg_3837_pp0_iter16_reg;
                p_load67_reg_3837_pp0_iter4_reg <= p_load67_reg_3837;
                p_load67_reg_3837_pp0_iter5_reg <= p_load67_reg_3837_pp0_iter4_reg;
                p_load67_reg_3837_pp0_iter6_reg <= p_load67_reg_3837_pp0_iter5_reg;
                p_load67_reg_3837_pp0_iter7_reg <= p_load67_reg_3837_pp0_iter6_reg;
                p_load67_reg_3837_pp0_iter8_reg <= p_load67_reg_3837_pp0_iter7_reg;
                p_load67_reg_3837_pp0_iter9_reg <= p_load67_reg_3837_pp0_iter8_reg;
                p_load69_reg_3781_pp0_iter10_reg <= p_load69_reg_3781_pp0_iter9_reg;
                p_load69_reg_3781_pp0_iter11_reg <= p_load69_reg_3781_pp0_iter10_reg;
                p_load69_reg_3781_pp0_iter12_reg <= p_load69_reg_3781_pp0_iter11_reg;
                p_load69_reg_3781_pp0_iter13_reg <= p_load69_reg_3781_pp0_iter12_reg;
                p_load69_reg_3781_pp0_iter14_reg <= p_load69_reg_3781_pp0_iter13_reg;
                p_load69_reg_3781_pp0_iter15_reg <= p_load69_reg_3781_pp0_iter14_reg;
                p_load69_reg_3781_pp0_iter16_reg <= p_load69_reg_3781_pp0_iter15_reg;
                p_load69_reg_3781_pp0_iter17_reg <= p_load69_reg_3781_pp0_iter16_reg;
                p_load69_reg_3781_pp0_iter3_reg <= p_load69_reg_3781;
                p_load69_reg_3781_pp0_iter4_reg <= p_load69_reg_3781_pp0_iter3_reg;
                p_load69_reg_3781_pp0_iter5_reg <= p_load69_reg_3781_pp0_iter4_reg;
                p_load69_reg_3781_pp0_iter6_reg <= p_load69_reg_3781_pp0_iter5_reg;
                p_load69_reg_3781_pp0_iter7_reg <= p_load69_reg_3781_pp0_iter6_reg;
                p_load69_reg_3781_pp0_iter8_reg <= p_load69_reg_3781_pp0_iter7_reg;
                p_load69_reg_3781_pp0_iter9_reg <= p_load69_reg_3781_pp0_iter8_reg;
                p_load71_reg_3832_pp0_iter10_reg <= p_load71_reg_3832_pp0_iter9_reg;
                p_load71_reg_3832_pp0_iter11_reg <= p_load71_reg_3832_pp0_iter10_reg;
                p_load71_reg_3832_pp0_iter12_reg <= p_load71_reg_3832_pp0_iter11_reg;
                p_load71_reg_3832_pp0_iter13_reg <= p_load71_reg_3832_pp0_iter12_reg;
                p_load71_reg_3832_pp0_iter14_reg <= p_load71_reg_3832_pp0_iter13_reg;
                p_load71_reg_3832_pp0_iter15_reg <= p_load71_reg_3832_pp0_iter14_reg;
                p_load71_reg_3832_pp0_iter16_reg <= p_load71_reg_3832_pp0_iter15_reg;
                p_load71_reg_3832_pp0_iter17_reg <= p_load71_reg_3832_pp0_iter16_reg;
                p_load71_reg_3832_pp0_iter4_reg <= p_load71_reg_3832;
                p_load71_reg_3832_pp0_iter5_reg <= p_load71_reg_3832_pp0_iter4_reg;
                p_load71_reg_3832_pp0_iter6_reg <= p_load71_reg_3832_pp0_iter5_reg;
                p_load71_reg_3832_pp0_iter7_reg <= p_load71_reg_3832_pp0_iter6_reg;
                p_load71_reg_3832_pp0_iter8_reg <= p_load71_reg_3832_pp0_iter7_reg;
                p_load71_reg_3832_pp0_iter9_reg <= p_load71_reg_3832_pp0_iter8_reg;
                p_load73_reg_3774_pp0_iter10_reg <= p_load73_reg_3774_pp0_iter9_reg;
                p_load73_reg_3774_pp0_iter11_reg <= p_load73_reg_3774_pp0_iter10_reg;
                p_load73_reg_3774_pp0_iter12_reg <= p_load73_reg_3774_pp0_iter11_reg;
                p_load73_reg_3774_pp0_iter13_reg <= p_load73_reg_3774_pp0_iter12_reg;
                p_load73_reg_3774_pp0_iter14_reg <= p_load73_reg_3774_pp0_iter13_reg;
                p_load73_reg_3774_pp0_iter15_reg <= p_load73_reg_3774_pp0_iter14_reg;
                p_load73_reg_3774_pp0_iter16_reg <= p_load73_reg_3774_pp0_iter15_reg;
                p_load73_reg_3774_pp0_iter17_reg <= p_load73_reg_3774_pp0_iter16_reg;
                p_load73_reg_3774_pp0_iter3_reg <= p_load73_reg_3774;
                p_load73_reg_3774_pp0_iter4_reg <= p_load73_reg_3774_pp0_iter3_reg;
                p_load73_reg_3774_pp0_iter5_reg <= p_load73_reg_3774_pp0_iter4_reg;
                p_load73_reg_3774_pp0_iter6_reg <= p_load73_reg_3774_pp0_iter5_reg;
                p_load73_reg_3774_pp0_iter7_reg <= p_load73_reg_3774_pp0_iter6_reg;
                p_load73_reg_3774_pp0_iter8_reg <= p_load73_reg_3774_pp0_iter7_reg;
                p_load73_reg_3774_pp0_iter9_reg <= p_load73_reg_3774_pp0_iter8_reg;
                p_load_reg_3912_pp0_iter10_reg <= p_load_reg_3912_pp0_iter9_reg;
                p_load_reg_3912_pp0_iter11_reg <= p_load_reg_3912_pp0_iter10_reg;
                p_load_reg_3912_pp0_iter12_reg <= p_load_reg_3912_pp0_iter11_reg;
                p_load_reg_3912_pp0_iter13_reg <= p_load_reg_3912_pp0_iter12_reg;
                p_load_reg_3912_pp0_iter14_reg <= p_load_reg_3912_pp0_iter13_reg;
                p_load_reg_3912_pp0_iter15_reg <= p_load_reg_3912_pp0_iter14_reg;
                p_load_reg_3912_pp0_iter16_reg <= p_load_reg_3912_pp0_iter15_reg;
                p_load_reg_3912_pp0_iter17_reg <= p_load_reg_3912_pp0_iter16_reg;
                p_load_reg_3912_pp0_iter4_reg <= p_load_reg_3912;
                p_load_reg_3912_pp0_iter5_reg <= p_load_reg_3912_pp0_iter4_reg;
                p_load_reg_3912_pp0_iter6_reg <= p_load_reg_3912_pp0_iter5_reg;
                p_load_reg_3912_pp0_iter7_reg <= p_load_reg_3912_pp0_iter6_reg;
                p_load_reg_3912_pp0_iter8_reg <= p_load_reg_3912_pp0_iter7_reg;
                p_load_reg_3912_pp0_iter9_reg <= p_load_reg_3912_pp0_iter8_reg;
                select_ln510_reg_4433 <= select_ln510_fu_3365_p3;
                sext_ln465_1_reg_4011 <= sext_ln465_1_fu_1745_p1;
                sext_ln465_1_reg_4011_pp0_iter5_reg <= sext_ln465_1_reg_4011;
                sext_ln465_2_reg_4016 <= sext_ln465_2_fu_1748_p1;
                sext_ln465_2_reg_4016_pp0_iter5_reg <= sext_ln465_2_reg_4016;
                sext_ln465_3_reg_4021 <= sext_ln465_3_fu_1751_p1;
                sext_ln465_3_reg_4021_pp0_iter5_reg <= sext_ln465_3_reg_4021;
                sext_ln465_reg_4005 <= sext_ln465_fu_1742_p1;
                sext_ln465_reg_4005_pp0_iter5_reg <= sext_ln465_reg_4005;
                sext_ln466_1_reg_4038 <= sext_ln466_1_fu_1783_p1;
                sext_ln466_2_reg_4044 <= sext_ln466_2_fu_1786_p1;
                sext_ln466_3_reg_4050 <= sext_ln466_3_fu_1789_p1;
                sext_ln466_reg_4033 <= sext_ln466_fu_1780_p1;
                sext_ln467_1_reg_4065 <= sext_ln467_1_fu_1821_p1;
                sext_ln467_reg_4060 <= sext_ln467_fu_1818_p1;
                sext_ln468_1_reg_4080 <= sext_ln468_1_fu_1844_p1;
                sext_ln468_1_reg_4080_pp0_iter5_reg <= sext_ln468_1_reg_4080;
                sext_ln468_reg_4075 <= sext_ln468_fu_1840_p1;
                sext_ln468_reg_4075_pp0_iter5_reg <= sext_ln468_reg_4075;
                sub_ln477_1_reg_4178 <= sub_ln477_1_fu_2263_p2;
                sub_ln477_2_reg_4189 <= sub_ln477_2_fu_2272_p2;
                sub_ln477_3_reg_4200 <= sub_ln477_3_fu_2281_p2;
                sub_ln477_reg_4167 <= sub_ln477_fu_2254_p2;
                sub_ln478_1_reg_4222 <= sub_ln478_1_fu_2299_p2;
                sub_ln478_2_reg_4233 <= sub_ln478_2_fu_2308_p2;
                sub_ln478_3_reg_4244 <= sub_ln478_3_fu_2317_p2;
                sub_ln478_reg_4211 <= sub_ln478_fu_2290_p2;
                sub_ln504_1_reg_4428 <= sub_ln504_1_fu_3259_p2;
                tmp_26_reg_4091 <= ave_fu_1774_p2(11 downto 11);
                tmp_27_reg_4101 <= ave_1_fu_1812_p2(11 downto 11);
                tmp_28_reg_4116 <= ave_2_fu_1834_p2(11 downto 11);
                tmp_29_reg_4131 <= ave_3_fu_1868_p2(11 downto 11);
                tmp_53_reg_3742_pp0_iter10_reg <= tmp_53_reg_3742_pp0_iter9_reg;
                tmp_53_reg_3742_pp0_iter11_reg <= tmp_53_reg_3742_pp0_iter10_reg;
                tmp_53_reg_3742_pp0_iter12_reg <= tmp_53_reg_3742_pp0_iter11_reg;
                tmp_53_reg_3742_pp0_iter13_reg <= tmp_53_reg_3742_pp0_iter12_reg;
                tmp_53_reg_3742_pp0_iter14_reg <= tmp_53_reg_3742_pp0_iter13_reg;
                tmp_53_reg_3742_pp0_iter15_reg <= tmp_53_reg_3742_pp0_iter14_reg;
                tmp_53_reg_3742_pp0_iter16_reg <= tmp_53_reg_3742_pp0_iter15_reg;
                tmp_53_reg_3742_pp0_iter17_reg <= tmp_53_reg_3742_pp0_iter16_reg;
                tmp_53_reg_3742_pp0_iter18_reg <= tmp_53_reg_3742_pp0_iter17_reg;
                tmp_53_reg_3742_pp0_iter2_reg <= tmp_53_reg_3742_pp0_iter1_reg;
                tmp_53_reg_3742_pp0_iter3_reg <= tmp_53_reg_3742_pp0_iter2_reg;
                tmp_53_reg_3742_pp0_iter4_reg <= tmp_53_reg_3742_pp0_iter3_reg;
                tmp_53_reg_3742_pp0_iter5_reg <= tmp_53_reg_3742_pp0_iter4_reg;
                tmp_53_reg_3742_pp0_iter6_reg <= tmp_53_reg_3742_pp0_iter5_reg;
                tmp_53_reg_3742_pp0_iter7_reg <= tmp_53_reg_3742_pp0_iter6_reg;
                tmp_53_reg_3742_pp0_iter8_reg <= tmp_53_reg_3742_pp0_iter7_reg;
                tmp_53_reg_3742_pp0_iter9_reg <= tmp_53_reg_3742_pp0_iter8_reg;
                trunc_ln472_2_reg_4096 <= ave_fu_1774_p2(11 downto 2);
                trunc_ln472_3_reg_4136 <= ave_3_fu_1868_p2(11 downto 2);
                trunc_ln472_4_reg_4106 <= sub_ln472_2_fu_1900_p2(11 downto 2);
                trunc_ln472_5_reg_4111 <= ave_1_fu_1812_p2(11 downto 2);
                trunc_ln472_7_reg_4121 <= sub_ln472_4_fu_1934_p2(11 downto 2);
                trunc_ln472_8_reg_4126 <= ave_2_fu_1834_p2(11 downto 2);
                trunc_ln61_12_reg_4172 <= trunc_ln61_12_fu_2259_p1;
                trunc_ln61_13_reg_4183 <= trunc_ln61_13_fu_2268_p1;
                trunc_ln61_14_reg_4194 <= trunc_ln61_14_fu_2277_p1;
                trunc_ln61_15_reg_4205 <= trunc_ln61_15_fu_2286_p1;
                trunc_ln61_16_reg_4216 <= trunc_ln61_16_fu_2295_p1;
                trunc_ln61_17_reg_4227 <= trunc_ln61_17_fu_2304_p1;
                trunc_ln61_18_reg_4238 <= trunc_ln61_18_fu_2313_p1;
                trunc_ln61_19_reg_4249 <= trunc_ln61_19_fu_2322_p1;
                var_1_reg_4265 <= add_ln477_2_fu_2586_p2(11 downto 1);
                var_2_reg_4270 <= add_ln478_2_fu_2714_p2(11 downto 1);
                var_quant_3_reg_4305 <= add_ln492_5_fu_3003_p2(10 downto 1);
                var_quant_reg_4290 <= add_ln492_1_fu_2944_p2(10 downto 1);
                w_3_reg_4315 <= DIV1_TABLE_q3(9 downto 2);
                w_3_reg_4315_pp0_iter10_reg <= w_3_reg_4315_pp0_iter9_reg;
                w_3_reg_4315_pp0_iter11_reg <= w_3_reg_4315_pp0_iter10_reg;
                w_3_reg_4315_pp0_iter9_reg <= w_3_reg_4315;
                w_5_reg_4321 <= DIV1_TABLE_q2(9 downto 2);
                w_5_reg_4321_pp0_iter10_reg <= w_5_reg_4321_pp0_iter9_reg;
                w_5_reg_4321_pp0_iter11_reg <= w_5_reg_4321_pp0_iter10_reg;
                w_5_reg_4321_pp0_iter9_reg <= w_5_reg_4321;
                w_7_reg_4337 <= DIV1_TABLE_q0(9 downto 1);
                w_7_reg_4337_pp0_iter10_reg <= w_7_reg_4337;
                w_7_reg_4337_pp0_iter11_reg <= w_7_reg_4337_pp0_iter10_reg;
                w_8_reg_4332 <= DIV1_TABLE_q1(9 downto 1);
                w_8_reg_4332_pp0_iter10_reg <= w_8_reg_4332;
                w_8_reg_4332_pp0_iter11_reg <= w_8_reg_4332_pp0_iter10_reg;
                    zext_ln450_1_reg_3917(7 downto 0) <= zext_ln450_1_fu_1295_p1(7 downto 0);
                    zext_ln450_3_reg_3922(7 downto 0) <= zext_ln450_3_fu_1303_p1(7 downto 0);
                    zext_ln452_1_reg_3940(7 downto 0) <= zext_ln452_1_fu_1371_p1(7 downto 0);
                    zext_ln455_2_reg_3960(7 downto 0) <= zext_ln455_2_fu_1467_p1(7 downto 0);
                    zext_ln458_1_reg_3980(7 downto 0) <= zext_ln458_1_fu_1543_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                LineBufVal_5_reg_3805 <= linebuf_yuv_1_q1;
                LineBufVal_6_reg_3814 <= linebuf_yuv_2_q1;
                LineBufVal_7_reg_3824 <= linebuf_yuv_3_q1;
                LineBufVal_reg_3795 <= linebuf_yuv_q0;
                p_load65_reg_3788 <= empty_130_fu_248;
                p_load69_reg_3781 <= empty_128_fu_240;
                p_load73_reg_3774 <= empty_126_fu_232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp147_reg_3711 <= cmp147_fu_964_p2;
                cmp147_reg_3711_pp0_iter1_reg <= cmp147_reg_3711;
                icmp_ln318_reg_3698 <= icmp_ln318_fu_936_p2;
                icmp_ln318_reg_3698_pp0_iter1_reg <= icmp_ln318_reg_3698;
                icmp_ln328_reg_3707 <= icmp_ln328_fu_958_p2;
                icmp_ln328_reg_3707_pp0_iter1_reg <= icmp_ln328_reg_3707;
                icmp_ln439_reg_3735 <= icmp_ln439_fu_980_p2;
                icmp_ln439_reg_3735_pp0_iter1_reg <= icmp_ln439_reg_3735;
                linebuf_yuv_1_addr_reg_3751 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);
                linebuf_yuv_2_addr_reg_3757 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);
                linebuf_yuv_3_addr_reg_3763 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);
                tmp_53_reg_3742 <= or_ln585_fu_986_p2(16 downto 16);
                tmp_53_reg_3742_pp0_iter1_reg <= tmp_53_reg_3742;
                x_11_reg_3702 <= x_11_fu_942_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_0_0_03845_44964_ph_reg_632 <= ap_phi_reg_pp0_iter0_p_0_0_03845_44964_ph_reg_632;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_load51_reg_3907 <= empty_144_fu_304;
                p_load52_reg_3902 <= empty_143_fu_300;
                p_load53_reg_3897 <= empty_142_fu_296;
                p_load54_reg_3892 <= empty_141_fu_292;
                p_load55_reg_3887 <= empty_140_fu_288;
                p_load56_reg_3882 <= empty_139_fu_284;
                p_load57_reg_3877 <= empty_138_fu_280;
                p_load58_reg_3872 <= empty_137_fu_276;
                p_load59_reg_3867 <= empty_136_fu_272;
                p_load60_reg_3862 <= empty_135_fu_268;
                p_load61_reg_3857 <= empty_134_fu_264;
                p_load62_reg_3852 <= empty_133_fu_260;
                p_load63_reg_3847 <= empty_132_fu_256;
                p_load64_reg_3842 <= empty_131_fu_252;
                p_load67_reg_3837 <= empty_129_fu_244;
                p_load71_reg_3832 <= empty_127_fu_236;
                p_load_reg_3912 <= empty_145_fu_308;
            end if;
        end if;
    end process;
    zext_ln450_1_reg_3917(8) <= '0';
    zext_ln450_3_reg_3922(8) <= '0';
    zext_ln452_1_reg_3940(8) <= '0';
    zext_ln455_2_reg_3960(8) <= '0';
    zext_ln458_1_reg_3980(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DIV1_TABLE_address0 <= zext_ln493_3_fu_3043_p1(10 - 1 downto 0);
    DIV1_TABLE_address1 <= zext_ln493_fu_3019_p1(10 - 1 downto 0);
    DIV1_TABLE_address2 <= zext_ln493_2_fu_2998_p1(10 - 1 downto 0);
    DIV1_TABLE_address3 <= zext_ln493_1_fu_2978_p1(10 - 1 downto 0);

    DIV1_TABLE_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce0_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce1_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce2_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce2_local <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce3_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce3_local <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce3_local <= ap_const_logic_0;
        end if; 
    end process;

    DIV2_TABLE_address0 <= zext_ln497_fu_3105_p1(12 - 1 downto 0);

    DIV2_TABLE_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV2_TABLE_ce0_local <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    K_10_fu_1736_p2 <= std_logic_vector(unsigned(zext_ln460_fu_1729_p1) - unsigned(zext_ln460_2_fu_1733_p1));
    K_11_fu_1613_p2 <= std_logic_vector(unsigned(zext_ln461_fu_1599_p1) - unsigned(zext_ln461_1_fu_1609_p1));
    K_1_fu_1353_p2 <= std_logic_vector(unsigned(zext_ln451_fu_1331_p1) - unsigned(zext_ln451_3_fu_1349_p1));
    K_2_fu_1385_p2 <= std_logic_vector(unsigned(sub_ln452_fu_1379_p2) - unsigned(zext_ln451_1_fu_1335_p1));
    K_3_fu_1413_p2 <= std_logic_vector(unsigned(zext_ln453_fu_1399_p1) - unsigned(zext_ln453_1_fu_1409_p1));
    K_4_fu_1445_p2 <= std_logic_vector(unsigned(sub_ln454_fu_1439_p2) - unsigned(zext_ln452_2_fu_1375_p1));
    K_5_fu_1481_p2 <= std_logic_vector(unsigned(zext_ln455_fu_1459_p1) - unsigned(zext_ln455_3_fu_1477_p1));
    K_6_fu_1505_p2 <= std_logic_vector(unsigned(sub_ln456_fu_1499_p2) - unsigned(zext_ln450_4_fu_1307_p1));
    K_7_fu_1537_p2 <= std_logic_vector(unsigned(zext_ln457_fu_1519_p1) - unsigned(zext_ln457_2_fu_1533_p1));
    K_8_fu_1715_p2 <= std_logic_vector(unsigned(zext_ln458_fu_1708_p1) - unsigned(zext_ln458_2_fu_1712_p1));
    K_9_fu_1575_p2 <= std_logic_vector(unsigned(zext_ln459_fu_1561_p1) - unsigned(zext_ln459_1_fu_1571_p1));
    K_fu_1317_p2 <= std_logic_vector(unsigned(sub_ln450_fu_1311_p2) - unsigned(zext_ln450_2_fu_1299_p1));
    PixBufVal_fu_1245_p3 <= 
        LineBufVal_reg_3795 when (cmp170(0) = '1') else 
        p_0_0_03845_44964_ph_reg_632;
    add_ln451_fu_1343_p2 <= std_logic_vector(unsigned(zext_ln451_2_fu_1339_p1) + unsigned(zext_ln450_1_fu_1295_p1));
    add_ln453_fu_1403_p2 <= std_logic_vector(unsigned(zext_ln452_1_fu_1371_p1) + unsigned(zext_ln450_3_fu_1303_p1));
    add_ln455_fu_1471_p2 <= std_logic_vector(unsigned(zext_ln454_1_fu_1431_p1) + unsigned(zext_ln455_2_fu_1467_p1));
    add_ln457_fu_1527_p2 <= std_logic_vector(unsigned(zext_ln455_2_fu_1467_p1) + unsigned(zext_ln457_1_fu_1523_p1));
    add_ln458_fu_1547_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1543_p1) + unsigned(zext_ln457_1_fu_1523_p1));
    add_ln459_fu_1565_p2 <= std_logic_vector(unsigned(zext_ln450_3_fu_1303_p1) + unsigned(zext_ln458_1_fu_1543_p1));
    add_ln460_fu_1585_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_1543_p1) + unsigned(zext_ln460_1_fu_1581_p1));
    add_ln461_fu_1603_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_1295_p1) + unsigned(zext_ln460_1_fu_1581_p1));
    add_ln465_1_fu_1764_p2 <= std_logic_vector(signed(sext_ln465_fu_1742_p1) + signed(sext_ln465_1_fu_1745_p1));
    add_ln465_fu_1754_p2 <= std_logic_vector(signed(sext_ln465_2_fu_1748_p1) + signed(sext_ln465_3_fu_1751_p1));
    add_ln466_1_fu_1802_p2 <= std_logic_vector(signed(sext_ln466_3_fu_1789_p1) + signed(sext_ln466_fu_1780_p1));
    add_ln466_fu_1792_p2 <= std_logic_vector(signed(sext_ln466_1_fu_1783_p1) + signed(sext_ln466_2_fu_1786_p1));
    add_ln467_fu_1824_p2 <= std_logic_vector(signed(sext_ln467_fu_1818_p1) + signed(sext_ln467_1_fu_1821_p1));
    add_ln468_1_fu_1858_p2 <= std_logic_vector(signed(sext_ln465_3_fu_1751_p1) + signed(sext_ln465_fu_1742_p1));
    add_ln468_fu_1848_p2 <= std_logic_vector(signed(sext_ln468_fu_1840_p1) + signed(sext_ln468_1_fu_1844_p1));
    add_ln476_1_fu_2468_p2 <= std_logic_vector(unsigned(zext_ln476_fu_2356_p1) + unsigned(zext_ln476_2_fu_2424_p1));
    add_ln476_2_fu_2893_p2 <= std_logic_vector(unsigned(zext_ln476_5_fu_2890_p1) + unsigned(zext_ln476_4_fu_2887_p1));
    add_ln476_fu_2462_p2 <= std_logic_vector(unsigned(zext_ln476_3_fu_2458_p1) + unsigned(zext_ln476_1_fu_2390_p1));
    add_ln477_1_fu_2576_p2 <= std_logic_vector(unsigned(zext_ln477_fu_2493_p1) + unsigned(zext_ln477_2_fu_2539_p1));
    add_ln477_2_fu_2586_p2 <= std_logic_vector(unsigned(zext_ln477_5_fu_2582_p1) + unsigned(zext_ln477_4_fu_2572_p1));
    add_ln477_fu_2566_p2 <= std_logic_vector(unsigned(zext_ln477_3_fu_2562_p1) + unsigned(zext_ln477_1_fu_2516_p1));
    add_ln478_1_fu_2704_p2 <= std_logic_vector(unsigned(zext_ln478_fu_2621_p1) + unsigned(zext_ln478_2_fu_2667_p1));
    add_ln478_2_fu_2714_p2 <= std_logic_vector(unsigned(zext_ln478_5_fu_2710_p1) + unsigned(zext_ln478_4_fu_2700_p1));
    add_ln478_fu_2694_p2 <= std_logic_vector(unsigned(zext_ln478_3_fu_2690_p1) + unsigned(zext_ln478_1_fu_2644_p1));
    add_ln479_1_fu_2872_p2 <= std_logic_vector(unsigned(zext_ln479_fu_2760_p1) + unsigned(zext_ln479_2_fu_2828_p1));
    add_ln479_2_fu_2915_p2 <= std_logic_vector(unsigned(zext_ln479_5_fu_2912_p1) + unsigned(zext_ln479_4_fu_2909_p1));
    add_ln479_fu_2866_p2 <= std_logic_vector(unsigned(zext_ln479_3_fu_2862_p1) + unsigned(zext_ln479_1_fu_2794_p1));
    add_ln483_fu_2046_p2 <= std_logic_vector(unsigned(zext_ln483_fu_2008_p1) + unsigned(zext_ln483_1_fu_2042_p1));
    add_ln484_fu_2130_p2 <= std_logic_vector(unsigned(zext_ln484_fu_2092_p1) + unsigned(zext_ln484_1_fu_2126_p1));
    add_ln492_1_fu_2944_p2 <= std_logic_vector(unsigned(zext_ln492_fu_2940_p1) + unsigned(var_fu_2899_p4));
    add_ln492_2_fu_2881_p2 <= std_logic_vector(unsigned(zext_ln484_2_fu_2878_p1) + unsigned(ap_const_lv9_1));
    add_ln492_3_fu_2963_p2 <= std_logic_vector(unsigned(zext_ln492_1_fu_2960_p1) + unsigned(var_1_reg_4265));
    add_ln492_4_fu_2983_p2 <= std_logic_vector(unsigned(zext_ln492_1_fu_2960_p1) + unsigned(var_2_reg_4270));
    add_ln492_5_fu_3003_p2 <= std_logic_vector(unsigned(zext_ln492_fu_2940_p1) + unsigned(var_3_fu_2921_p4));
    add_ln492_fu_2934_p2 <= std_logic_vector(unsigned(zext_ln483_2_fu_2931_p1) + unsigned(ap_const_lv9_1));
    add_ln495_1_fu_3087_p2 <= std_logic_vector(unsigned(zext_ln495_1_fu_3083_p1) + unsigned(zext_ln494_fu_3057_p1));
    add_ln495_fu_3077_p2 <= std_logic_vector(unsigned(zext_ln488_1_fu_3061_p1) + unsigned(zext_ln488_2_fu_3064_p1));
    add_ln504_2_fu_3230_p2 <= std_logic_vector(signed(sext_ln504_5_fu_3227_p1) + signed(sext_ln504_4_fu_3224_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;

    ap_block_state20_pp0_stage0_iter19_assign_proc : process(tmp_53_reg_3742_pp0_iter18_reg)
    begin
                ap_block_state20_pp0_stage0_iter19 <= ((ap_const_logic_1 = ap_const_logic_0) and (tmp_53_reg_3742_pp0_iter18_reg = ap_const_lv1_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op125_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_const_logic_1 = ap_const_logic_0) and (ap_predicate_op125_read_state2 = ap_const_boolean_1));
    end process;


    ap_condition_1225_assign_proc : process(cmp84_read_reg_3681, icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg)
    begin
                ap_condition_1225 <= ((cmp84_read_reg_3681 = ap_const_lv1_0) and (icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_3241_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707, cmp84, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3241 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_3267_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg)
    begin
                ap_condition_3267 <= ((icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_3270_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
                ap_condition_3270 <= ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln318_fu_936_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln318_fu_936_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_imgG_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_imgG_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(imgBayer_num_data_valid, ap_frp_data_req_imgBayer, ap_frp_data_req_imgBayer_op125)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not((unsigned(imgBayer_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgBayer) + unsigned(ap_frp_data_req_imgBayer_op125)))));
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_118_assign_proc : process(ap_predicate_op118_load_state2)
    begin
                ap_enable_operation_118 <= (ap_predicate_op118_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_120_assign_proc : process(ap_predicate_op120_load_state2)
    begin
                ap_enable_operation_120 <= (ap_predicate_op120_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_122_assign_proc : process(ap_predicate_op122_load_state2)
    begin
                ap_enable_operation_122 <= (ap_predicate_op122_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_124_assign_proc : process(ap_predicate_op124_load_state2)
    begin
                ap_enable_operation_124 <= (ap_predicate_op124_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_126_assign_proc : process(ap_predicate_op126_store_state2)
    begin
                ap_enable_operation_126 <= (ap_predicate_op126_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_131_assign_proc : process(ap_predicate_op131_load_state3)
    begin
                ap_enable_operation_131 <= (ap_predicate_op131_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_132_assign_proc : process(ap_predicate_op132_load_state3)
    begin
                ap_enable_operation_132 <= (ap_predicate_op132_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_133_assign_proc : process(ap_predicate_op133_load_state3)
    begin
                ap_enable_operation_133 <= (ap_predicate_op133_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_134_assign_proc : process(ap_predicate_op134_load_state3)
    begin
                ap_enable_operation_134 <= (ap_predicate_op134_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_184_assign_proc : process(ap_predicate_op184_store_state4)
    begin
                ap_enable_operation_184 <= (ap_predicate_op184_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_185_assign_proc : process(ap_predicate_op185_store_state4)
    begin
                ap_enable_operation_185 <= (ap_predicate_op185_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_186_assign_proc : process(ap_predicate_op186_store_state4)
    begin
                ap_enable_operation_186 <= (ap_predicate_op186_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(14) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(15) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(16) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(17) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(18) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(19) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter19 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_frp_data_issued_nxt_imgBayer_op125_assign_proc : process(ap_predicate_op125_read_state2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_predicate_op125_read_state2 = ap_const_boolean_1))) then 
            ap_frp_data_issued_nxt_imgBayer_op125 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_imgBayer_op125 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_imgBayer_assign_proc : process(ap_frp_data_issued_nxt_imgBayer_op125)
    begin
        if ((ap_frp_data_issued_nxt_imgBayer_op125 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_imgBayer <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_imgBayer <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_imgBayer_op125_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln318_fu_936_p2, cmp84_read_read_fu_328_p2, icmp_ln328_fu_958_p2)
    begin
        if (((icmp_ln328_fu_958_p2 = ap_const_lv1_1) and (cmp84_read_read_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln318_fu_936_p2 = ap_const_lv1_0))) then 
            ap_frp_data_req_imgBayer_op125 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_imgBayer_op125 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_146_phi_fu_646_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, p_load65_reg_3788, select_ln387_16_fu_1214_p3, ap_phi_reg_pp0_iter3_empty_146_reg_643)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_146_phi_fu_646_p4 <= p_load65_reg_3788;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_146_phi_fu_646_p4 <= select_ln387_16_fu_1214_p3;
            else 
                ap_phi_mux_empty_146_phi_fu_646_p4 <= ap_phi_reg_pp0_iter3_empty_146_reg_643;
            end if;
        else 
            ap_phi_mux_empty_146_phi_fu_646_p4 <= ap_phi_reg_pp0_iter3_empty_146_reg_643;
        end if; 
    end process;


    ap_phi_mux_empty_147_phi_fu_655_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_17_fu_1221_p3, ap_phi_reg_pp0_iter3_empty_147_reg_652, empty_145_fu_308)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_147_phi_fu_655_p4 <= empty_145_fu_308;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_147_phi_fu_655_p4 <= select_ln387_17_fu_1221_p3;
            else 
                ap_phi_mux_empty_147_phi_fu_655_p4 <= ap_phi_reg_pp0_iter3_empty_147_reg_652;
            end if;
        else 
            ap_phi_mux_empty_147_phi_fu_655_p4 <= ap_phi_reg_pp0_iter3_empty_147_reg_652;
        end if; 
    end process;


    ap_phi_mux_empty_148_phi_fu_664_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_18_fu_1229_p3, ap_phi_reg_pp0_iter3_empty_148_reg_661, empty_143_fu_300)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_148_phi_fu_664_p4 <= empty_143_fu_300;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_148_phi_fu_664_p4 <= select_ln387_18_fu_1229_p3;
            else 
                ap_phi_mux_empty_148_phi_fu_664_p4 <= ap_phi_reg_pp0_iter3_empty_148_reg_661;
            end if;
        else 
            ap_phi_mux_empty_148_phi_fu_664_p4 <= ap_phi_reg_pp0_iter3_empty_148_reg_661;
        end if; 
    end process;


    ap_phi_mux_empty_149_phi_fu_673_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_19_fu_1237_p3, ap_phi_reg_pp0_iter3_empty_149_reg_670, empty_144_fu_304)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_149_phi_fu_673_p4 <= empty_144_fu_304;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_149_phi_fu_673_p4 <= select_ln387_19_fu_1237_p3;
            else 
                ap_phi_mux_empty_149_phi_fu_673_p4 <= ap_phi_reg_pp0_iter3_empty_149_reg_670;
            end if;
        else 
            ap_phi_mux_empty_149_phi_fu_673_p4 <= ap_phi_reg_pp0_iter3_empty_149_reg_670;
        end if; 
    end process;


    ap_phi_mux_empty_150_phi_fu_682_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_8_fu_1159_p3, ap_phi_reg_pp0_iter3_empty_150_reg_679, empty_129_fu_244)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_150_phi_fu_682_p4 <= empty_129_fu_244;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_150_phi_fu_682_p4 <= select_ln387_8_fu_1159_p3;
            else 
                ap_phi_mux_empty_150_phi_fu_682_p4 <= ap_phi_reg_pp0_iter3_empty_150_reg_679;
            end if;
        else 
            ap_phi_mux_empty_150_phi_fu_682_p4 <= ap_phi_reg_pp0_iter3_empty_150_reg_679;
        end if; 
    end process;


    ap_phi_mux_empty_151_phi_fu_691_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_9_fu_1166_p3, ap_phi_reg_pp0_iter3_empty_151_reg_688, empty_142_fu_296)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_151_phi_fu_691_p4 <= empty_142_fu_296;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_151_phi_fu_691_p4 <= select_ln387_9_fu_1166_p3;
            else 
                ap_phi_mux_empty_151_phi_fu_691_p4 <= ap_phi_reg_pp0_iter3_empty_151_reg_688;
            end if;
        else 
            ap_phi_mux_empty_151_phi_fu_691_p4 <= ap_phi_reg_pp0_iter3_empty_151_reg_688;
        end if; 
    end process;


    ap_phi_mux_empty_152_phi_fu_700_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_10_fu_1173_p3, ap_phi_reg_pp0_iter3_empty_152_reg_697, empty_140_fu_288)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_152_phi_fu_700_p4 <= empty_140_fu_288;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_152_phi_fu_700_p4 <= select_ln387_10_fu_1173_p3;
            else 
                ap_phi_mux_empty_152_phi_fu_700_p4 <= ap_phi_reg_pp0_iter3_empty_152_reg_697;
            end if;
        else 
            ap_phi_mux_empty_152_phi_fu_700_p4 <= ap_phi_reg_pp0_iter3_empty_152_reg_697;
        end if; 
    end process;


    ap_phi_mux_empty_153_phi_fu_709_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_11_fu_1180_p3, ap_phi_reg_pp0_iter3_empty_153_reg_706, empty_141_fu_292)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_153_phi_fu_709_p4 <= empty_141_fu_292;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_153_phi_fu_709_p4 <= select_ln387_11_fu_1180_p3;
            else 
                ap_phi_mux_empty_153_phi_fu_709_p4 <= ap_phi_reg_pp0_iter3_empty_153_reg_706;
            end if;
        else 
            ap_phi_mux_empty_153_phi_fu_709_p4 <= ap_phi_reg_pp0_iter3_empty_153_reg_706;
        end if; 
    end process;


    ap_phi_mux_empty_154_phi_fu_718_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, p_load69_reg_3781, select_ln387_12_fu_1187_p3, ap_phi_reg_pp0_iter3_empty_154_reg_715)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_154_phi_fu_718_p4 <= p_load69_reg_3781;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_154_phi_fu_718_p4 <= select_ln387_12_fu_1187_p3;
            else 
                ap_phi_mux_empty_154_phi_fu_718_p4 <= ap_phi_reg_pp0_iter3_empty_154_reg_715;
            end if;
        else 
            ap_phi_mux_empty_154_phi_fu_718_p4 <= ap_phi_reg_pp0_iter3_empty_154_reg_715;
        end if; 
    end process;


    ap_phi_mux_empty_155_phi_fu_737_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_14_fu_1200_p3, ap_phi_reg_pp0_iter3_empty_155_reg_734, empty_137_fu_276)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_155_phi_fu_737_p4 <= empty_137_fu_276;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_155_phi_fu_737_p4 <= select_ln387_14_fu_1200_p3;
            else 
                ap_phi_mux_empty_155_phi_fu_737_p4 <= ap_phi_reg_pp0_iter3_empty_155_reg_734;
            end if;
        else 
            ap_phi_mux_empty_155_phi_fu_737_p4 <= ap_phi_reg_pp0_iter3_empty_155_reg_734;
        end if; 
    end process;


    ap_phi_mux_empty_156_phi_fu_746_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_15_fu_1207_p3, ap_phi_reg_pp0_iter3_empty_156_reg_743, empty_138_fu_280)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_156_phi_fu_746_p4 <= empty_138_fu_280;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_156_phi_fu_746_p4 <= select_ln387_15_fu_1207_p3;
            else 
                ap_phi_mux_empty_156_phi_fu_746_p4 <= ap_phi_reg_pp0_iter3_empty_156_reg_743;
            end if;
        else 
            ap_phi_mux_empty_156_phi_fu_746_p4 <= ap_phi_reg_pp0_iter3_empty_156_reg_743;
        end if; 
    end process;


    ap_phi_mux_empty_157_phi_fu_755_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_fu_1104_p3, ap_phi_reg_pp0_iter3_empty_157_reg_752, empty_127_fu_236)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_157_phi_fu_755_p4 <= empty_127_fu_236;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_157_phi_fu_755_p4 <= select_ln387_fu_1104_p3;
            else 
                ap_phi_mux_empty_157_phi_fu_755_p4 <= ap_phi_reg_pp0_iter3_empty_157_reg_752;
            end if;
        else 
            ap_phi_mux_empty_157_phi_fu_755_p4 <= ap_phi_reg_pp0_iter3_empty_157_reg_752;
        end if; 
    end process;


    ap_phi_mux_empty_158_phi_fu_764_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_1_fu_1111_p3, ap_phi_reg_pp0_iter3_empty_158_reg_761, empty_136_fu_272)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_158_phi_fu_764_p4 <= empty_136_fu_272;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_158_phi_fu_764_p4 <= select_ln387_1_fu_1111_p3;
            else 
                ap_phi_mux_empty_158_phi_fu_764_p4 <= ap_phi_reg_pp0_iter3_empty_158_reg_761;
            end if;
        else 
            ap_phi_mux_empty_158_phi_fu_764_p4 <= ap_phi_reg_pp0_iter3_empty_158_reg_761;
        end if; 
    end process;


    ap_phi_mux_empty_159_phi_fu_773_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_2_fu_1118_p3, ap_phi_reg_pp0_iter3_empty_159_reg_770, empty_134_fu_264)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_159_phi_fu_773_p4 <= empty_134_fu_264;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_159_phi_fu_773_p4 <= select_ln387_2_fu_1118_p3;
            else 
                ap_phi_mux_empty_159_phi_fu_773_p4 <= ap_phi_reg_pp0_iter3_empty_159_reg_770;
            end if;
        else 
            ap_phi_mux_empty_159_phi_fu_773_p4 <= ap_phi_reg_pp0_iter3_empty_159_reg_770;
        end if; 
    end process;


    ap_phi_mux_empty_160_phi_fu_782_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_3_fu_1125_p3, ap_phi_reg_pp0_iter3_empty_160_reg_779, empty_135_fu_268)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_160_phi_fu_782_p4 <= empty_135_fu_268;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_160_phi_fu_782_p4 <= select_ln387_3_fu_1125_p3;
            else 
                ap_phi_mux_empty_160_phi_fu_782_p4 <= ap_phi_reg_pp0_iter3_empty_160_reg_779;
            end if;
        else 
            ap_phi_mux_empty_160_phi_fu_782_p4 <= ap_phi_reg_pp0_iter3_empty_160_reg_779;
        end if; 
    end process;


    ap_phi_mux_empty_161_phi_fu_791_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, p_load73_reg_3774, select_ln387_4_fu_1132_p3, ap_phi_reg_pp0_iter3_empty_161_reg_788)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_161_phi_fu_791_p4 <= p_load73_reg_3774;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_161_phi_fu_791_p4 <= select_ln387_4_fu_1132_p3;
            else 
                ap_phi_mux_empty_161_phi_fu_791_p4 <= ap_phi_reg_pp0_iter3_empty_161_reg_788;
            end if;
        else 
            ap_phi_mux_empty_161_phi_fu_791_p4 <= ap_phi_reg_pp0_iter3_empty_161_reg_788;
        end if; 
    end process;


    ap_phi_mux_empty_162_phi_fu_800_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_5_fu_1138_p3, ap_phi_reg_pp0_iter3_empty_162_reg_797, empty_133_fu_260)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_162_phi_fu_800_p4 <= empty_133_fu_260;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_162_phi_fu_800_p4 <= select_ln387_5_fu_1138_p3;
            else 
                ap_phi_mux_empty_162_phi_fu_800_p4 <= ap_phi_reg_pp0_iter3_empty_162_reg_797;
            end if;
        else 
            ap_phi_mux_empty_162_phi_fu_800_p4 <= ap_phi_reg_pp0_iter3_empty_162_reg_797;
        end if; 
    end process;


    ap_phi_mux_empty_163_phi_fu_809_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_6_fu_1145_p3, ap_phi_reg_pp0_iter3_empty_163_reg_806, empty_131_fu_252)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_163_phi_fu_809_p4 <= empty_131_fu_252;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_163_phi_fu_809_p4 <= select_ln387_6_fu_1145_p3;
            else 
                ap_phi_mux_empty_163_phi_fu_809_p4 <= ap_phi_reg_pp0_iter3_empty_163_reg_806;
            end if;
        else 
            ap_phi_mux_empty_163_phi_fu_809_p4 <= ap_phi_reg_pp0_iter3_empty_163_reg_806;
        end if; 
    end process;


    ap_phi_mux_empty_164_phi_fu_818_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_7_fu_1152_p3, ap_phi_reg_pp0_iter3_empty_164_reg_815, empty_132_fu_256)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_164_phi_fu_818_p4 <= empty_132_fu_256;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_164_phi_fu_818_p4 <= select_ln387_7_fu_1152_p3;
            else 
                ap_phi_mux_empty_164_phi_fu_818_p4 <= ap_phi_reg_pp0_iter3_empty_164_reg_815;
            end if;
        else 
            ap_phi_mux_empty_164_phi_fu_818_p4 <= ap_phi_reg_pp0_iter3_empty_164_reg_815;
        end if; 
    end process;


    ap_phi_mux_g_2_phi_fu_727_p4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg, select_ln387_13_fu_1193_p3, ap_phi_reg_pp0_iter3_g_2_reg_724, empty_139_fu_284)
    begin
        if ((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_g_2_phi_fu_727_p4 <= empty_139_fu_284;
            elsif ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_g_2_phi_fu_727_p4 <= select_ln387_13_fu_1193_p3;
            else 
                ap_phi_mux_g_2_phi_fu_727_p4 <= ap_phi_reg_pp0_iter3_g_2_reg_724;
            end if;
        else 
            ap_phi_mux_g_2_phi_fu_727_p4 <= ap_phi_reg_pp0_iter3_g_2_reg_724;
        end if; 
    end process;


    ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4_assign_proc : process(cmp84_read_reg_3681, icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg, linebuf_yuv_q0, ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632)
    begin
        if (((cmp84_read_reg_3681 = ap_const_lv1_0) and (icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4 <= linebuf_yuv_q0;
        else 
            ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4 <= ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_03845_44964_ph_reg_632 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_146_reg_643 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_147_reg_652 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_148_reg_661 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_149_reg_670 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_150_reg_679 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_151_reg_688 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_152_reg_697 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_153_reg_706 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_154_reg_715 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_155_reg_734 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_156_reg_743 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_157_reg_752 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_158_reg_761 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_159_reg_770 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_160_reg_779 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_161_reg_788 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_162_reg_797 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_163_reg_806 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_164_reg_815 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_g_2_reg_724 <= "XXXXXXXX";

    ap_predicate_op118_load_state2_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707)
    begin
                ap_predicate_op118_load_state2 <= ((icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0));
    end process;


    ap_predicate_op120_load_state2_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707)
    begin
                ap_predicate_op120_load_state2 <= ((icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0));
    end process;


    ap_predicate_op122_load_state2_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707)
    begin
                ap_predicate_op122_load_state2 <= ((icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0));
    end process;


    ap_predicate_op124_load_state2_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707)
    begin
                ap_predicate_op124_load_state2 <= ((icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0));
    end process;


    ap_predicate_op125_read_state2_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707, cmp84)
    begin
                ap_predicate_op125_read_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0));
    end process;


    ap_predicate_op126_store_state2_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707, cmp84)
    begin
                ap_predicate_op126_store_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0));
    end process;


    ap_predicate_op131_load_state3_assign_proc : process(icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg)
    begin
                ap_predicate_op131_load_state3 <= ((icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op132_load_state3_assign_proc : process(icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg)
    begin
                ap_predicate_op132_load_state3 <= ((icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op133_load_state3_assign_proc : process(icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg)
    begin
                ap_predicate_op133_load_state3 <= ((icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op134_load_state3_assign_proc : process(icmp_ln318_reg_3698_pp0_iter1_reg, icmp_ln328_reg_3707_pp0_iter1_reg)
    begin
                ap_predicate_op134_load_state3 <= ((icmp_ln328_reg_3707_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op184_store_state4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
                ap_predicate_op184_store_state4 <= ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op185_store_state4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
                ap_predicate_op185_store_state4 <= ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op186_store_state4_assign_proc : process(icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
                ap_predicate_op186_store_state4 <= ((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_228, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_z <= x_fu_228;
        end if; 
    end process;

    ave_1_fu_1812_p2 <= std_logic_vector(signed(sext_ln466_5_fu_1808_p1) + signed(sext_ln466_4_fu_1798_p1));
    ave_2_fu_1834_p2 <= std_logic_vector(signed(sext_ln466_4_fu_1798_p1) + signed(sext_ln467_2_fu_1830_p1));
    ave_3_fu_1868_p2 <= std_logic_vector(signed(sext_ln468_3_fu_1864_p1) + signed(sext_ln468_2_fu_1854_p1));
    ave_fu_1774_p2 <= std_logic_vector(signed(sext_ln465_5_fu_1770_p1) + signed(sext_ln465_4_fu_1760_p1));
    cmp147_fu_964_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv17_0) else "0";
    cmp84_read_read_fu_328_p2 <= cmp84;
    cmp84_read_reg_3681 <= cmp84;

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln318_reg_3698_pp0_iter2_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    g_1_fu_3310_p3 <= 
        g_fu_3304_p2 when (icmp_ln439_reg_3735_pp0_iter17_reg(0) = '1') else 
        zext_ln504_4_fu_3265_p1;
    g_fu_3304_p2 <= std_logic_vector(signed(sext_ln504_7_fu_3300_p1) + signed(zext_ln504_4_fu_3265_p1));
    grp_fu_3511_p1 <= grp_fu_3511_p10(10 - 1 downto 0);
    grp_fu_3511_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_3_reg_4376),22));
    grp_fu_3520_p1 <= grp_fu_3520_p10(10 - 1 downto 0);
    grp_fu_3520_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_4361),22));
    icmp_ln318_fu_936_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth) else "0";
    icmp_ln328_fu_958_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(zext_ln275_cast_fu_824_p1)) else "0";
    icmp_ln439_fu_980_p2 <= "1" when (xor_r = zext_ln439_fu_976_p1) else "0";
    icmp_ln510_fu_3335_p2 <= "1" when (signed(tmp_52_fu_3325_p4) > signed(ap_const_lv6_0)) else "0";
    imgBayer_blk_n <= ap_const_logic_1;
    imgBayer_read <= imgBayer_read_local;

    imgBayer_read_local_assign_proc : process(ap_predicate_op125_read_state2, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op125_read_state2 = ap_const_boolean_1)))) then 
            imgBayer_read_local <= ap_const_logic_1;
        else 
            imgBayer_read_local <= ap_const_logic_0;
        end if; 
    end process;

    imgG_blk_n <= ap_const_logic_1;
    imgG_din <= pf_imgG_U_data_out;

    imgG_write_assign_proc : process(pf_imgG_U_data_out_vld)
    begin
        if ((pf_imgG_U_data_out_vld = ap_const_logic_1)) then 
            imgG_write <= ap_const_logic_1;
        else 
            imgG_write <= ap_const_logic_0;
        end if; 
    end process;


    imgG_write_local_assign_proc : process(ap_enable_reg_pp0_iter19, tmp_53_reg_3742_pp0_iter18_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (tmp_53_reg_3742_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            imgG_write_local <= ap_const_logic_1;
        else 
            imgG_write_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_1_address0 <= linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg;
    linebuf_yuv_1_address1 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);

    linebuf_yuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_1_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_1_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
        if (((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_1_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_2_address0 <= linebuf_yuv_2_addr_reg_3757_pp0_iter2_reg;
    linebuf_yuv_2_address1 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);

    linebuf_yuv_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_2_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_2_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
        if (((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_2_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_3_address0 <= linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg;
    linebuf_yuv_3_address1 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);

    linebuf_yuv_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_3_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_3_ce1_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter2_reg, icmp_ln328_reg_3707_pp0_iter2_reg)
    begin
        if (((icmp_ln328_reg_3707_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_3698_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_3_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_address0 <= zext_ln318_fu_1005_p1(12 - 1 downto 0);

    linebuf_yuv_ce0_local_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707, cmp84, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
            linebuf_yuv_ce0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_we0_local_assign_proc : process(icmp_ln318_reg_3698, icmp_ln328_reg_3707, cmp84, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_3707 = ap_const_lv1_1) and (icmp_ln318_reg_3698 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            linebuf_yuv_we0_local <= ap_const_logic_1;
        else 
            linebuf_yuv_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mean_1_fu_2193_p3 <= 
        sub_ln472_3_fu_2187_p2 when (tmp_27_reg_4101(0) = '1') else 
        sext_ln472_7_fu_2184_p1;
    mean_2_fu_2212_p3 <= 
        sub_ln472_5_fu_2206_p2 when (tmp_28_reg_4116(0) = '1') else 
        sext_ln472_9_fu_2203_p1;
    mean_3_fu_2247_p3 <= 
        sub_ln472_7_fu_2241_p2 when (tmp_29_reg_4131(0) = '1') else 
        sext_ln472_11_fu_2238_p1;
    mean_fu_2174_p3 <= 
        sub_ln472_1_fu_2168_p2 when (tmp_26_reg_4091(0) = '1') else 
        sext_ln472_3_fu_2165_p1;
    mul_ln501_1_fu_3131_p1 <= mul_ln501_1_fu_3131_p10(8 - 1 downto 0);
    mul_ln501_1_fu_3131_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_4315_pp0_iter11_reg),18));
    mul_ln501_2_fu_3149_p1 <= mul_ln501_2_fu_3149_p10(8 - 1 downto 0);
    mul_ln501_2_fu_3149_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_4321_pp0_iter11_reg),18));
    mul_ln501_3_fu_3167_p1 <= mul_ln501_3_fu_3167_p10(9 - 1 downto 0);
    mul_ln501_3_fu_3167_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4337_pp0_iter11_reg),18));
    mul_ln501_fu_3113_p1 <= mul_ln501_fu_3113_p10(9 - 1 downto 0);
    mul_ln501_fu_3113_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_4332_pp0_iter11_reg),18));
    mul_ln504_1_fu_3206_p1 <= mul_ln504_1_fu_3206_p10(10 - 1 downto 0);
    mul_ln504_1_fu_3206_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_1_reg_4366_pp0_iter13_reg),22));
    mul_ln504_2_fu_3212_p1 <= mul_ln504_2_fu_3212_p10(10 - 1 downto 0);
    mul_ln504_2_fu_3212_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_2_reg_4371_pp0_iter13_reg),22));
    or_ln510_fu_3359_p2 <= (tmp_51_fu_3317_p3 or icmp_ln510_fu_3335_p2);
    or_ln585_fu_986_p2 <= (out_y or out_x_fu_948_p2);
    or_ln587_3_fu_3401_p4 <= ((outpix_0_2_0_0_0_load_fu_3394_p3 & select_ln510_reg_4433) & outpix_0_0_0_0_0_load_fu_3387_p3);
    out_x_fu_948_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1FFFE));
    outpix_0_0_0_0_0_load_fu_3387_p3 <= 
        select_ln506_fu_3373_p3 when (icmp_ln439_reg_3735_pp0_iter18_reg(0) = '1') else 
        ap_const_lv8_0;
    outpix_0_2_0_0_0_load_fu_3394_p3 <= 
        select_ln507_fu_3380_p3 when (icmp_ln439_reg_3735_pp0_iter18_reg(0) = '1') else 
        ap_const_lv8_0;
    p_out <= p_load65_reg_3788_pp0_iter17_reg;
    p_out1 <= p_load67_reg_3837_pp0_iter17_reg;
    p_out10 <= p_load55_reg_3887_pp0_iter17_reg;

    p_out10_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out10_ap_vld <= ap_const_logic_1;
        else 
            p_out10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out11 <= p_load56_reg_3882_pp0_iter17_reg;

    p_out11_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out11_ap_vld <= ap_const_logic_1;
        else 
            p_out11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out12 <= p_load57_reg_3877_pp0_iter17_reg;

    p_out12_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out12_ap_vld <= ap_const_logic_1;
        else 
            p_out12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out13 <= p_load58_reg_3872_pp0_iter17_reg;

    p_out13_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out13_ap_vld <= ap_const_logic_1;
        else 
            p_out13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out14 <= p_load59_reg_3867_pp0_iter17_reg;

    p_out14_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out14_ap_vld <= ap_const_logic_1;
        else 
            p_out14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out15 <= p_load60_reg_3862_pp0_iter17_reg;

    p_out15_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out15_ap_vld <= ap_const_logic_1;
        else 
            p_out15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out16 <= p_load61_reg_3857_pp0_iter17_reg;

    p_out16_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out16_ap_vld <= ap_const_logic_1;
        else 
            p_out16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out17 <= p_load62_reg_3852_pp0_iter17_reg;

    p_out17_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out17_ap_vld <= ap_const_logic_1;
        else 
            p_out17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out18 <= p_load63_reg_3847_pp0_iter17_reg;

    p_out18_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out18_ap_vld <= ap_const_logic_1;
        else 
            p_out18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out19 <= p_load64_reg_3842_pp0_iter17_reg;

    p_out19_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out19_ap_vld <= ap_const_logic_1;
        else 
            p_out19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= p_load69_reg_3781_pp0_iter17_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= p_load71_reg_3832_pp0_iter17_reg;

    p_out3_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= p_load73_reg_3774_pp0_iter17_reg;

    p_out4_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= p_load_reg_3912_pp0_iter17_reg;

    p_out5_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= p_load51_reg_3907_pp0_iter17_reg;

    p_out6_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= p_load52_reg_3902_pp0_iter17_reg;

    p_out7_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= p_load53_reg_3897_pp0_iter17_reg;

    p_out8_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out9 <= p_load54_reg_3892_pp0_iter17_reg;

    p_out9_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out9_ap_vld <= ap_const_logic_1;
        else 
            p_out9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_3698_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((icmp_ln318_reg_3698_pp0_iter17_reg = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln387_10_fu_1173_p3 <= 
        LineBufVal_reg_3795 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_140_fu_288;
    select_ln387_11_fu_1180_p3 <= 
        LineBufVal_reg_3795 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_141_fu_292;
    select_ln387_12_fu_1187_p3 <= 
        LineBufVal_5_reg_3805 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        p_load69_reg_3781;
    select_ln387_13_fu_1193_p3 <= 
        LineBufVal_5_reg_3805 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_139_fu_284;
    select_ln387_14_fu_1200_p3 <= 
        LineBufVal_5_reg_3805 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_137_fu_276;
    select_ln387_15_fu_1207_p3 <= 
        LineBufVal_5_reg_3805 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_138_fu_280;
    select_ln387_16_fu_1214_p3 <= 
        p_0_0_03845_44964_ph_reg_632 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        p_load65_reg_3788;
    select_ln387_17_fu_1221_p3 <= 
        p_0_0_03845_44964_ph_reg_632 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_145_fu_308;
    select_ln387_18_fu_1229_p3 <= 
        p_0_0_03845_44964_ph_reg_632 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_143_fu_300;
    select_ln387_19_fu_1237_p3 <= 
        p_0_0_03845_44964_ph_reg_632 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_144_fu_304;
    select_ln387_1_fu_1111_p3 <= 
        LineBufVal_6_reg_3814 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_136_fu_272;
    select_ln387_2_fu_1118_p3 <= 
        LineBufVal_6_reg_3814 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_134_fu_264;
    select_ln387_3_fu_1125_p3 <= 
        LineBufVal_6_reg_3814 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_135_fu_268;
    select_ln387_4_fu_1132_p3 <= 
        LineBufVal_7_reg_3824 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        p_load73_reg_3774;
    select_ln387_5_fu_1138_p3 <= 
        LineBufVal_7_reg_3824 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_133_fu_260;
    select_ln387_6_fu_1145_p3 <= 
        LineBufVal_7_reg_3824 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_131_fu_252;
    select_ln387_7_fu_1152_p3 <= 
        LineBufVal_7_reg_3824 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_132_fu_256;
    select_ln387_8_fu_1159_p3 <= 
        LineBufVal_reg_3795 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_129_fu_244;
    select_ln387_9_fu_1166_p3 <= 
        LineBufVal_reg_3795 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_142_fu_296;
    select_ln387_fu_1104_p3 <= 
        LineBufVal_6_reg_3814 when (cmp147_reg_3711_pp0_iter2_reg(0) = '1') else 
        empty_127_fu_236;
    select_ln403_1_fu_1252_p3 <= 
        LineBufVal_5_reg_3805 when (cmp170(0) = '1') else 
        p_0_0_03845_44964_ph_reg_632;
    select_ln403_2_fu_1259_p3 <= 
        LineBufVal_6_reg_3814 when (cmp170(0) = '1') else 
        p_0_0_03845_44964_ph_reg_632;
    select_ln504_fu_3293_p3 <= 
        sub_ln504_1_reg_4428 when (tmp_50_fu_3269_p3(0) = '1') else 
        zext_ln504_6_fu_3289_p1;
    select_ln506_fu_3373_p3 <= 
        g_2_reg_724_pp0_iter18_reg when (cmp689(0) = '1') else 
        ap_const_lv8_0;
    select_ln507_fu_3380_p3 <= 
        ap_const_lv8_0 when (cmp689(0) = '1') else 
        g_2_reg_724_pp0_iter18_reg;
    select_ln510_1_fu_3351_p3 <= 
        ap_const_lv8_FF when (xor_ln510_fu_3345_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln510_fu_3365_p3 <= 
        select_ln510_1_fu_3351_p3 when (or_ln510_fu_3359_p2(0) = '1') else 
        trunc_ln510_fu_3341_p1;
    select_ln61_10_fu_2660_p3 <= 
        sub_ln61_18_fu_2648_p2 when (tmp_40_fu_2653_p3(0) = '1') else 
        trunc_ln61_18_reg_4238;
    select_ln61_11_fu_2683_p3 <= 
        sub_ln61_19_fu_2671_p2 when (tmp_41_fu_2676_p3(0) = '1') else 
        trunc_ln61_19_reg_4249;
    select_ln61_12_fu_2752_p3 <= 
        sub_ln61_20_fu_2738_p2 when (tmp_42_fu_2744_p3(0) = '1') else 
        trunc_ln61_20_fu_2734_p1;
    select_ln61_13_fu_2786_p3 <= 
        sub_ln61_21_fu_2772_p2 when (tmp_43_fu_2778_p3(0) = '1') else 
        trunc_ln61_21_fu_2768_p1;
    select_ln61_14_fu_2820_p3 <= 
        sub_ln61_22_fu_2806_p2 when (tmp_44_fu_2812_p3(0) = '1') else 
        trunc_ln61_22_fu_2802_p1;
    select_ln61_15_fu_2854_p3 <= 
        sub_ln61_23_fu_2840_p2 when (tmp_45_fu_2846_p3(0) = '1') else 
        trunc_ln61_23_fu_2836_p1;
    select_ln61_16_fu_2000_p3 <= 
        sub_ln61_24_fu_1986_p2 when (tmp_46_fu_1992_p3(0) = '1') else 
        trunc_ln61_24_fu_1982_p1;
    select_ln61_17_fu_2034_p3 <= 
        sub_ln61_25_fu_2020_p2 when (tmp_47_fu_2026_p3(0) = '1') else 
        trunc_ln61_25_fu_2016_p1;
    select_ln61_18_fu_2084_p3 <= 
        sub_ln61_26_fu_2070_p2 when (tmp_48_fu_2076_p3(0) = '1') else 
        trunc_ln61_26_fu_2066_p1;
    select_ln61_19_fu_2118_p3 <= 
        sub_ln61_27_fu_2104_p2 when (tmp_49_fu_2110_p3(0) = '1') else 
        trunc_ln61_27_fu_2100_p1;
    select_ln61_1_fu_2382_p3 <= 
        sub_ln61_9_fu_2368_p2 when (tmp_31_fu_2374_p3(0) = '1') else 
        trunc_ln61_9_fu_2364_p1;
    select_ln61_2_fu_2416_p3 <= 
        sub_ln61_10_fu_2402_p2 when (tmp_32_fu_2408_p3(0) = '1') else 
        trunc_ln61_10_fu_2398_p1;
    select_ln61_3_fu_2450_p3 <= 
        sub_ln61_11_fu_2436_p2 when (tmp_33_fu_2442_p3(0) = '1') else 
        trunc_ln61_11_fu_2432_p1;
    select_ln61_4_fu_2486_p3 <= 
        sub_ln61_12_fu_2474_p2 when (tmp_34_fu_2479_p3(0) = '1') else 
        trunc_ln61_12_reg_4172;
    select_ln61_5_fu_2509_p3 <= 
        sub_ln61_13_fu_2497_p2 when (tmp_35_fu_2502_p3(0) = '1') else 
        trunc_ln61_13_reg_4183;
    select_ln61_6_fu_2532_p3 <= 
        sub_ln61_14_fu_2520_p2 when (tmp_36_fu_2525_p3(0) = '1') else 
        trunc_ln61_14_reg_4194;
    select_ln61_7_fu_2555_p3 <= 
        sub_ln61_15_fu_2543_p2 when (tmp_37_fu_2548_p3(0) = '1') else 
        trunc_ln61_15_reg_4205;
    select_ln61_8_fu_2614_p3 <= 
        sub_ln61_16_fu_2602_p2 when (tmp_38_fu_2607_p3(0) = '1') else 
        trunc_ln61_16_reg_4216;
    select_ln61_9_fu_2637_p3 <= 
        sub_ln61_17_fu_2625_p2 when (tmp_39_fu_2630_p3(0) = '1') else 
        trunc_ln61_17_reg_4227;
    select_ln61_fu_2348_p3 <= 
        sub_ln61_fu_2334_p2 when (tmp_30_fu_2340_p3(0) = '1') else 
        trunc_ln61_fu_2330_p1;
        sext_ln465_1_fu_1745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_2_reg_3945),11));

        sext_ln465_2_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_4_reg_3955),11));

        sext_ln465_3_fu_1751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_6_reg_3970),11));

        sext_ln465_4_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_fu_1754_p2),12));

        sext_ln465_5_fu_1770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_1_fu_1764_p2),12));

        sext_ln465_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_reg_3930),11));

        sext_ln466_1_fu_1783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_3_reg_3950),11));

        sext_ln466_2_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_9_reg_3990),11));

        sext_ln466_3_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_11_reg_4000),11));

        sext_ln466_4_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_fu_1792_p2),12));

        sext_ln466_5_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_1_fu_1802_p2),12));

        sext_ln466_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_1_reg_3935),11));

        sext_ln467_1_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_7_reg_3975),11));

        sext_ln467_2_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_fu_1824_p2),12));

        sext_ln467_fu_1818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_5_reg_3965),11));

        sext_ln468_1_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_10_fu_1736_p2),11));

        sext_ln468_2_fu_1854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_fu_1848_p2),12));

        sext_ln468_3_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_1_fu_1858_p2),12));

        sext_ln468_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_8_fu_1715_p2),11));

        sext_ln472_10_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_s_fu_2224_p4),11));

        sext_ln472_11_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_3_reg_4136),11));

        sext_ln472_1_fu_2161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_1_fu_2151_p4),11));

        sext_ln472_3_fu_2165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_2_reg_4096),11));

        sext_ln472_5_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_4_reg_4106),11));

        sext_ln472_7_fu_2184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_5_reg_4111),11));

        sext_ln472_8_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_7_reg_4121),11));

        sext_ln472_9_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_8_reg_4126),11));

        sext_ln504_4_fu_3224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3520_p3),24));

        sext_ln504_5_fu_3227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3511_p3),24));

        sext_ln504_6_fu_3251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_1_fu_3241_p4),12));

        sext_ln504_7_fu_3300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_fu_3293_p3),14));

        sext_ln504_8_fu_3285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_2_fu_3276_p4),12));

    shl_ln10_fu_1721_p3 <= (empty_127_fu_236 & ap_const_lv1_0);
    shl_ln11_fu_1591_p3 <= (ap_phi_mux_empty_161_phi_fu_791_p4 & ap_const_lv1_0);
    shl_ln1_fu_1700_p3 <= (empty_129_fu_244 & ap_const_lv1_0);
    shl_ln2_fu_1553_p3 <= (ap_phi_mux_empty_154_phi_fu_718_p4 & ap_const_lv1_0);
    shl_ln3_fu_1323_p3 <= (ap_phi_mux_empty_164_phi_fu_818_p4 & ap_const_lv1_0);
    shl_ln4_fu_1359_p3 <= (ap_phi_mux_empty_159_phi_fu_773_p4 & ap_const_lv1_0);
    shl_ln5_fu_1391_p3 <= (ap_phi_mux_empty_156_phi_fu_746_p4 & ap_const_lv1_0);
    shl_ln6_fu_1419_p3 <= (ap_phi_mux_empty_152_phi_fu_700_p4 & ap_const_lv1_0);
    shl_ln7_fu_1451_p3 <= (ap_phi_mux_empty_149_phi_fu_673_p4 & ap_const_lv1_0);
    shl_ln8_fu_1487_p3 <= (ap_phi_mux_empty_151_phi_fu_691_p4 & ap_const_lv1_0);
    shl_ln9_fu_1511_p3 <= (ap_phi_mux_empty_146_phi_fu_646_p4 & ap_const_lv1_0);
    shl_ln_fu_1283_p3 <= (ap_phi_mux_empty_158_phi_fu_764_p4 & ap_const_lv1_0);
    sub_ln450_fu_1311_p2 <= std_logic_vector(unsigned(zext_ln450_fu_1291_p1) - unsigned(zext_ln450_4_fu_1307_p1));
    sub_ln452_fu_1379_p2 <= std_logic_vector(unsigned(zext_ln452_fu_1367_p1) - unsigned(zext_ln452_2_fu_1375_p1));
    sub_ln454_fu_1439_p2 <= std_logic_vector(unsigned(zext_ln454_fu_1427_p1) - unsigned(zext_ln454_2_fu_1435_p1));
    sub_ln456_fu_1499_p2 <= std_logic_vector(unsigned(zext_ln456_fu_1495_p1) - unsigned(zext_ln455_1_fu_1463_p1));
    sub_ln472_1_fu_2168_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln472_1_fu_2161_p1));
    sub_ln472_2_fu_1900_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ave_1_fu_1812_p2));
    sub_ln472_3_fu_2187_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln472_5_fu_2181_p1));
    sub_ln472_4_fu_1934_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ave_2_fu_1834_p2));
    sub_ln472_5_fu_2206_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln472_8_fu_2200_p1));
    sub_ln472_6_fu_2219_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ave_3_reg_4085));
    sub_ln472_7_fu_2241_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln472_10_fu_2234_p1));
    sub_ln472_fu_2146_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ave_reg_4027));
    sub_ln476_1_fu_2360_p2 <= std_logic_vector(signed(sext_ln465_1_reg_4011_pp0_iter5_reg) - signed(mean_reg_4151));
    sub_ln476_2_fu_2394_p2 <= std_logic_vector(signed(sext_ln465_2_reg_4016_pp0_iter5_reg) - signed(mean_reg_4151));
    sub_ln476_3_fu_2428_p2 <= std_logic_vector(signed(sext_ln465_3_reg_4021_pp0_iter5_reg) - signed(mean_reg_4151));
    sub_ln476_fu_2326_p2 <= std_logic_vector(signed(sext_ln465_reg_4005_pp0_iter5_reg) - signed(mean_reg_4151));
    sub_ln477_1_fu_2263_p2 <= std_logic_vector(signed(sext_ln466_1_reg_4038) - signed(mean_1_fu_2193_p3));
    sub_ln477_2_fu_2272_p2 <= std_logic_vector(signed(sext_ln466_2_reg_4044) - signed(mean_1_fu_2193_p3));
    sub_ln477_3_fu_2281_p2 <= std_logic_vector(signed(sext_ln466_3_reg_4050) - signed(mean_1_fu_2193_p3));
    sub_ln477_fu_2254_p2 <= std_logic_vector(signed(sext_ln466_reg_4033) - signed(mean_1_fu_2193_p3));
    sub_ln478_1_fu_2299_p2 <= std_logic_vector(signed(sext_ln467_reg_4060) - signed(mean_2_fu_2212_p3));
    sub_ln478_2_fu_2308_p2 <= std_logic_vector(signed(sext_ln467_1_reg_4065) - signed(mean_2_fu_2212_p3));
    sub_ln478_3_fu_2317_p2 <= std_logic_vector(signed(sext_ln466_2_reg_4044) - signed(mean_2_fu_2212_p3));
    sub_ln478_fu_2290_p2 <= std_logic_vector(signed(sext_ln466_1_reg_4038) - signed(mean_2_fu_2212_p3));
    sub_ln479_1_fu_2764_p2 <= std_logic_vector(signed(sext_ln465_3_reg_4021_pp0_iter5_reg) - signed(mean_3_reg_4159));
    sub_ln479_2_fu_2798_p2 <= std_logic_vector(signed(sext_ln468_reg_4075_pp0_iter5_reg) - signed(mean_3_reg_4159));
    sub_ln479_3_fu_2832_p2 <= std_logic_vector(signed(sext_ln468_1_reg_4080_pp0_iter5_reg) - signed(mean_3_reg_4159));
    sub_ln479_fu_2730_p2 <= std_logic_vector(signed(sext_ln465_reg_4005_pp0_iter5_reg) - signed(mean_3_reg_4159));
    sub_ln483_1_fu_2012_p2 <= std_logic_vector(unsigned(zext_ln455_2_reg_3960) - unsigned(zext_ln450_3_reg_3922));
    sub_ln483_fu_1978_p2 <= std_logic_vector(unsigned(zext_ln450_1_reg_3917) - unsigned(zext_ln450_3_reg_3922));
    sub_ln484_1_fu_2096_p2 <= std_logic_vector(unsigned(zext_ln458_1_reg_3980) - unsigned(zext_ln450_3_reg_3922));
    sub_ln484_fu_2062_p2 <= std_logic_vector(unsigned(zext_ln452_1_reg_3940) - unsigned(zext_ln450_3_reg_3922));
    sub_ln504_1_fu_3259_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln504_5_fu_3255_p1));
    sub_ln504_fu_3236_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(add_ln504_2_reg_4421));
    sub_ln61_10_fu_2402_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_10_fu_2398_p1));
    sub_ln61_11_fu_2436_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_11_fu_2432_p1));
    sub_ln61_12_fu_2474_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_12_reg_4172));
    sub_ln61_13_fu_2497_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_13_reg_4183));
    sub_ln61_14_fu_2520_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_14_reg_4194));
    sub_ln61_15_fu_2543_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_15_reg_4205));
    sub_ln61_16_fu_2602_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_16_reg_4216));
    sub_ln61_17_fu_2625_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_17_reg_4227));
    sub_ln61_18_fu_2648_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_18_reg_4238));
    sub_ln61_19_fu_2671_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_19_reg_4249));
    sub_ln61_20_fu_2738_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_20_fu_2734_p1));
    sub_ln61_21_fu_2772_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_21_fu_2768_p1));
    sub_ln61_22_fu_2806_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_22_fu_2802_p1));
    sub_ln61_23_fu_2840_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_23_fu_2836_p1));
    sub_ln61_24_fu_1986_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_24_fu_1982_p1));
    sub_ln61_25_fu_2020_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_25_fu_2016_p1));
    sub_ln61_26_fu_2070_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_26_fu_2066_p1));
    sub_ln61_27_fu_2104_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_27_fu_2100_p1));
    sub_ln61_9_fu_2368_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_9_fu_2364_p1));
    sub_ln61_fu_2334_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_2330_p1));
    sw_1_fu_3099_p2 <= std_logic_vector(unsigned(zext_ln495_fu_3096_p1) + unsigned(zext_ln488_fu_3093_p1));
    tmp_30_fu_2340_p3 <= sub_ln476_fu_2326_p2(10 downto 10);
    tmp_31_fu_2374_p3 <= sub_ln476_1_fu_2360_p2(10 downto 10);
    tmp_32_fu_2408_p3 <= sub_ln476_2_fu_2394_p2(10 downto 10);
    tmp_33_fu_2442_p3 <= sub_ln476_3_fu_2428_p2(10 downto 10);
    tmp_34_fu_2479_p3 <= sub_ln477_reg_4167(10 downto 10);
    tmp_35_fu_2502_p3 <= sub_ln477_1_reg_4178(10 downto 10);
    tmp_36_fu_2525_p3 <= sub_ln477_2_reg_4189(10 downto 10);
    tmp_37_fu_2548_p3 <= sub_ln477_3_reg_4200(10 downto 10);
    tmp_38_fu_2607_p3 <= sub_ln478_reg_4211(10 downto 10);
    tmp_39_fu_2630_p3 <= sub_ln478_1_reg_4222(10 downto 10);
    tmp_40_fu_2653_p3 <= sub_ln478_2_reg_4233(10 downto 10);
    tmp_41_fu_2676_p3 <= sub_ln478_3_reg_4244(10 downto 10);
    tmp_42_fu_2744_p3 <= sub_ln479_fu_2730_p2(10 downto 10);
    tmp_43_fu_2778_p3 <= sub_ln479_1_fu_2764_p2(10 downto 10);
    tmp_44_fu_2812_p3 <= sub_ln479_2_fu_2798_p2(10 downto 10);
    tmp_45_fu_2846_p3 <= sub_ln479_3_fu_2832_p2(10 downto 10);
    tmp_46_fu_1992_p3 <= sub_ln483_fu_1978_p2(8 downto 8);
    tmp_47_fu_2026_p3 <= sub_ln483_1_fu_2012_p2(8 downto 8);
    tmp_48_fu_2076_p3 <= sub_ln484_fu_2062_p2(8 downto 8);
    tmp_49_fu_2110_p3 <= sub_ln484_1_fu_2096_p2(8 downto 8);
    tmp_50_fu_3269_p3 <= add_ln504_2_reg_4421_pp0_iter17_reg(23 downto 23);
    tmp_51_fu_3317_p3 <= g_1_fu_3310_p3(13 downto 13);
    tmp_52_fu_3325_p4 <= g_1_fu_3310_p3(13 downto 8);
    trunc_ln279_fu_954_p1 <= out_x_fu_948_p2(1 - 1 downto 0);
    trunc_ln472_1_fu_2151_p4 <= sub_ln472_fu_2146_p2(11 downto 2);
    trunc_ln472_s_fu_2224_p4 <= sub_ln472_6_fu_2219_p2(11 downto 2);
    trunc_ln504_1_fu_3241_p4 <= sub_ln504_fu_3236_p2(23 downto 13);
    trunc_ln504_2_fu_3276_p4 <= add_ln504_2_reg_4421_pp0_iter17_reg(23 downto 13);
    trunc_ln510_fu_3341_p1 <= g_1_fu_3310_p3(8 - 1 downto 0);
    trunc_ln61_10_fu_2398_p1 <= sub_ln476_2_fu_2394_p2(10 - 1 downto 0);
    trunc_ln61_11_fu_2432_p1 <= sub_ln476_3_fu_2428_p2(10 - 1 downto 0);
    trunc_ln61_12_fu_2259_p1 <= sub_ln477_fu_2254_p2(10 - 1 downto 0);
    trunc_ln61_13_fu_2268_p1 <= sub_ln477_1_fu_2263_p2(10 - 1 downto 0);
    trunc_ln61_14_fu_2277_p1 <= sub_ln477_2_fu_2272_p2(10 - 1 downto 0);
    trunc_ln61_15_fu_2286_p1 <= sub_ln477_3_fu_2281_p2(10 - 1 downto 0);
    trunc_ln61_16_fu_2295_p1 <= sub_ln478_fu_2290_p2(10 - 1 downto 0);
    trunc_ln61_17_fu_2304_p1 <= sub_ln478_1_fu_2299_p2(10 - 1 downto 0);
    trunc_ln61_18_fu_2313_p1 <= sub_ln478_2_fu_2308_p2(10 - 1 downto 0);
    trunc_ln61_19_fu_2322_p1 <= sub_ln478_3_fu_2317_p2(10 - 1 downto 0);
    trunc_ln61_20_fu_2734_p1 <= sub_ln479_fu_2730_p2(10 - 1 downto 0);
    trunc_ln61_21_fu_2768_p1 <= sub_ln479_1_fu_2764_p2(10 - 1 downto 0);
    trunc_ln61_22_fu_2802_p1 <= sub_ln479_2_fu_2798_p2(10 - 1 downto 0);
    trunc_ln61_23_fu_2836_p1 <= sub_ln479_3_fu_2832_p2(10 - 1 downto 0);
    trunc_ln61_24_fu_1982_p1 <= sub_ln483_fu_1978_p2(8 - 1 downto 0);
    trunc_ln61_25_fu_2016_p1 <= sub_ln483_1_fu_2012_p2(8 - 1 downto 0);
    trunc_ln61_26_fu_2066_p1 <= sub_ln484_fu_2062_p2(8 - 1 downto 0);
    trunc_ln61_27_fu_2100_p1 <= sub_ln484_1_fu_2096_p2(8 - 1 downto 0);
    trunc_ln61_9_fu_2364_p1 <= sub_ln476_1_fu_2360_p2(10 - 1 downto 0);
    trunc_ln61_fu_2330_p1 <= sub_ln476_fu_2326_p2(10 - 1 downto 0);
    var_3_fu_2921_p4 <= add_ln479_2_fu_2915_p2(11 downto 1);
    var_fu_2899_p4 <= add_ln476_2_fu_2893_p2(11 downto 1);
    var_quant_1_fu_2968_p4 <= add_ln492_3_fu_2963_p2(10 downto 1);
    var_quant_2_fu_2988_p4 <= add_ln492_4_fu_2983_p2(10 downto 1);
    w_8_fu_3047_p4 <= DIV1_TABLE_q1(9 downto 1);
    x_11_fu_942_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv17_1));
    xor_ln439_fu_970_p2 <= (trunc_ln279_fu_954_p1 xor empty);
    xor_ln510_fu_3345_p2 <= (tmp_51_fu_3317_p3 xor ap_const_lv1_1);
    zext_ln275_cast_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln275),17));
    zext_ln318_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_11_reg_3702),64));
    zext_ln439_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln439_fu_970_p2),15));
    zext_ln450_1_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_162_phi_fu_800_p4),9));
    zext_ln450_2_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_162_phi_fu_800_p4),10));
    zext_ln450_3_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_g_2_phi_fu_727_p4),9));
    zext_ln450_4_fu_1307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_g_2_phi_fu_727_p4),10));
    zext_ln450_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1283_p3),10));
    zext_ln451_1_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_163_phi_fu_809_p4),10));
    zext_ln451_2_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_163_phi_fu_809_p4),9));
    zext_ln451_3_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln451_fu_1343_p2),10));
    zext_ln451_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_1323_p3),10));
    zext_ln452_1_fu_1371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_155_phi_fu_737_p4),9));
    zext_ln452_2_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_155_phi_fu_737_p4),10));
    zext_ln452_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_1359_p3),10));
    zext_ln453_1_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln453_fu_1403_p2),10));
    zext_ln453_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_1391_p3),10));
    zext_ln454_1_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_148_phi_fu_664_p4),9));
    zext_ln454_2_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_148_phi_fu_664_p4),10));
    zext_ln454_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_1419_p3),10));
    zext_ln455_1_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_147_phi_fu_655_p4),10));
    zext_ln455_2_fu_1467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_147_phi_fu_655_p4),9));
    zext_ln455_3_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln455_fu_1471_p2),10));
    zext_ln455_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_1451_p3),10));
    zext_ln456_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln8_fu_1487_p3),10));
    zext_ln457_1_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_130_fu_248),9));
    zext_ln457_2_fu_1533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln457_fu_1527_p2),10));
    zext_ln457_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln9_fu_1511_p3),10));
    zext_ln458_1_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_128_fu_240),9));
    zext_ln458_2_fu_1712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln458_reg_3985),10));
    zext_ln458_fu_1708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1700_p3),10));
    zext_ln459_1_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln459_fu_1565_p2),10));
    zext_ln459_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1553_p3),10));
    zext_ln460_1_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_126_fu_232),9));
    zext_ln460_2_fu_1733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln460_reg_3995),10));
    zext_ln460_fu_1729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln10_fu_1721_p3),10));
    zext_ln461_1_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln461_fu_1603_p2),10));
    zext_ln461_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln11_fu_1591_p3),10));
    zext_ln476_1_fu_2390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_1_fu_2382_p3),11));
    zext_ln476_2_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_2_fu_2416_p3),11));
    zext_ln476_3_fu_2458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_3_fu_2450_p3),11));
    zext_ln476_4_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_reg_4255),12));
    zext_ln476_5_fu_2890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_1_reg_4260),12));
    zext_ln476_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_fu_2348_p3),11));
    zext_ln477_1_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_5_fu_2509_p3),11));
    zext_ln477_2_fu_2539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_6_fu_2532_p3),11));
    zext_ln477_3_fu_2562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_7_fu_2555_p3),11));
    zext_ln477_4_fu_2572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_fu_2566_p2),12));
    zext_ln477_5_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_1_fu_2576_p2),12));
    zext_ln477_fu_2493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_4_fu_2486_p3),11));
    zext_ln478_1_fu_2644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_9_fu_2637_p3),11));
    zext_ln478_2_fu_2667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_10_fu_2660_p3),11));
    zext_ln478_3_fu_2690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_11_fu_2683_p3),11));
    zext_ln478_4_fu_2700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_fu_2694_p2),12));
    zext_ln478_5_fu_2710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_1_fu_2704_p2),12));
    zext_ln478_fu_2621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_8_fu_2614_p3),11));
    zext_ln479_1_fu_2794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_13_fu_2786_p3),11));
    zext_ln479_2_fu_2828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_14_fu_2820_p3),11));
    zext_ln479_3_fu_2862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_15_fu_2854_p3),11));
    zext_ln479_4_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_reg_4275),12));
    zext_ln479_5_fu_2912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_1_reg_4280),12));
    zext_ln479_fu_2760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_12_fu_2752_p3),11));
    zext_ln483_1_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_17_fu_2034_p3),9));
    zext_ln483_2_fu_2931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(SD_reg_4141_pp0_iter6_reg),9));
    zext_ln483_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_16_fu_2000_p3),9));
    zext_ln484_1_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_19_fu_2118_p3),9));
    zext_ln484_2_fu_2878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(SD_1_reg_4146_pp0_iter5_reg),9));
    zext_ln484_fu_2092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_18_fu_2084_p3),9));
    zext_ln488_1_fu_3061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_4315),9));
    zext_ln488_2_fu_3064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_4321),9));
    zext_ln488_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_4337),11));
    zext_ln492_1_fu_2960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln492_2_reg_4285),11));
    zext_ln492_fu_2940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln492_fu_2934_p2),11));
    zext_ln493_1_fu_2978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_1_fu_2968_p4),64));
    zext_ln493_2_fu_2998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_2_fu_2988_p4),64));
    zext_ln493_3_fu_3043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_3_reg_4305),64));
    zext_ln493_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_reg_4290),64));
    zext_ln494_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_fu_3047_p4),10));
    zext_ln495_1_fu_3083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_fu_3077_p2),10));
    zext_ln495_fu_3096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_1_reg_4343),11));
    zext_ln497_fu_3105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_1_fu_3099_p2),64));
    zext_ln504_4_fu_3265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_2_reg_724_pp0_iter17_reg),14));
    zext_ln504_5_fu_3255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_6_fu_3251_p1),13));
    zext_ln504_6_fu_3289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_8_fu_3285_p1),13));
end behav;
