digraph "CFG for '_Z11shuffleGenePfS_S_Pi' function" {
	label="CFG for '_Z11shuffleGenePfS_S_Pi' function";

	Node0x61db3b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %5\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 1\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %16 = sdiv i32 %15, 2\l  %17 = icmp sgt i32 %13, %16\l  br i1 %17, label %89, label %18\l|{<s0>T|<s1>F}}"];
	Node0x61db3b0:s0 -> Node0x61ddc60;
	Node0x61db3b0:s1 -> Node0x61ddcf0;
	Node0x61ddcf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = sitofp i32 %16 to double\l  %20 = fdiv contract double %19, 5.300000e+00\l  %21 = fptosi double %20 to i32\l  %22 = add nsw i32 %13, %21\l  %23 = srem i32 %22, %16\l  %24 = add nsw i32 %23, %16\l  %25 = mul nsw i32 %13, 6\l  %26 = mul nsw i32 %24, 6\l  %27 = sext i32 %13 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %1, i64 %27\l  %29 = sext i32 %24 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %31 = sext i32 %25 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !11\l  %34 = sext i32 %26 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !11\l  store float %36, float addrspace(1)* %32, align 4, !tbaa !11\l  store float %33, float addrspace(1)* %35, align 4, !tbaa !11\l  %37 = load float, float addrspace(1)* %28, align 4, !tbaa !11\l  %38 = load float, float addrspace(1)* %30, align 4, !tbaa !11\l  store float %38, float addrspace(1)* %28, align 4, !tbaa !11\l  store float %37, float addrspace(1)* %30, align 4, !tbaa !11\l  %39 = or i32 %25, 1\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !11\l  %43 = or i32 %26, 1\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !11\l  store float %46, float addrspace(1)* %41, align 4, !tbaa !11\l  store float %42, float addrspace(1)* %45, align 4, !tbaa !11\l  %47 = load float, float addrspace(1)* %28, align 4, !tbaa !11\l  %48 = load float, float addrspace(1)* %30, align 4, !tbaa !11\l  store float %48, float addrspace(1)* %28, align 4, !tbaa !11\l  store float %47, float addrspace(1)* %30, align 4, !tbaa !11\l  %49 = add nsw i32 %25, 2\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !11\l  %53 = add nsw i32 %26, 2\l  %54 = sext i32 %53 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %0, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !11\l  store float %56, float addrspace(1)* %51, align 4, !tbaa !11\l  store float %52, float addrspace(1)* %55, align 4, !tbaa !11\l  %57 = load float, float addrspace(1)* %28, align 4, !tbaa !11\l  %58 = load float, float addrspace(1)* %30, align 4, !tbaa !11\l  store float %58, float addrspace(1)* %28, align 4, !tbaa !11\l  store float %57, float addrspace(1)* %30, align 4, !tbaa !11\l  %59 = add nsw i32 %25, 3\l  %60 = sext i32 %59 to i64\l  %61 = getelementptr inbounds float, float addrspace(1)* %0, i64 %60\l  %62 = load float, float addrspace(1)* %61, align 4, !tbaa !11\l  %63 = add nsw i32 %26, 3\l  %64 = sext i32 %63 to i64\l  %65 = getelementptr inbounds float, float addrspace(1)* %0, i64 %64\l  %66 = load float, float addrspace(1)* %65, align 4, !tbaa !11\l  store float %66, float addrspace(1)* %61, align 4, !tbaa !11\l  store float %62, float addrspace(1)* %65, align 4, !tbaa !11\l  %67 = load float, float addrspace(1)* %28, align 4, !tbaa !11\l  %68 = load float, float addrspace(1)* %30, align 4, !tbaa !11\l  store float %68, float addrspace(1)* %28, align 4, !tbaa !11\l  store float %67, float addrspace(1)* %30, align 4, !tbaa !11\l  %69 = add nsw i32 %25, 4\l  %70 = sext i32 %69 to i64\l  %71 = getelementptr inbounds float, float addrspace(1)* %0, i64 %70\l  %72 = load float, float addrspace(1)* %71, align 4, !tbaa !11\l  %73 = add nsw i32 %26, 4\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds float, float addrspace(1)* %0, i64 %74\l  %76 = load float, float addrspace(1)* %75, align 4, !tbaa !11\l  store float %76, float addrspace(1)* %71, align 4, !tbaa !11\l  store float %72, float addrspace(1)* %75, align 4, !tbaa !11\l  %77 = load float, float addrspace(1)* %28, align 4, !tbaa !11\l  %78 = load float, float addrspace(1)* %30, align 4, !tbaa !11\l  store float %78, float addrspace(1)* %28, align 4, !tbaa !11\l  store float %77, float addrspace(1)* %30, align 4, !tbaa !11\l  %79 = add nsw i32 %25, 5\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds float, float addrspace(1)* %0, i64 %80\l  %82 = load float, float addrspace(1)* %81, align 4, !tbaa !11\l  %83 = add nsw i32 %26, 5\l  %84 = sext i32 %83 to i64\l  %85 = getelementptr inbounds float, float addrspace(1)* %0, i64 %84\l  %86 = load float, float addrspace(1)* %85, align 4, !tbaa !11\l  store float %86, float addrspace(1)* %81, align 4, !tbaa !11\l  store float %82, float addrspace(1)* %85, align 4, !tbaa !11\l  %87 = load float, float addrspace(1)* %28, align 4, !tbaa !11\l  %88 = load float, float addrspace(1)* %30, align 4, !tbaa !11\l  store float %88, float addrspace(1)* %28, align 4, !tbaa !11\l  store float %87, float addrspace(1)* %30, align 4, !tbaa !11\l  br label %89\l}"];
	Node0x61ddcf0 -> Node0x61ddc60;
	Node0x61ddc60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  ret void\l}"];
}
