/*
 * Copyright (C) 2014-2017 Intel Corporation <www.intel.com>
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#include <common.h>
#include <asm/io.h>
#include <asm/sections.h>
#include <asm/arch/misc.h>
#include <asm/arch/reset_manager.h>
#include <asm/arch/system_manager.h>
#include <asm/arch/interrupts.h>
#include <asm/arch/sdram.h>
#include <asm/arch/dwmmc.h>
#include <altera.h>
#include <dwmmc.h>
#include <fdtdec.h>
#include <fpga.h>
#include <mmc.h>
#include <netdev.h>
#include <phy.h>
#include <serial.h>
#include <ns16550.h>
#include <spi_flash.h>

#define PINMUX_UART0_TX_SHARED_IO_OFFSET_Q1_3	0x08
#define PINMUX_UART0_TX_SHARED_IO_OFFSET_Q2_11	0x58
#define PINMUX_UART0_TX_SHARED_IO_OFFSET_Q3_3	0x68
#define PINMUX_UART1_TX_SHARED_IO_OFFSET_Q1_7	0x18
#define PINMUX_UART1_TX_SHARED_IO_OFFSET_Q3_7	0x78
#define PINMUX_UART1_TX_SHARED_IO_OFFSET_Q4_3	0x98
#define QSPI_S25FL_SOFT_RESET_COMMAND	0x00f0ff82
#define QSPI_N25_SOFT_RESET_COMMAND	0x00000001
#define QSPI_NO_SOFT_RESET	0x00000000
#define MPFE_RESET_RECOVERY_REG	7

DECLARE_GLOBAL_DATA_PTR;

static int find_peripheral_uart(const void *blob,
	int child, const char *node_name);
static int is_peripheral_uart_true(const void *blob,
	int node, const char *child_name);

static const struct socfpga_system_manager *system_manager_base =
		(void *)SOCFPGA_SYSMGR_ADDRESS;

static const struct socfpga_reset_manager *reset_manager_base =
		(void *)SOCFPGA_RSTMGR_ADDRESS;

/* FPGA programming support for SoC FPGA Cyclone V */
Altera_desc altera_fpga[CONFIG_FPGA_COUNT] = {
	{Altera_SoCFPGA, 	/* family */
	fast_passive_parallel,	/* interface type */
	-1,		/* no limitation as additional data will be ignored */
	NULL,		/* no device function table */
	NULL,		/* base interface address specified in driver */
	0}		/* no cookie implementation */
};

/* add device descriptor to FPGA device table */
void socfpga_fpga_add(void)
{
	int i;
	fpga_init();
	for (i = 0; i < CONFIG_FPGA_COUNT; i++)
		fpga_add(fpga_altera, &altera_fpga[i]);
}

/* Print CPU information */
int print_cpuinfo(void)
{
	puts("CPU   : Altera SOCFPGA Arria 10 Platform\n");
	return 0;
}

int misc_init_r(void)
{
	/* add device descriptor to FPGA device table */
	socfpga_fpga_add();
	return 0;
}

#if defined(CONFIG_SYS_CONSOLE_IS_IN_ENV) && \
defined(CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE)
int overwrite_console(void)
{
	return 0;
}
#endif

/* Initializes MMC controllers. */
int cpu_mmc_init(bd_t *bis)
{
#ifdef CONFIG_DWMMC
	return socfpga_dwmmc_init(CONFIG_SDMMC_BASE,
		CONFIG_SOCFPGA_DWMMC_BUS_WIDTH, 0);
#else
	return 0;
#endif
}

/* Enable D-cache. I-cache is already enabled in start.S */
#ifndef CONFIG_SYS_DCACHE_OFF
void enable_caches(void)
{
	dcache_enable();
}
#endif

/* Skip relocation as U-Boot cannot run on SDRAM for secure boot */
void skip_relocation(void)
{
	bd_t *bd;
	gd_t *id;
	unsigned long addr, size = 0, i;

	puts("INFO  : Skip relocation as SDRAM is non secure memory\n");

#if !(defined(CONFIG_SYS_ICACHE_OFF) && defined(CONFIG_SYS_DCACHE_OFF))
	/* reserve TLB table */
	gd->arch.tlb_size = 4096 * 4;

	/* page table is located at last 16kB of OCRAM */
	addr = CONFIG_SYS_INIT_SP_ADDR;
	gd->arch.tlb_addr = addr;
	debug("TLB table from %08lx to %08lx\n", addr, addr + gd->arch.tlb_size);
#endif

	/* After page table, it would be stack then follow by malloc */
	addr -= (CONFIG_OCRAM_STACK_SIZE + CONFIG_OCRAM_MALLOC_SIZE);

	/*
	 * (permanently) allocate a Board Info struct
	 * and a permanent copy of the "global" data
	 */
	addr -= sizeof (bd_t);
	bd = (bd_t *) addr;
	gd->bd = bd;
	debug("Reserving %zu Bytes for Board Info at: %08lx\n",
			sizeof (bd_t), addr);

#ifdef CONFIG_MACH_TYPE
	gd->bd->bi_arch_number = CONFIG_MACH_TYPE; /* board id for Linux */
#endif

	addr -= sizeof (gd_t);
	id = (gd_t *) addr;
	debug("Reserving %zu Bytes for Global Data at: %08lx\n",
			sizeof (gd_t), addr);

	/* setup stackpointer for exeptions */
	gd->irq_sp = addr;
#ifdef CONFIG_USE_IRQ
	addr -= (CONFIG_STACKSIZE_IRQ + CONFIG_STACKSIZE_FIQ);
	printf("Reserving %zu Bytes for IRQ stack at: %08lx\n",
		CONFIG_STACKSIZE_IRQ + CONFIG_STACKSIZE_FIQ, addr);
#endif
	interrupt_init();

#ifdef CONFIG_POST
	post_bootmode_init();
	post_run(NULL, POST_ROM | post_bootmode_get(0));
#endif

	/* gd->bd->bi_baudrate = gd->baudrate; */
	/* setup the dram info within bd */
	dram_init_banksize();

	/* and display it */
	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++)
		size += gd->bd->bi_dram[i].size;
	puts("DRAM  : ");
	print_size(size, "\n");

	if(size) {
	/* relocate malloc at SDRAM to support eth */
		gd->relocaddr = gd->ram_size;
	/* relocate stack to SDRAM too where its located below malloc */
		gd->start_addr_sp = gd->relocaddr - TOTAL_MALLOC_LEN;
	} else {
		gd->relocaddr = CONFIG_SYS_TEXT_BASE + CONFIG_SYS_INIT_RAM_SIZE;
		gd->start_addr_sp = gd->relocaddr - TOTAL_MALLOC_LEN;
	}
	gd->reloc_off = 0;
	debug("relocation Offset is: %08lx\n", gd->reloc_off);

	/* copy all old global data to new allocated location */
	memcpy(id, (void *)gd, sizeof(gd_t));

	/* assign the global data to new location, no longer in stack */
	gd = id;

	/* rebase the stack pointer as we won't jump back here */
	asm volatile ("mov sp, %0" : : "r" (gd->start_addr_sp)
		: "r0", "r1", "r2", "r3", "ip", "lr", "memory", "cc");

	/* change the destination address so later malloc init will point to
	existing allocated malloc memory space */
	board_init_r(id, (CONFIG_SYS_INIT_SP_ADDR - CONFIG_OCRAM_STACK_SIZE));
}

int is_chosen_boolean_true(const void *blob, const char *name)
{
	int node;
	int rval = 0;

	node = fdt_subnode_offset(blob, 0, "chosen");

	if (node >= 0)
		rval = fdtdec_get_bool(blob, node, name);

	return rval;
}

int is_external_fpga_config(const void *blob)
{
	static const char *name = "external-fpga-config";

	return is_chosen_boolean_true(blob, name);
}

int is_early_release_fpga_config(const void *blob)
{
	static const char *name = "early-release-fpga-config";

	return is_chosen_boolean_true(blob, name);
}

/*
 * This function looking the 1st encounter UART peripheral,
 * and then return its offset of the dedicated/shared IO pin
 * mux. offset value (zero and above).
 */
static int find_peripheral_uart(const void *blob,
	int child, const char *node_name)
{
	int len;
	fdt_addr_t base_addr = 0;
	fdt_size_t size;
	const u32 *cell;
	u32 value, offset = 0;

	base_addr = fdtdec_get_addr_size(blob, child, "reg", &size);
	if (base_addr != FDT_ADDR_T_NONE) {
		debug("subnode %s %x:%x\n",
			node_name, base_addr, size);

		cell = fdt_getprop(blob, child, "pinctrl-single,pins",
			&len);
		if (cell != NULL) {
			debug("%p %d\n", cell, len);
			for (; len > 0; len -= (2 * sizeof(u32))) {
				offset = fdt32_to_cpu(*cell++);
				value = fdt32_to_cpu(*cell++);
				debug("<0x%x>\n", value);
				/* Found UART peripheral */
				if (0x0D == value)
					return offset;
			}
		}
	}
	return -1;
}

/*
 * This function looking the 1st encounter UART peripheral,
 * and then return its offset of the dedicated/shared IO pin
 * mux. UART peripheral is found if the offset is not in negative
 * value.
 */
static int is_peripheral_uart_true(const void *blob,
	int node, const char *child_name)
{
	int child, len;
	const char *node_name;

	child = fdt_first_subnode(blob, node);

	if (child < 0)
		return -1;

	node_name = fdt_get_name(blob, child, &len);

	while (node_name) {
		if (!strcmp(child_name, node_name))
			return find_peripheral_uart(blob, child, node_name);

		child = fdt_next_subnode(blob, child);

		if (child < 0)
			break;

		node_name = fdt_get_name(blob, child, &len);
	}

	return -1;
}

/*
 * This function looking the 1st encounter UART dedicated IO peripheral,
 * and then return based address of the 1st encounter UART dedicated
 * IO peripheral.
 */
unsigned int dedicated_uart_com_port(const void *blob)
{
	int node;

	node = fdtdec_next_compatible(blob, 0, COMPAT_PINCTRL_SINGLE);

	if (node < 0)
		return 0;

	if (0 <= is_peripheral_uart_true(blob, node, "dedicated"))
		return SOCFPGA_UART1_ADDRESS;
	else
		return 0;
}

/*
 * This function looking the 1st encounter UART shared IO peripheral, and then
 * return based address of the 1st encounter UART shared IO peripheral.
 */
unsigned int shared_uart_com_port(const void *blob)
{
	int node, ret;

	node = fdtdec_next_compatible(blob, 0, COMPAT_PINCTRL_SINGLE);

	if (node < 0)
		return 0;

	ret = is_peripheral_uart_true(blob, node, "shared");

	if (PINMUX_UART0_TX_SHARED_IO_OFFSET_Q1_3 == ret ||
		PINMUX_UART0_TX_SHARED_IO_OFFSET_Q2_11 == ret ||
		PINMUX_UART0_TX_SHARED_IO_OFFSET_Q3_3 == ret)
		return SOCFPGA_UART0_ADDRESS;
	else if (PINMUX_UART1_TX_SHARED_IO_OFFSET_Q1_7 == ret ||
		PINMUX_UART1_TX_SHARED_IO_OFFSET_Q3_7 == ret ||
		PINMUX_UART1_TX_SHARED_IO_OFFSET_Q4_3 == ret)
		return SOCFPGA_UART1_ADDRESS;
	else
		return 0;
}

/*
 * This function initializes shared IO UART, and printing out all buffer
 * store messages to console after UART initialization done.
 */
void shared_uart_buffer_to_console(void)
{
	unsigned int com_port = shared_uart_com_port(gd->fdt_blob);

	/* UART console is connected with shared IO */
	if (com_port) {
		if (!gd->uart_ready_for_console) {
			gd->uart_ready_for_console = 1;
			NS16550_init((NS16550_t)com_port,
				ns16550_calc_divisor(
				(NS16550_t)com_port,
				CONFIG_SYS_NS16550_CLK,
				CONFIG_BAUDRATE));
			/*
			 * Print out all buffer store messages
			 * after shared IO configuration done.
			*/
			console_init_f();
		}
	}
}

/*
 * UART is connected to console, if based address is not zero.
 */
unsigned int is_uart_console_true(const void *blob)
{
	if (dedicated_uart_com_port(blob) ||
		is_external_fpga_config(blob))
		return 1;
	else
		return 0;
}

/*
 * This function looking the 1st encounter UART peripheral, and then return
 * base address of the 1st encounter UART peripheral.
 */
unsigned int uart_com_port(const void *blob)
{
	unsigned int ret;

	ret = dedicated_uart_com_port(blob);

	if (ret)
		return ret;

	return shared_uart_com_port(blob);
}

/*
 * This function set/unset magic number "0xd15ea5e" to
 * handoff register isw_handoff[7] - 0xffd0624c
 * This magic number is part of boot progress tracking
 * and required by boot to initialize HW.
 */
void set_regular_boot(unsigned int set)
{
	unsigned int ret =
			readl(&reset_manager_base->syswarmmask);
	unsigned int s2f_ret =
			readl(&system_manager_base->
				isw_handoff[MPFE_RESET_RECOVERY_REG]);

	if (set) {
		if ((ret & ALT_RSTMGR_SYSWARMMASK_S2F_SET_MSK) &&
			!is_early_release_fpga_config(gd->fdt_blob)) {
			/* Masking s2f module reset */
			writel(ret & (~ALT_RSTMGR_SYSWARMMASK_S2F_SET_MSK),
				 &reset_manager_base->syswarmmask);

			/*
			 * Signal for restoring s2f user setting after
			 * warm reset
			 */
			writel(REGULAR_BOOT_S2FWARMRESET_RESTORE_MAGIC,
				&system_manager_base->
					isw_handoff[MPFE_RESET_RECOVERY_REG]);
		} else {
			writel(REGULAR_BOOT_MAGIC,
				&system_manager_base->
					isw_handoff[MPFE_RESET_RECOVERY_REG]);
		}
	} else {
		if ((s2f_ret == REGULAR_BOOT_S2FWARMRESET_RESTORE_MAGIC) &&
			!is_early_release_fpga_config(gd->fdt_blob)) {
			/* Unmasking s2f module reset */
			writel(ret | ALT_RSTMGR_SYSWARMMASK_S2F_SET_MSK,
				&reset_manager_base->syswarmmask);
		}

		writel(0, &system_manager_base->
				isw_handoff[MPFE_RESET_RECOVERY_REG]);
	}
}

/*
 * This function is used to check whether
 * handoff register isw_handoff[7] contains
 * magic number "0xd15ea5e" or s2f warm reset
 * restore magic number "0xd15ea5f".
 */
unsigned int is_regular_boot(void)
{
	unsigned int status;

	status = readl(&system_manager_base->
				isw_handoff[MPFE_RESET_RECOVERY_REG]);

	if (status == REGULAR_BOOT_MAGIC ||
		status == REGULAR_BOOT_S2FWARMRESET_RESTORE_MAGIC)
		return 1;
	else
		return 0;
}

/*
 * This function is used to enable/disable RAM boot with magic value and
 * setting U-boot re-entrance location.
 */
void enable_ram_boot(unsigned int enable, unsigned long reentrance_loc)
{
	/*
	 * Write magic value into magic register to unlock support for
	 * issuing warm reset.
	 */
	writel(enable,
		&system_manager_base->warmram_enable);
	writel(reentrance_loc,
			 &system_manager_base->warmram_execution);
}

#if defined(CONFIG_CADENCE_QSPI)
/* This function is used to trigger software reset
 * to the QSPI. On some boards, the QSPI reset may
 * not be connected to the HPS warm reset.
 */
int qspi_software_reset(void)
{
	/* QSPI software reset command, for the case where
		no HPS reset connected to QSPI reset */
	struct spi_flash *flash;
	/* Get the flash info */
	flash = spi_flash_probe(CONFIG_SPI_FLASH_BUS, CONFIG_SPI_FLASH_CS,
		 CONFIG_SF_DEFAULT_SPEED, SPI_MODE_3);

	if (!(flash)) {
		puts("SPI probe failed.\n");
		return -1;
	}

	if (!memcmp(flash->name, "N25", 3))
		writel(QSPI_N25_SOFT_RESET_COMMAND,
			&system_manager_base->romcode_qspiresetcommand);
	else if (!memcmp(flash->name, "S25FL", 5))
		writel(QSPI_S25FL_SOFT_RESET_COMMAND,
			&system_manager_base->romcode_qspiresetcommand);
	else /* No software reset */
		writel(QSPI_NO_SOFT_RESET,
			&system_manager_base->romcode_qspiresetcommand);

	return 0;
}
#endif
