// Seed: 3682255714
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_4 = 32'd3
) (
    _id_1
);
  input wire _id_1;
  logic id_2[1 : id_1];
  ;
  parameter id_3 = 1;
  tri0 _id_4 = id_1 | id_4;
  wire [-1 'h0 : { "" }] id_5, id_6, id_7;
  always $signed(13);
  ;
  wire id_8;
  logic [7:0][-1 'b0 : id_1][1  -  id_4] id_9;
  ;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_10,
      id_8,
      id_6,
      id_7,
      id_8,
      id_5,
      id_5,
      id_10
  );
endmodule
