
---------- Begin Simulation Statistics ----------
final_tick                               1528383173500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 504443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803156                       # Number of bytes of host memory used
host_op_rate                                   953338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4163.00                       # Real time elapsed on the host
host_tick_rate                               72450953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000002                       # Number of instructions simulated
sim_ops                                    3968750663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.301614                       # Number of seconds simulated
sim_ticks                                301613680500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   478                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1062909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2125725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8434754                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    201256212                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     87531115                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    108994082                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21462967                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     229382501                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      13105232                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5868741                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       931988965                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      564587253                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8439538                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        171743663                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    153087786                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         6242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    368041198                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1872566046                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    551379284                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.396149                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.337372                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    185645056     33.67%     33.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     59492018     10.79%     44.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     37625474      6.82%     51.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     41617645      7.55%     58.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20556208      3.73%     62.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     26043460      4.72%     67.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     15355734      2.78%     70.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     11955903      2.17%     72.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    153087786     27.76%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    551379284                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        353215384                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9265651                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1600442758                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           238523105                       # Number of loads committed
system.switch_cpus_1.commit.membars               108                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      4148588      0.22%      0.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1289330592     68.85%     69.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1075496      0.06%     69.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      6341911      0.34%     69.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     43161488      2.30%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           98      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     37520476      2.00%     73.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       785328      0.04%     73.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4519604      0.24%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     20653471      1.10%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           49      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49302762      2.63%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     35917538      1.92%     79.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.22%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    180281745      9.63%     90.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    107339072      5.73%     96.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     58241360      3.11%     99.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      9193132      0.49%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1872566046                       # Class of committed instruction
system.switch_cpus_1.commit.refs            355055309                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1872566046                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.603227                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.603227                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    200873457                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2393588576                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       52673102                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       294574290                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8544432                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     46315428                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         266309571                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              608702                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         127618419                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              361677                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         229382501                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       180558125                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           576173659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       319112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          657                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1344558319                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        10159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       259082                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17088864                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.380259                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     17992726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    100636347                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.228941                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    602980717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.175215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.516589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      193558985     32.10%     32.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       33409305      5.54%     37.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       16626516      2.76%     40.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       35007384      5.81%     46.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       28520429      4.73%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24027841      3.98%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       21785880      3.61%     58.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       19401712      3.22%     61.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      230642665     38.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    602980717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       597143093                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      353428122                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                246644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     11457423                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      182994628                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.440392                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          394604282                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        127610915                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      90966642                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    287892316                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       144067                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       213977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    141644097                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2246310856                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    266993367                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20359556                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2075338668                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       259666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1716541                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8544432                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      2327012                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207047                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     22998933                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        52355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19444                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1586                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     49369207                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25111890                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19444                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     10401328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1056095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2599935829                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2067937800                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.598684                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1556540476                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.428123                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2073523635                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2621973823                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1404140101                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.657750                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.657750                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6995950      0.33%      0.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1439287022     68.68%     69.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1140476      0.05%     69.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      6624056      0.32%     69.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     51715624      2.47%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          998      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          177      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     43943023      2.10%     73.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       825555      0.04%     73.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5460088      0.26%     74.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     23515474      1.12%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          141      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     50540380      2.41%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     36883629      1.76%     79.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1922252      0.09%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     24345724      1.16%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    203285461      9.70%     90.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    119877429      5.72%     96.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     68074840      3.25%     99.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     11259930      0.54%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2095698229                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     396416731                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    790349481                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    391737102                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    517925732                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          53498716                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025528                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      45588562     85.21%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     85.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       156871      0.29%     85.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        34748      0.06%     85.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       575851      1.08%     86.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       157193      0.29%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        26990      0.05%     86.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       443421      0.83%     87.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     87.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     87.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult         4368      0.01%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3114052      5.82%     93.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2116123      3.96%     97.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       705981      1.32%     98.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       574550      1.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1745784264                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4066972933                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1676200698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2102147548                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2245778021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2095698229                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       532835                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    373744774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      9446528                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       526593                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    526863386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    602980717                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.475564                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.973487                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    200455095     33.24%     33.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     19987734      3.31%     36.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     32080572      5.32%     41.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     41466688      6.88%     48.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     49482270      8.21%     56.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     57650050      9.56%     66.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     75050745     12.45%     78.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     63795017     10.58%     89.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     63012546     10.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    602980717                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.474143                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         180588677                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               30754                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     12010230                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5326408                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    287892316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    141644097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     816219255                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              603227361                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     113280204                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2112960701                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     25651934                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70471650                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     24785338                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2929205                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5710924782                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2340781819                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2616569903                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       322225144                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26880511                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8544432                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     88428403                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      503609131                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    692863909                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3021443633                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        30877                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         3621                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       122243073                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         4459                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2637707877                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4533325940                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  6813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2224293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4445032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          43555                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1181223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       179218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2362164                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         179218                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             913039                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       327587                       # Transaction distribution
system.membus.trans_dist::CleanEvict           735317                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            149779                       # Transaction distribution
system.membus.trans_dist::ReadExResp           149779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        913039                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3188543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3188543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3188543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     88985920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     88985920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88985920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1062821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1062821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1062821                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3688416000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5620819250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1528383173500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1528383173500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2010687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       922454                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1843707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3659                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        922491                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1088196                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2767399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3901960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6669359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    118074112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    111200960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              229275072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1364227                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24283712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3588554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012169                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3544888     98.78%     98.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43664      1.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3588554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3584271000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1949173454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1383746480                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       918801                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       120924                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1039725                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       918801                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       120924                       # number of overall hits
system.l2.overall_hits::total                 1039725                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3653                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1177290                       # number of demand (read+write) misses
system.l2.demand_misses::total                1180943                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3653                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1177290                       # number of overall misses
system.l2.overall_misses::total               1180943                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    322886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  98881231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      99204117500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    322886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  98881231500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     99204117500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       922454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1298214                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2220668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       922454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1298214                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2220668                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.906854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.531796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.906854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.531796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 88389.269094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83990.547359                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84004.153884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 88389.269094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83990.547359                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84004.153884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              379393                       # number of writebacks
system.l2.writebacks::total                    379393                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1177290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1180943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1177290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1180943                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    304621000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92994781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  93299402500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    304621000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92994781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  93299402500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.906854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.531796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.906854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.531796                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83389.269094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78990.547359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79004.153884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83389.269094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78990.547359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79004.153884                       # average overall mshr miss latency
system.l2.replacements                        1184972                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       439301                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           439301                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       439301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       439301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       922438                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           922438                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       922438                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       922438                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1315                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1315                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         3636                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3636                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3659                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3659                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.006286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.006286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       445500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       445500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.006286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.006286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19369.565217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19369.565217                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        26300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26300                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       183718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              183718                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14717055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14717055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       210018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.874773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80106.766893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80106.766893                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       183718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         183718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13798465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13798465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.874773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75106.766893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75106.766893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       918801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             918801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    322886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    322886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       922454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         922454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88389.269094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88389.269094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    304621000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    304621000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83389.269094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83389.269094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        94624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             94624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       993572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          993572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  84164176500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  84164176500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1088196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1088196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.913045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.913045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84708.683920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84708.683920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       993572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       993572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  79196316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79196316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.913045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.913045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79708.683920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79708.683920                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     6563078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1189068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.519514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      73.847746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.374028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        17.249104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.102920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    63.649436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    63.885628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3875.891139                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.015539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.015597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.946262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36744764                       # Number of tag accesses
system.l2.tags.data_accesses                 36744764                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   4443636                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1184972                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        4444974                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          441                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       117684                       # number of demand (read+write) hits
system.l3.demand_hits::total                   118125                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          441                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       117684                       # number of overall hits
system.l3.overall_hits::total                  118125                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         3212                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1059606                       # number of demand (read+write) misses
system.l3.demand_misses::total                1062818                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         3212                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1059606                       # number of overall misses
system.l3.overall_misses::total               1062818                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    277980500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  84687042500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      84965023000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    277980500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  84687042500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     84965023000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3653                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1177290                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1180943                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3653                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1177290                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1180943                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.879277                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.900038                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.899974                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.879277                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.900038                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.899974                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86544.364882                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79923.143602                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79943.153955                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86544.364882                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79923.143602                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79943.153955                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              327587                       # number of writebacks
system.l3.writebacks::total                    327587                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         3212                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1059606                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1062818                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         3212                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1059606                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1062818                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    245860500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  74090982500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  74336843000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    245860500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  74090982500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  74336843000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.879277                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.900038                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.899974                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.879277                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.900038                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.899974                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76544.364882                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69923.143602                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69943.153955                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76544.364882                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69923.143602                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69943.153955                       # average overall mshr miss latency
system.l3.replacements                        1165287                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       379393                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           379393                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       379393                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       379393                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        76832                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         76832                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           20                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            3                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.130435                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.130435                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        56500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        56500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.130435                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18833.333333                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18833.333333                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        33939                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 33939                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       149779                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              149779                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12338937500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12338937500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       183718                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            183718                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.815266                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.815266                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82380.957945                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82380.957945                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       149779                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         149779                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10841147500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10841147500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.815266                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.815266                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72380.957945                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72380.957945                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          441                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        83745                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             84186                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         3212                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       909827                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          913039                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    277980500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  72348105000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  72626085500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3653                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       993572                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        997225                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.879277                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.915713                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.915580                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 86544.364882                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79518.529347                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79543.245688                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         3212                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       909827                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       913039                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    245860500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  63249835000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  63495695500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.879277                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.915713                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.915580                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76544.364882                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69518.529347                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69543.245688                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2351375                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1198055                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.962660                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2970.466889                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        17.476347                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      7262.036619                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1203.879546                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   161.937434                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 21152.203164                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.090651                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000533                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.221620                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036739                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.004942                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.645514                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1275                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31350                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  38959911                       # Number of tag accesses
system.l3.tags.data_accesses                 38959911                       # Number of data accesses
system.l3.tags.cache_friendly                 1975639                       # Number of cache friendly accesses
system.l3.tags.cache_averse                    309690                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims          875519                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            289768                       # Number of cache averse victims
system.l3.tags.OPT_hits                       1492020                       # Number of OPT hits
system.l3.tags.OPT_misses                      234232                       # Number of OPT misses
system.l3.tags.OPT_nan                         635912                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            997225                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       706980                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1639505                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              23                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             23                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           183718                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          183718                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       997225                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3543130                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     99861504                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1165287                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20965568                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2346253                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.076385                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.265613                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2167035     92.36%     92.36% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 179218      7.64%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2346253                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1560475000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1771426000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       205568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67814784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68020352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       205568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        205568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20965568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20965568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         3212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1059606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1062818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       327587                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             327587                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       681561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    224839881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             225521441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       681561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           681561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69511330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69511330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69511330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       681561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    224839881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            295032771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    327587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      3212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1059468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024536449750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        19245                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        19245                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2497342                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             309146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1062818                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     327587                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1062818                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   327587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            66556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20760                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10737583500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5313400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30662833500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10104.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28854.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   867916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183472                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1062818                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               327587                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  783024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  204366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       338860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.574137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.029152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.953110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       175344     51.75%     51.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62847     18.55%     70.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22547      6.65%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13118      3.87%     80.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10090      2.98%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10540      3.11%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4210      1.24%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3781      1.12%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36383     10.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       338860                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.218342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1225.583619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        19239     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19245                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.020992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.986522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.089564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9903     51.46%     51.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              243      1.26%     52.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7959     41.36%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1095      5.69%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.18%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19245                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68011520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20964416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68020352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20965568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       225.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    225.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  301638926000                       # Total gap between requests
system.mem_ctrls.avgGap                     216943.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       205568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67805952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20964416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 681560.596519427490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 224810598.403874456882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69507510.286822021008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         3212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1059606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       327587                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst    113504250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  30549329250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7223899700000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35337.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28830.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22051850.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1208252220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            642201285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3781215480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          856325340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23808695040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76776469770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51165783840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158238942975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.641133                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132093940250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10071360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 159448394000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1211215320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            643772415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3806319720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          853584840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23808695040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      76170506760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51676068480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       158170162575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.413091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 133434522000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10071360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 158107798500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1364815582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136413547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    179602647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1680831776                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1364815582                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136413547                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    179602647                       # number of overall hits
system.cpu.icache.overall_hits::total      1680831776                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       821374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        82616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       955468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1859458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       821374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        82616                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       955468                       # number of overall misses
system.cpu.icache.overall_misses::total       1859458                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    578504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   6948820997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7527324997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    578504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   6948820997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7527324997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1365636956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136496163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    180558115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1682691234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1365636956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136496163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    180558115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1682691234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7272.688355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4048.128539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7272.688355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4048.128539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4846                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               108                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.870370                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1825932                       # number of writebacks
system.cpu.icache.writebacks::total           1825932                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        32977                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32977                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        32977                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32977                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       922491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1005107                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       922491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1005107                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   6326915997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6864111997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   6326915997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6864111997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.005109                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.005109                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6858.512438                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6829.235093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6858.512438                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6829.235093                       # average overall mshr miss latency
system.cpu.icache.replacements                1825932                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1364815582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136413547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    179602647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1680831776                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       821374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        82616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       955468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1859458                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    578504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   6948820997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7527324997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1365636956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136496163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    180558115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1682691234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7272.688355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4048.128539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        32977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       922491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1005107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   6326915997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6864111997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.005109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6858.512438                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6829.235093                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.925400                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1682658257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1826481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            921.256918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.617581                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.995720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    79.312099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.154906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6732591417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6732591417                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1682658257                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1826481                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1682691234                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    424433572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     42551034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    352492541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        819477147                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    424433572                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     42551034                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    352673044                       # number of overall hits
system.cpu.dcache.overall_hits::total       819657650                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       341429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6653559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7023104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       341429                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28116                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6654209                       # number of overall misses
system.cpu.dcache.overall_misses::total       7023754                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1072665000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 442897009134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 443969674134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1072665000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 442897009134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 443969674134                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    424775001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42579150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    359146100                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    826500251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    424775001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42579150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    359327253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    826681404                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.018526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.018519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38151.408451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 66565.428988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63215.591587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38151.408451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 66558.926708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63209.741419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8980297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7818                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            227498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.474180                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   159.551020                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       768270                       # number of writebacks
system.cpu.dcache.writebacks::total            768270                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5352088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5352088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5352088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5352088                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1301471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1329587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1301850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1329966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1058607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 100887301638                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101945908638                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1058607000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 100903069638                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101961676638                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37651.408451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77517.902157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76674.868691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37651.408451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77507.446816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76664.874619                       # average overall mshr miss latency
system.cpu.dcache.replacements                1667242                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    237889541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23800040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    236170731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       497860312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       189743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        15894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6435874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6641511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    168046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 427408771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 427576817500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    238079284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23815934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    242606605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    504501823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.026528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10572.952057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 66410.369594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64379.448818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5348057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5348057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        15894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1087817                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1103711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    160099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  85780974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85941074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10072.952057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78856.070920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77865.559010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    186544031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     18750994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    116321810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      321616835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       151686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       217685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    904618500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15488238134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16392856634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186695717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     18763216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    116539495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321998428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74015.586647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 71149.772074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42959.007723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4031                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4031                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       213654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       225876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    898507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  15106327138                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16004834638                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73515.586647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70704.630562                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70856.729524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       180503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        180503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          650                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          650                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       181153                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       181153                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.003588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data     15768000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     15768000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.002092                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002092                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 41604.221636                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41604.221636                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995869                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           821329124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1667754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            492.476183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.435761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.650803                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    97.909306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.048146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.191229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3308393370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3308393370                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         821329124                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      1667754                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              826681404                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528383173500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1135600018000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 392783155500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
