 
****************************************
Report : qor
Design : DMAC_TOP
Version: Q-2019.12-SP5-5
Date   : Mon May 15 13:59:35 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          4.10
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         20
  Hierarchical Port Count:       3164
  Leaf Cell Count:              14188
  Buf/Inv Cell Count:            4122
  Buf Cell Count:                3116
  Inv Cell Count:                1006
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     11414
  Sequential Cell Count:         2774
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    27230.513449
  Noncombinational Area: 18537.263922
  Buf/Inv Area:           7671.845254
  Total Buffer Area:          6387.15
  Total Inverter Area:        1284.70
  Macro/Black Box Area:      0.000000
  Net Area:              12230.236358
  -----------------------------------
  Cell Area:             45767.777371
  Design Area:           57998.013729


  Design Rules
  -----------------------------------
  Total Number of Nets:         15127
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: taurus

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.73
  Logic Optimization:                 21.55
  Mapping Optimization:              300.60
  -----------------------------------------
  Overall Compile Time:              330.47
  Overall Compile Wall Clock Time:   330.54

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
