
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001057                       # Number of seconds simulated
sim_ticks                                  1057217598                       # Number of ticks simulated
final_tick                               400553931996                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191366                       # Simulator instruction rate (inst/s)
host_op_rate                                   252878                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34841                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344452                       # Number of bytes of host memory used
host_seconds                                 30344.47                       # Real time elapsed on the host
sim_insts                                  5806892786                       # Number of instructions simulated
sim_ops                                    7673443301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        11136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        11392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        19584                       # Number of bytes read from this memory
system.physmem.bytes_read::total               136192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        58240                       # Number of bytes written to this memory
system.physmem.bytes_written::total             58240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           87                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           89                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          153                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1064                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             455                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  455                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3511103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10533309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1695015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13802267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1816088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19492676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1695015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13802267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1695015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13681195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3511103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10775454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3147886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9322584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1816088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18524096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128821163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3511103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1695015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1816088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1695015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1695015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3511103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3147886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1816088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18887313                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55087997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55087997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55087997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3511103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10533309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1695015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13802267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1816088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19492676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1695015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13802267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1695015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13681195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3511103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10775454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3147886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9322584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1816088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18524096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183909160                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210630                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172425                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86659                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80833                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21263                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2015223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178448                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210630                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102096                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61219                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         40116                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124769                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2339005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.619071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2094191     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11292      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17888      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23845      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25025      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21408      0.92%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11425      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17732      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116199      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2339005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083079                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464817                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1994900                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        60910                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244174                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          376                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38643                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34413                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444531                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1249                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38643                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2000846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12508                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        35618                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238597                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12789                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1442891                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1573                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2013792                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6709691                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6709691                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298558                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40064                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15391                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1357196                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          317                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       430452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2339005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580245                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1766597     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       234293     10.02%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       119088      5.09%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        90072      3.85%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        71121      3.04%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28951      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18157      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9478      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1248      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2339005                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            323     13.06%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           908     36.72%     49.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1242     50.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141730     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20211      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123111      9.07%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71976      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1357196                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535321                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2473                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001822                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5056186                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1616843                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359669                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2654                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24621                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1463                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38643                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9810                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1142                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439805                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136072                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72359                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25059                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337084                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115679                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20111                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187639                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189557                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71960                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527388                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334955                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334866                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767936                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069360                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526513                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371098                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209367                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2300362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1796045     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       249810     10.86%     88.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        94448      4.11%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44952      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37595      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22055      0.96%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        19481      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8469      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        27507      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2300362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        27507                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3712651                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918272                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 196290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.535295                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.535295                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394431                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394431                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6015989                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860959                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338211                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          207578                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       170137                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22004                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        84446                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           79284                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21090                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          974                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1985248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1186133                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             207578                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       100374                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               259545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63191                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         52853                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           123808                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2338480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.621000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.977685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2078935     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           27524      1.18%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           32238      1.38%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17696      0.76%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19935      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11339      0.48%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7709      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20413      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          122691      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2338480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081875                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.467848                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1968728                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        69958                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           257306                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2005                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40478                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33605                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1447571                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1982                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40478                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1972217                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14520                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46475                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           255864                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8921                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1445764                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1805                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2011900                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6731681                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6731681                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1687601                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          324293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          374                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          210                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            25968                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       138718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        74531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1730                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16328                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1442020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1354167                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1926                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       198773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       461805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2338480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579080                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270346                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1769127     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       228229      9.76%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123199      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        85237      3.64%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        74655      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        38013      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9477      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6062      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4481      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2338480                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            332     10.75%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1415     45.84%     56.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1340     43.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1133930     83.74%     83.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21172      1.56%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       125099      9.24%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        73802      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1354167                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534126                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3087                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002280                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5051827                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1641205                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1329480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1357254                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3313                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27101                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40478                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10457                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1069                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1442395                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       138718                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        74531                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24939                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1332268                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       117003                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21899                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              190758                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          185546                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             73755                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525488                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1329556                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1329480                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           791686                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2075835                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524389                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381382                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       990791                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1215342                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       227060                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21977                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2298002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.528869                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.347681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1801383     78.39%     78.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       230473     10.03%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96835      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        57509      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        39888      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25955      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13770      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10787      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        21402      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2298002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       990791                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1215342                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                183798                       # Number of memory references committed
system.switch_cpus1.commit.loads               111613                       # Number of loads committed
system.switch_cpus1.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173900                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1095677                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24703                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        21402                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3719002                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2925290                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 196815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             990791                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1215342                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       990791                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.558860                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.558860                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390799                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390799                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6007958                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1848748                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1349065                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195574                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       173705                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        17021                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       127928                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          122832                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           11873                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          567                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2036782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1108107                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195574                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       134705                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               246107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          55393                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         30492                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           124417                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2351665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.531305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.784433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2105558     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           36840      1.57%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19078      0.81%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           35971      1.53%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11892      0.51%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           33291      1.42%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5374      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9013      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           94648      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2351665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077141                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.437072                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1966713                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       101260                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           245497                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          256                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37938                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19292                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1245370                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37938                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1974530                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          66713                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        13046                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           239421                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        20016                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1242728                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           942                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        18247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1636988                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5637488                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5637488                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1301381                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          335581                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            35647                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       218549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        36678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          210                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8324                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1234448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1146828                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1091                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       237761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       500795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2351665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.487666                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.102944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1846700     78.53%     78.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       167152      7.11%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       159901      6.80%     92.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        98027      4.17%     96.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        50671      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        13135      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15419      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          360      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          300      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2351665                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2072     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           819     23.05%     81.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          662     18.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       903299     78.76%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         9218      0.80%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       197957     17.26%     96.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        36271      3.16%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1146828                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.452345                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3553                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003098                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4649963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1472381                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1115886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1150381                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          908                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        46570                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1106                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37938                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          32220                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2522                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1234613                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       218549                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        36678                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        17987                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1130348                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       194706                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16478                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              230974                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          171383                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             36268                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445845                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1116269                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1115886                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           675012                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1489377                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.440140                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.453218                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       880381                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       994402                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       240256                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2313727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.429784                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297552                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1941791     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       147188      6.36%     90.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        93897      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        29106      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        48585      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         9776      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6324      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5542      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31518      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2313727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       880381                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        994402                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                207544                       # Number of memory references committed
system.switch_cpus2.commit.loads               171972                       # Number of loads committed
system.switch_cpus2.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            152646                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           869465                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31518                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3516867                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2507300                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 183630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             880381                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               994402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       880381                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.879770                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.879770                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.347250                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.347250                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5242928                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1460745                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1310784                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          207601                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170155                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22004                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84456                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79296                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21094                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          974                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1985426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1186211                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             207601                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100390                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               259567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63191                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         53012                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           123819                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2338839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2079272     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27527      1.18%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32241      1.38%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17699      0.76%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19938      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11342      0.48%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7709      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20416      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          122695      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2338839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081884                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467879                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1968926                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        70096                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           257328                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2005                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40479                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33609                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1447686                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1974                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40479                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1972414                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14313                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46812                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           255888                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8928                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1445890                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1794                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2012074                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6732252                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6732252                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1687752                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          324313                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          374                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          210                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25987                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       138730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1732                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16329                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1442149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1354306                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1932                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       198787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       461748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2338839                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579051                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270309                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1769403     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       228297      9.76%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123196      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        85242      3.64%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74659      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        38023      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9474      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6064      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4481      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2338839                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            332     10.76%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1412     45.77%     56.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1341     43.47%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1134045     83.74%     83.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21171      1.56%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125114      9.24%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73812      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1354306                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534181                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3085                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002278                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5052468                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1641349                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1329610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1357391                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3319                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27104                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2345                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40479                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10228                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1057                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1442524                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       138730                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74537                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24940                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1332403                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117017                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21903                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              190785                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185566                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73768                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525542                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1329685                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1329610                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           791760                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2076008                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524440                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381386                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       990878                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1215454                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       227078                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21978                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2298360                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1801713     78.39%     78.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230493     10.03%     88.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96824      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57513      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        39892      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25953      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13775      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10785      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        21412      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2298360                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       990878                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1215454                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                183815                       # Number of memory references committed
system.switch_cpus3.commit.loads               111623                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173918                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1095779                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24707                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        21412                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3719480                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2925555                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 196456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             990878                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1215454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       990878                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.558635                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.558635                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.390833                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.390833                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6008563                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1848916                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1349161                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          207693                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       170136                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21998                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        84200                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           78983                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21051                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1985129                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1186304                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             207693                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       100034                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               259389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63275                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         53275                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           123796                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21751                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2338721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.621055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.978165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2079332     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           27558      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           32003      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17549      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           20003      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11436      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7655      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20339      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          122846      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2338721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081921                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467916                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1968981                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        70015                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           257118                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2030                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40572                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33726                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1447878                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40572                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1972458                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          14660                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        46406                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           255711                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8909                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1446034                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1812                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2012381                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6732514                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6732514                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1686656                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          325725                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          377                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            26123                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       138912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1784                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16319                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1442208                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1353944                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1975                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       198998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       464352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2338721                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578925                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270434                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1769794     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       227747      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       123228      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        85174      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74643      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        38168      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9432      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6065      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4470      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2338721                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            335     10.78%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1438     46.25%     57.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1336     42.97%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1133628     83.73%     83.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21187      1.56%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       125234      9.25%     94.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73731      5.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1353944                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534038                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3109                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002296                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5051693                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1641620                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1329070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1357053                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3319                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27350                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2286                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40572                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10697                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1042                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1442586                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       138912                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74442                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24875                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1331947                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       116998                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        21997                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              190687                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          185530                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             73689                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525362                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1329151                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1329070                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           791010                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2074339                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524227                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381331                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       990248                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1214682                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       227914                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21968                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2298149                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.528548                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.347039                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1801841     78.40%     78.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       230230     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96798      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        57342      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        40084      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26017      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13753      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10781      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        21303      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2298149                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       990248                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1214682                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                183718                       # Number of memory references committed
system.switch_cpus4.commit.loads               111562                       # Number of loads committed
system.switch_cpus4.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            173793                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1095099                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24693                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        21303                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3719442                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2925766                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 196574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             990248                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1214682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       990248                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.560263                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.560263                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.390585                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.390585                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6006470                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1847991                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1349097                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          210775                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       172544                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22092                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        86631                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           80801                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21246                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1001                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2015633                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1179173                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             210775                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       102047                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               244977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61281                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         39614                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124785                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2339136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.619492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2094159     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11343      0.48%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17750      0.76%     90.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           23839      1.02%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           25211      1.08%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           21364      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           11529      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           17650      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          116291      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2339136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.083136                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465103                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1995246                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        60453                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           244347                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          385                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38703                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34442                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1445769                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1249                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38703                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2001243                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          12596                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        35033                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           238746                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12811                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1444133                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1531                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2015217                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6715301                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6715301                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1715515                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          299702                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40348                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       136337                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          774                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15499                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1440699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1357800                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          354                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       177727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       433968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2339136                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580471                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273937                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1766748     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       234029     10.00%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       119210      5.10%     90.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        89988      3.85%     94.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        71345      3.05%     97.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        28900      1.24%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18147      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         9527      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1242      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2339136                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            317     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           925     37.24%     50.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1242     50.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1142232     84.12%     84.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20211      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       123200      9.07%     94.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        71989      5.30%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1357800                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.535559                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2484                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001829                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5057574                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1618789                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1335360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1360284                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2752                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        24870                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1447                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38703                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           9870                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1441054                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       136337                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72352                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25024                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1337629                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       115688                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20171                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              187661                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          189651                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             71973                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.527603                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1335451                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1335360                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           767950                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2070218                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.526708                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370951                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000162                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1230642                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       210417                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22148                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2300433                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534961                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.384392                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1796118     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       249904     10.86%     88.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        94596      4.11%     93.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        44728      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        37541      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21852      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19607      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8400      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27687      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2300433                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000162                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1230642                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182372                       # Number of memory references committed
system.switch_cpus5.commit.loads               111467                       # Number of loads committed
system.switch_cpus5.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            177418                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1108804                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25336                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27687                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3713792                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2920828                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 196159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000162                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1230642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000162                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.534884                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.534884                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.394495                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.394495                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6018177                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1861783                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1338903                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          230259                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191852                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22669                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89352                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81853                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24234                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1038                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1992272                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1262331                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             230259                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       106087                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64218                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         60911                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125416                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2356656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.658793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.038748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2094520     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15878      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20042      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32127      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13066      0.55%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17086      0.73%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19822      0.84%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9341      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          134774      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2356656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090821                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497903                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1980561                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        73961                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260849                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41120                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34740                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1542244                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41120                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1983038                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6332                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        61628                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258493                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6039                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1532418                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2141365                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7121050                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7121050                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1754705                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          386660                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22274                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       145138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16745                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1494017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1421242                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1998                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       203784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       431307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2356656                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.603076                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.325732                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1756048     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       272883     11.58%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111898      4.75%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63450      2.69%     93.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        84421      3.58%     97.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26953      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26356      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13548      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1099      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2356656                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10012     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1398     11.01%     89.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1288     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1197560     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19183      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       130781      9.20%     94.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73544      5.17%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1421242                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.560582                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12698                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008934                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5213836                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1698188                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1381831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1433940                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31087                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1417                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41120                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4733                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1494385                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       145138                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73862                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25796                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1394882                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       128028                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        26360                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              201548                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          196636                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73520                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.550185                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1381866                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1381831                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           827572                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2225505                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545038                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371858                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1020672                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1257606                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       236786                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22650                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2315536                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543117                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362839                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1782916     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       270297     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97943      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        48564      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44484      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18851      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18706      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8896      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24879      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2315536                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1020672                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1257606                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186496                       # Number of memory references committed
system.switch_cpus6.commit.loads               114051                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182265                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1132253                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25950                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24879                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3785036                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3029910                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 178639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1020672                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1257606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1020672                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.483947                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.483947                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.402585                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.402585                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6273561                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1933446                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1424191                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2535295                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          195742                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       173812                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        16994                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       128142                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          122916                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           11826                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          563                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2037695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1108399                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             195742                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       134742                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               246271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55301                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         30712                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124405                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2352896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.531148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.784410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2106625     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           37054      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19124      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           36002      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11706      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           33298      1.42%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5279      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9025      0.38%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           94783      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2352896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077207                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.437187                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1959834                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       109270                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           245653                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          266                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37872                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19366                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1245640                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37872                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1968450                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          72787                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        12915                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           239109                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        21762                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1242926                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           957                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        20002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1636999                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5637454                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5637454                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1302314                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          334665                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38193                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       218659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        36664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          235                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8325                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1234599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1146943                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1105                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       237090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       499606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2352896                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.487460                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.102196                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1847222     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       168381      7.16%     85.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       159159      6.76%     92.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        98309      4.18%     96.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        50730      2.16%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        13117      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15329      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          354      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2352896                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2077     58.29%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           822     23.07%     81.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          664     18.64%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       903419     78.77%     78.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9225      0.80%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       197945     17.26%     96.84% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        36271      3.16%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1146943                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.452390                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3563                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003107                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4651450                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1471862                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1116176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1150506                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          931                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        46449                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1092                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37872                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          34218                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2808                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1234764                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           75                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       218659                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        36664                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        17920                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1130483                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       194755                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16460                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              231023                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          171547                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             36268                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.445898                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1116554                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1116176                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           675248                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1487843                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.440255                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.453844                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       881169                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       995190                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239628                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16731                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2315024                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.429883                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297863                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1942865     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       147244      6.36%     90.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93969      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        29101      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        48653      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         9778      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6281      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5547      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31586      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2315024                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       881169                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        995190                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                207777                       # Number of memory references committed
system.switch_cpus7.commit.loads               172205                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            152777                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           870122                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31586                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3518256                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2507552                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             881169                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               995190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       881169                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.877195                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.877195                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347561                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347561                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5243490                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1460791                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1311277                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l2.replacements                           1069                       # number of replacements
system.l2.tagsinuse                      32763.054276                       # Cycle average of tags in use
system.l2.total_refs                           701151                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33835                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.722654                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1040.095537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.047765                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     47.120626                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.773247                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     47.673951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.997557                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     74.965336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.772354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     48.873084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.772337                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     47.560567                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.050954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     46.965269                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     11.773840                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     38.712131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.997062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     71.978510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3266.859641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4040.069989                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5062.182104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4054.942609                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4027.517463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3225.041263                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2528.488213                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4966.822869                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031741                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000703                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001438                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001491                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000703                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000359                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002197                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.099697                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.123293                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.154486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.123747                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.122910                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.098420                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.077163                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.151575                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999849                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          313                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          381                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          311                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          312                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          359                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2802                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1080                       # number of Writeback hits
system.l2.Writeback_hits::total                  1080                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          383                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          383                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          381                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          359                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2810                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          316                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          383                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          354                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          383                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          381                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          314                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          314                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          359                       # number of overall hits
system.l2.overall_hits::total                    2810                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           87                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           77                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          153                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1062                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           87                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          153                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1064                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           87                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          161                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          113                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           89                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           77                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          153                       # number of overall misses
system.l2.overall_misses::total                  1064                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4576594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     13548351                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2087603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     16820818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2264033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     23875474                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2146858                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16696279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2198653                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17062020                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4213789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     13329300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3997130                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     11737511                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2345486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     22783064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       159682963                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       173901                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       131939                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        305840                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4576594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     13548351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2087603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     16994719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2264033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     23875474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2146858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16828218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2198653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17062020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4213789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     13329300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3997130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     11737511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2345486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     22783064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        159988803                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4576594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     13548351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2087603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     16994719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2264033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     23875474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2146858                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16828218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2198653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17062020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4213789                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     13329300                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3997130                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     11737511                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2345486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     22783064                       # number of overall miss cycles
system.l2.overall_miss_latency::total       159988803                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3864                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1080                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1080                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                10                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          497                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          497                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          512                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3874                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          497                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          497                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          512                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3874                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.227823                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.312621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.227823                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.228745                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.222500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.197943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.298828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.274845                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.200000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.229376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.312621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.229376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.228745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.220844                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.196931                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.298828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274652                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.229376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.312621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.229376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.228745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.220844                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.196931                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.298828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274652                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157813.586207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 155728.172414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149114.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 148856.796460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150935.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 148294.869565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       153347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 147754.681416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 157046.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150991.327434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 145303.068966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149767.415730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153735.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152435.207792                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156365.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148908.915033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150360.605461                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       173901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       131939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       152920                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157813.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 155728.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149114.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149076.482456                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150935.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 148294.869565                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       153347                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 147615.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 157046.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150991.327434                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 145303.068966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149767.415730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153735.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152435.207792                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156365.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148908.915033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150365.416353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157813.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 155728.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149114.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149076.482456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150935.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 148294.869565                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       153347                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 147615.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 157046.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150991.327434                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 145303.068966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149767.415730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153735.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152435.207792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156365.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148908.915033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150365.416353                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  455                       # number of writebacks
system.l2.writebacks::total                       455                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           87                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           77                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1062                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1064                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1064                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2887055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      8484405                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1273549                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10238573                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1390973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     14489173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1333812                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10120687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1383897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10482157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2525881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8143315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2482436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      7252869                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1475007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     13872949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     97836738                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       116101                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        73264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       189365                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2887055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      8484405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1273549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10354674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1390973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     14489173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1333812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10193951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1383897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10482157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2525881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8143315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2482436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      7252869                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1475007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     13872949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     98026103                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2887055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      8484405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1273549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10354674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1390973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     14489173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1333812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10193951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1383897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10482157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2525881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8143315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2482436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      7252869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1475007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     13872949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     98026103                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.227823                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.312621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.227823                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.228745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.222500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.197943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.298828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.274845                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.229376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.312621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.229376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.228745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.220844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.196931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.298828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.229376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.312621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.229376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.228745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.220844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.196931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.298828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274652                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99553.620690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97521.896552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90967.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90606.840708                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92731.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89994.863354                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95272.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89563.601770                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 98849.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92762.451327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 87099.344828                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91497.921348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95478.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94193.103896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98333.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90672.869281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92124.988701                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       116101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        73264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94682.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99553.620690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 97521.896552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90967.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90830.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92731.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 89994.863354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95272.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89420.622807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 98849.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92762.451327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 87099.344828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91497.921348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95478.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94193.103896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98333.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 90672.869281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92129.796053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99553.620690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 97521.896552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90967.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90830.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92731.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 89994.863354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95272.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89420.622807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 98849.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92762.451327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 87099.344828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91497.921348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95478.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94193.103896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98333.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 90672.869281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92129.796053                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               499.305163                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132694                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1482475.679842                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.305163                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038951                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.800169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124730                       # number of overall hits
system.cpu0.icache.overall_hits::total         124730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5995291                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5995291                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5995291                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5995291                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5995291                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5995291                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124769                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153725.410256                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153725.410256                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153725.410256                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153725.410256                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153725.410256                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153725.410256                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5068437                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5068437                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5068437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5068437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5068437                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5068437                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000248                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000248                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163497.967742                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163497.967742                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163497.967742                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163497.967742                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163497.967742                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163497.967742                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   403                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322735                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              171961.661608                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.307827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.692173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.559796                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.440204                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        85021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          85021                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70556                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155577                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155577                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155577                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155577                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1248                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           14                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1262                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1262                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1262                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1262                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    135241377                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    135241377                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1158606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1158606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    136399983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    136399983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    136399983                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    136399983                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156839                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156839                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156839                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156839                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014466                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008046                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008046                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008046                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008046                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108366.487981                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108366.487981                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82757.571429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82757.571429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108082.395404                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108082.395404                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108082.395404                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108082.395404                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          859                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          400                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          403                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35301562                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35301562                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35493862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35493862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35493862                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35493862                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88253.905000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88253.905000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88074.099256                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88074.099256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88074.099256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88074.099256                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.772463                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750707519                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1513523.223790                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.772463                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022071                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794507                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       123789                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         123789                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       123789                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          123789                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       123789                       # number of overall hits
system.cpu1.icache.overall_hits::total         123789                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2737767                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2737767                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2737767                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2737767                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2737767                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2737767                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       123808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       123808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       123808                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       123808                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       123808                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       123808                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       144093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       144093                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       144093                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       144093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       144093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       144093                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2230320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2230320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2230320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2230320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2230320                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2230320                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159308.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159308.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159308.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159308.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159308.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159308.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   497                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               118289968                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   753                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              157091.590969                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   161.445951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    94.554049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.630648                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.369352                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        85806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          85806                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        71763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         71763                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       157569                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          157569                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       157569                       # number of overall hits
system.cpu1.dcache.overall_hits::total         157569                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1691                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1759                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1759                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1759                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1759                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    186734803                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    186734803                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8705916                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8705916                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    195440719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    195440719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    195440719                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    195440719                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        87497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        87497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        71831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        71831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       159328                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       159328                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       159328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       159328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019326                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019326                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011040                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110428.623891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110428.623891                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 128028.176471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 128028.176471                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111108.993178                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111108.993178                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111108.993178                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111108.993178                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu1.dcache.writebacks::total              217                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1195                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1195                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           67                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1262                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          496                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          497                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     43509116                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43509116                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       182401                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       182401                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     43691517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     43691517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     43691517                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     43691517                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003119                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003119                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003119                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003119                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87719.991935                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87719.991935                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       182401                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       182401                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87910.496982                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87910.496982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87910.496982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87910.496982                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               539.996726                       # Cycle average of tags in use
system.cpu2.icache.total_refs               647141472                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1196194.957486                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996726                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.865379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       124400                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         124400                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       124400                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          124400                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       124400                       # number of overall hits
system.cpu2.icache.overall_hits::total         124400                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2711904                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2711904                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2711904                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2711904                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2711904                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2711904                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       124417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       124417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       124417                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       124417                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       124417                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       124417                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159523.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159523.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159523.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159523.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159523.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159523.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2398082                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2398082                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2398082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2398082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2398082                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2398082                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159872.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159872.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159872.133333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159872.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159872.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159872.133333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   515                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151389475                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   771                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              196354.701686                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   131.902505                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   124.097495                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.515244                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.484756                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       177280                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         177280                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        35407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           83                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       212687                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          212687                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       212687                       # number of overall hits
system.cpu2.dcache.overall_hits::total         212687                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1792                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1792                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1792                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1792                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1792                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1792                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    182462649                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    182462649                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    182462649                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    182462649                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    182462649                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    182462649                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       179072                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       179072                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       214479                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       214479                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       214479                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       214479                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010007                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010007                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008355                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008355                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008355                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008355                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101820.674665                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101820.674665                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101820.674665                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101820.674665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101820.674665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101820.674665                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu2.dcache.writebacks::total               75                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1277                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1277                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1277                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          515                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          515                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     48927859                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     48927859                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     48927859                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48927859                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     48927859                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48927859                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002401                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002401                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002401                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002401                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95005.551456                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95005.551456                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95005.551456                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95005.551456                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95005.551456                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95005.551456                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.771539                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750707530                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513523.245968                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.771539                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022070                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794506                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       123800                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         123800                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       123800                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          123800                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       123800                       # number of overall hits
system.cpu3.icache.overall_hits::total         123800                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2843427                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2843427                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2843427                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2843427                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2843427                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2843427                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       123819                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       123819                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       123819                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       123819                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       123819                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       123819                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149654.052632                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149654.052632                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149654.052632                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149654.052632                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149654.052632                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149654.052632                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2324748                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2324748                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2324748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2324748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2324748                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2324748                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166053.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166053.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166053.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166053.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166053.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166053.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   497                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118289980                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   753                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              157091.606906                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   161.419821                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    94.580179                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.630546                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.369454                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        85811                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          85811                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71770                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71770                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          173                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157581                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157581                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157581                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157581                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1691                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1759                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1759                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1759                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1759                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    186852897                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    186852897                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7630717                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7630717                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    194483614                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    194483614                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    194483614                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    194483614                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87502                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87502                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       159340                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       159340                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       159340                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       159340                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019325                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019325                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000947                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011039                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011039                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011039                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011039                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110498.460674                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110498.460674                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 112216.426471                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112216.426471                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110564.874360                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110564.874360                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110564.874360                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110564.874360                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu3.dcache.writebacks::total              218                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1195                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1195                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           67                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1262                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1262                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          496                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          497                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          497                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     43638396                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     43638396                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       140239                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       140239                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     43778635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     43778635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     43778635                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     43778635                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003119                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003119                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003119                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003119                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87980.637097                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87980.637097                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       140239                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       140239                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88085.784708                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88085.784708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88085.784708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88085.784708                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.771488                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750707507                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1513523.199597                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.771488                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022070                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794506                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       123777                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         123777                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       123777                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          123777                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       123777                       # number of overall hits
system.cpu4.icache.overall_hits::total         123777                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      3045511                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3045511                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      3045511                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3045511                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      3045511                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3045511                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       123796                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       123796                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       123796                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       123796                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       123796                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       123796                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 160290.052632                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 160290.052632                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 160290.052632                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 160290.052632                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 160290.052632                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 160290.052632                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2403334                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2403334                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2403334                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2403334                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2403334                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2403334                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 171666.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 171666.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 171666.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 171666.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 171666.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 171666.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   494                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               118289948                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              157719.930667                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   160.657645                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    95.342355                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.627569                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.372431                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        85820                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          85820                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71734                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71734                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          168                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          164                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       157554                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          157554                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       157554                       # number of overall hits
system.cpu4.dcache.overall_hits::total         157554                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1692                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1692                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           68                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1760                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1760                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    186966199                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    186966199                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7559511                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7559511                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    194525710                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    194525710                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    194525710                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    194525710                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        87512                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        87512                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        71802                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        71802                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       159314                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       159314                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       159314                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       159314                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019334                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019334                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000947                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011047                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011047                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011047                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011047                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110500.117612                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110500.117612                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 111169.279412                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 111169.279412                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110525.971591                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110525.971591                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110525.971591                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110525.971591                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu4.dcache.writebacks::total              218                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1198                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1266                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1266                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1266                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1266                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          494                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          494                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          494                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     43660587                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     43660587                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     43660587                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     43660587                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     43660587                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     43660587                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003101                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003101                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003101                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003101                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88381.755061                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88381.755061                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88381.755061                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88381.755061                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88381.755061                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88381.755061                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               499.308671                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750132710                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1482475.711462                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.308671                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038956                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.800174                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124746                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124746                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124746                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124746                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124746                       # number of overall hits
system.cpu5.icache.overall_hits::total         124746                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.cpu5.icache.overall_misses::total           39                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5644281                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5644281                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5644281                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5644281                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5644281                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5644281                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124785                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124785                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124785                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124785                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124785                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124785                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000313                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000313                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 144725.153846                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 144725.153846                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 144725.153846                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 144725.153846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 144725.153846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 144725.153846                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4742788                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4742788                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4742788                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4742788                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4742788                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4742788                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000248                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000248                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 152993.161290                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 152993.161290                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 152993.161290                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 152993.161290                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 152993.161290                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 152993.161290                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   403                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               113322649                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              171961.531108                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   143.331094                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   112.668906                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.559887                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.440113                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        84928                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          84928                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70563                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70563                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          171                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          170                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       155491                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          155491                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       155491                       # number of overall hits
system.cpu5.dcache.overall_hits::total         155491                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1246                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           16                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1262                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1262                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1262                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1262                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    134066177                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    134066177                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1266650                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1266650                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    135332827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    135332827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    135332827                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    135332827                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        86174                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        86174                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70579                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70579                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       156753                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       156753                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       156753                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       156753                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014459                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014459                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000227                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008051                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008051                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008051                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008051                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 107597.252809                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 107597.252809                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79165.625000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79165.625000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 107236.788431                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 107236.788431                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 107236.788431                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 107236.788431                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu5.dcache.writebacks::total               90                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          846                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          846                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          859                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          859                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          400                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          403                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          403                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     34820552                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     34820552                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     35012852                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     35012852                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     35012852                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     35012852                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004642                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004642                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002571                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002571                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002571                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002571                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87051.380000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87051.380000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86880.526055                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86880.526055                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86880.526055                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86880.526055                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               467.013809                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753574721                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1560196.109731                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.013809                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019253                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.748420                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125380                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125380                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125380                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125380                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125380                       # number of overall hits
system.cpu6.icache.overall_hits::total         125380                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.cpu6.icache.overall_misses::total           36                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5575724                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5575724                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5575724                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5575724                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5575724                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5575724                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125416                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125416                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125416                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125416                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125416                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125416                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000287                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000287                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154881.222222                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154881.222222                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154881.222222                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154881.222222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154881.222222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154881.222222                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4447009                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4447009                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4447009                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4447009                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4447009                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4447009                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158821.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158821.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158821.750000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158821.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158821.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158821.750000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   391                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109420321                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169119.506955                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.336607                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.663393                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.552096                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.447904                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        98150                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          98150                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72079                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72079                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          182                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       170229                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          170229                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       170229                       # number of overall hits
system.cpu6.dcache.overall_hits::total         170229                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1001                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1001                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1008                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1008                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1008                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1008                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     95155164                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     95155164                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       565487                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       565487                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     95720651                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     95720651                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     95720651                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     95720651                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        99151                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        99151                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72086                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72086                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       171237                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       171237                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       171237                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       171237                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010096                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010096                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005887                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005887                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005887                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005887                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 95060.103896                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 95060.103896                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80783.857143                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80783.857143                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 94960.963294                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 94960.963294                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 94960.963294                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 94960.963294                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu6.dcache.writebacks::total               96                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          612                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          617                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          617                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          391                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     32896914                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     32896914                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     33025114                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     33025114                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     33025114                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     33025114                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003923                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003923                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002283                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002283                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002283                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002283                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 84567.902314                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 84567.902314                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 84463.207161                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 84463.207161                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 84463.207161                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 84463.207161                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               539.996225                       # Cycle average of tags in use
system.cpu7.icache.total_refs               647141460                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1196194.935305                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.996225                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022430                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.865379                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124388                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124388                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124388                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124388                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124388                       # number of overall hits
system.cpu7.icache.overall_hits::total         124388                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2838111                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2838111                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2838111                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2838111                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2838111                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2838111                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124405                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124405                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124405                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124405                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124405                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124405                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 166947.705882                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 166947.705882                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 166947.705882                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 166947.705882                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 166947.705882                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 166947.705882                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2486513                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2486513                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2486513                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2486513                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2486513                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2486513                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 165767.533333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165767.533333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 165767.533333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165767.533333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 165767.533333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165767.533333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   512                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151389510                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   768                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              197121.757812                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   131.911659                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   124.088341                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.515280                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.484720                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       177315                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         177315                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35407                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       212722                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          212722                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       212722                       # number of overall hits
system.cpu7.dcache.overall_hits::total         212722                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1785                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1785                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1785                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1785                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1785                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1785                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    179459754                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    179459754                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    179459754                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    179459754                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    179459754                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    179459754                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       179100                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       179100                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       214507                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       214507                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       214507                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       214507                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009966                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009966                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008321                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008321                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 100537.677311                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 100537.677311                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 100537.677311                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 100537.677311                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 100537.677311                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 100537.677311                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu7.dcache.writebacks::total               77                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1273                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1273                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1273                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1273                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1273                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          512                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          512                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          512                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     48164013                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     48164013                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     48164013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     48164013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     48164013                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     48164013                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002859                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002859                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002387                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002387                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002387                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002387                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94070.337891                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94070.337891                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94070.337891                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94070.337891                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94070.337891                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94070.337891                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
