#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 22 16:07:50 2018
# Process ID: 19076
# Current directory: C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1
# Command line: vivado.exe -log system_StreamGenerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_StreamGenerator_0_0.tcl
# Log file: C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1/system_StreamGenerator_0_0.vds
# Journal file: C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source system_StreamGenerator_0_0.tcl -notrace
Command: synth_design -top system_StreamGenerator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 432.383 ; gain = 101.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_StreamGenerator_0_0' [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ip/system_StreamGenerator_0_0/synth/system_StreamGenerator_0_0.vhd:90]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamGenerator' declared at 'c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:12' bound to instance 'U0' of component 'StreamGenerator' [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ip/system_StreamGenerator_0_0/synth/system_StreamGenerator_0_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'StreamGenerator' [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:49]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:190]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamGenerator_CONTROL_BUS_s_axi' declared at 'c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator_CONTROL_BUS_s_axi.vhd:12' bound to instance 'StreamGenerator_CONTROL_BUS_s_axi_U' of component 'StreamGenerator_CONTROL_BUS_s_axi' [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:245]
INFO: [Synth 8-638] synthesizing module 'StreamGenerator_CONTROL_BUS_s_axi' [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator_CONTROL_BUS_s_axi.vhd:114]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGenerator_CONTROL_BUS_s_axi' (1#1) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator_CONTROL_BUS_s_axi.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_dest_V_1_sel_rd_reg was removed.  [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_id_V_1_sel_rd_reg was removed.  [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:379]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_keep_V_1_sel_rd_reg was removed.  [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_strb_V_1_sel_rd_reg was removed.  [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:495]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_user_V_1_sel_rd_reg was removed.  [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:529]
INFO: [Synth 8-256] done synthesizing module 'StreamGenerator' (2#1) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ipshared/587d/hdl/vhdl/StreamGenerator.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_StreamGenerator_0_0' (3#1) [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ip/system_StreamGenerator_0_0/synth/system_StreamGenerator_0_0.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.191 ; gain = 157.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.191 ; gain = 157.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.191 ; gain = 157.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ip/system_StreamGenerator_0_0/constraints/StreamGenerator_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ip/system_StreamGenerator_0_0/constraints/StreamGenerator_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 853.816 ; gain = 1.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 853.816 ; gain = 523.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 853.816 ; gain = 523.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 853.816 ; gain = 523.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'StreamGenerator_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'StreamGenerator_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'StreamGenerator_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'StreamGenerator_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 853.816 ; gain = 523.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamGenerator_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module StreamGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[0]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[0]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[0]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[0]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[0]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[0]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[1]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[1]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[1]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[1]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[1]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[2]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[2]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[2]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[2]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[2]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[3]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[3]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[3]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[3]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[3]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[4]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[4]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[4]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[4]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[4]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[4]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[5]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[5]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[5]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[5]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[5]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[6]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[6]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[6]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[6]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[6]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[7]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[7]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[7]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[7]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[7]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[8]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[8]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[8]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[8]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[8]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[8]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[9]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[9]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[9]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[9]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[9]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[9]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[10]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[10]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[10]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[10]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[10]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[10]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[11]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[11]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[11]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[11]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[12]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[12]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[12]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[12]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[12]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[13]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[13]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[13]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[13]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[13]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[14]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[14]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[14]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[14]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[14]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[15]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[15]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[15]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[15]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[15]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[16]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[16]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[16]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_b_reg[16]' (FDRE) to 'U0/StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\OUTPUT_STREAM_V_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\OUTPUT_STREAM_V_data_V_1_payload_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (OUTPUT_STREAM_V_data_V_1_payload_A_reg[31]) is unused and will be removed from module StreamGenerator.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_STREAM_V_data_V_1_payload_B_reg[31]) is unused and will be removed from module StreamGenerator.
WARNING: [Synth 8-3332] Sequential element (StreamGenerator_CONTROL_BUS_s_axi_U/int_agg_result_a_reg[31]) is unused and will be removed from module StreamGenerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 853.816 ; gain = 523.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 853.816 ; gain = 523.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 865.840 ; gain = 535.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |    65|
|4     |LUT4 |    24|
|5     |LUT5 |    41|
|6     |LUT6 |    34|
|7     |FDRE |   152|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+----------------------------------+------+
|      |Instance                                |Module                            |Cells |
+------+----------------------------------------+----------------------------------+------+
|1     |top                                     |                                  |   325|
|2     |  U0                                    |StreamGenerator                   |   325|
|3     |    StreamGenerator_CONTROL_BUS_s_axi_U |StreamGenerator_CONTROL_BUS_s_axi |   196|
+------+----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 869.859 ; gain = 173.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 869.859 ; gain = 539.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 869.859 ; gain = 550.750
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1/system_StreamGenerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Digilent19/Digilent18M/LinuxBase.srcs/sources_1/bd/system/ip/system_StreamGenerator_0_0/system_StreamGenerator_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Digilent18M/LinuxBase.runs/system_StreamGenerator_0_0_synth_1/system_StreamGenerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_StreamGenerator_0_0_utilization_synth.rpt -pb system_StreamGenerator_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 869.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 16:08:25 2018...
