// Seed: 1933062559
module module_0 (
    input  logic id_0,
    output reg   id_1
);
  function id_2;
    input id_3;
    logic id_5;
    begin
      id_1 <= id_4;
    end
  endfunction
  logic id_6;
  logic id_7;
endmodule
