# Reading pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/Pipe_V2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:18 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/Pipe_V2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline
# -- Compiling architecture bhv of pipeline
# End time: 23:38:19 on May 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:19 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 23:38:19 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/ALU_V2.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:19 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/ALU_V2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture arch of ALU
# End time: 23:38:19 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:19 on May 06,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Tamojeet/Downloads/Pipe_V4/Pipe(2)/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 23:38:19 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 23:38:19 on May 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.pipeline(bhv)
# Loading work.alu(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 14 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 14 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 14 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 14 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 14 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 14 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 14 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 14 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 28 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 28 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 42 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 42 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 62478
#    Time: 42 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 42 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 42 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 42 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 42 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 42 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 56 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 56 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 70 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 70 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 70 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 62478
#    Time: 70 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 70 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 70 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 70 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 70 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 84 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 84 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 98 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 98 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 98 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 98 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 62478
#    Time: 98 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 98 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 98 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 112 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 112 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 126 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 126 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 126 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 126 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 126 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 62478
#    Time: 126 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 126 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 154 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 154 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 154 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 154 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 154 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 154 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 62478
#    Time: 154 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 168 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 168 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 182 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 182 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 182 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 182 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 182 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 182 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 182 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 196 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 196 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 210 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 210 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 210 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 210 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 210 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 210 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 210 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 210 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 224 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 224 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 238 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 238 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 7632
#    Time: 238 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 238 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 238 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 238 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 238 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 238 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 252 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 252 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 266 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 266 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 52838
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 7632
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: hello12
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 266 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 280 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 280 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 294 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 294 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 294 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 52838
#    Time: 294 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 7632
#    Time: 294 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 294 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 294 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 294 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 308 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 308 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 322 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 322 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 322 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 322 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 52838
#    Time: 322 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 7632
#    Time: 322 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 322 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 336 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 336 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 350 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 350 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 350 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 350 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 350 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 52838
#    Time: 350 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 7632
#    Time: 350 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 364 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 364 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 378 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 378 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 378 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 378 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 378 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 378 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 52838
#    Time: 378 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 392 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 392 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 406 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 406 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 406 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 406 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 406 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 406 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 406 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 420 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 420 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 434 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 434 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 434 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 434 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 434 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 434 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 434 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 434 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 448 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 448 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 462 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 462 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 37518
#    Time: 462 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 462 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 462 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 462 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 462 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 462 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 476 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 476 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 490 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 490 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 490 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 37518
#    Time: 490 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 490 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 490 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 490 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 490 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 504 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 504 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 518 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 518 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 518 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 518 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 37518
#    Time: 518 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 518 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 518 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 532 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 532 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 546 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 546 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 546 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 546 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 546 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 37518
#    Time: 546 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 546 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 560 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 560 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 574 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 574 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 574 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 574 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 574 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 574 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 37518
#    Time: 574 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 588 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 588 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 602 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 602 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 602 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 602 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 602 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 602 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 602 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 616 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 616 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 630 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 630 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 630 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 630 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 630 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 630 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 630 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 630 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 644 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 644 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 658 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 130, found 128.
#    Time: 658 ns  Iteration: 0  Instance: /testbench
# ** Note: ir1 57344
#    Time: 658 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir2 57344
#    Time: 658 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir3 57344
#    Time: 658 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir4 57344
#    Time: 658 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: ir5 57344
#    Time: 658 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: updating outside
#    Time: 658 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Note: SUCCESS, all tests passed.
#    Time: 672 ns  Iteration: 0  Instance: /testbench
# End time: 23:38:33 on May 06,2023, Elapsed time: 0:00:14
# Errors: 96, Warnings: 0
