{
  "module_name": "basic.json",
  "hash_id": "03788a47dcecaed072b9c3bb47c7e7efb077b86621fd3352fd09e23e8f4cdf33",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/s390/cf_zec12/basic.json",
  "human_readable_source": "[\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"0\",\n\t\t\"EventName\": \"CPU_CYCLES\",\n\t\t\"BriefDescription\": \"Cycle Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of CPU cycles, excluding the number of cycles while the CPU is in the wait state.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"1\",\n\t\t\"EventName\": \"INSTRUCTIONS\",\n\t\t\"BriefDescription\": \"Instruction Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of instructions executed by the CPU.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"2\",\n\t\t\"EventName\": \"L1I_DIR_WRITES\",\n\t\t\"BriefDescription\": \"Level-1 I-Cache Directory Write Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of level-1 instruction-cache or unified-cache directory writes.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"3\",\n\t\t\"EventName\": \"L1I_PENALTY_CYCLES\",\n\t\t\"BriefDescription\": \"Level-1 I-Cache Penalty Cycle Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of cache penalty cycles for level-1 instruction cache or unified cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"4\",\n\t\t\"EventName\": \"L1D_DIR_WRITES\",\n\t\t\"BriefDescription\": \"Level-1 D-Cache Directory Write Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of level-1 data-cache directory writes.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"5\",\n\t\t\"EventName\": \"L1D_PENALTY_CYCLES\",\n\t\t\"BriefDescription\": \"Level-1 D-Cache Penalty Cycle Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of cache penalty cycles for level-1 data cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"32\",\n\t\t\"EventName\": \"PROBLEM_STATE_CPU_CYCLES\",\n\t\t\"BriefDescription\": \"Problem-State Cycle Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of CPU cycles when the CPU is in the problem state, excluding the number of cycles while the CPU is in the wait state.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"33\",\n\t\t\"EventName\": \"PROBLEM_STATE_INSTRUCTIONS\",\n\t\t\"BriefDescription\": \"Problem-State Instruction Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of instructions executed by the CPU while in the problem state.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"34\",\n\t\t\"EventName\": \"PROBLEM_STATE_L1I_DIR_WRITES\",\n\t\t\"BriefDescription\": \"Problem-State Level-1 I-Cache Directory Write Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of level-1 instruction-cache or unified-cache directory writes while the CPU is in the problem state.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"35\",\n\t\t\"EventName\": \"PROBLEM_STATE_L1I_PENALTY_CYCLES\",\n\t\t\"BriefDescription\": \"Level-1 I-Cache Penalty Cycle Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of penalty cycles for level-1 instruction cache or unified cache while the CPU is in the problem state.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"36\",\n\t\t\"EventName\": \"PROBLEM_STATE_L1D_DIR_WRITES\",\n\t\t\"BriefDescription\": \"Problem-State Level-1 D-Cache Directory Write Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of level-1 data-cache directory writes while the CPU is in the problem state.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"37\",\n\t\t\"EventName\": \"PROBLEM_STATE_L1D_PENALTY_CYCLES\",\n\t\t\"BriefDescription\": \"Problem-State Level-1 D-Cache Penalty Cycle Count\",\n\t\t\"PublicDescription\": \"This counter counts the total number of penalty cycles for level-1 data cache while the CPU is in the problem state.\"\n\t}\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}