Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0:     Created 6 library cells
Notice 0: Finished LEF file:  liberty1.lef
b1/r1
b1out
Instance b1/r1
 Cell: snl_ffqx1
 Library: liberty1
 Path cells: snl_ffqx1
 Input pins:
  D input b1/u1out
  CP input clk1
 Output pins:
  Q output b1/r1q
Net b1out
 Pin capacitance: 0.00
 Wire capacitance: 0.00
 Total capacitance: 0.00
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 b1/u2/Z output (snl_bufx1)

Load pins
 b2/u1/A input (snl_bufx1)

Hierarchical pins
Net b1/u1out
 Pin capacitance: 0.00
 Wire capacitance: 0.00
 Total capacitance: 0.00
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 b1/u1/Z output (snl_bufx1)

Load pins
 b1/r1/D input (snl_ffqx1)

Hierarchical pins
Net b1/r1q
 Pin capacitance: 0.00
 Wire capacitance: 0.00
 Total capacitance: 0.00
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 b1/r1/Q output (snl_ffqx1)

Load pins
 b1/u2/A input (snl_bufx1)

Hierarchical pins
Net b2/r1q
 Pin capacitance: 0.00
 Wire capacitance: 0.00
 Total capacitance: 0.00
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 b2/r1/Q output (snl_ffqx1)

Load pins
 b2/u2/A input (snl_bufx1)

Hierarchical pins
VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;
COMPONENTS 6 ;
    - b1/r1 snl_ffqx1 ;
    - b1/u1 snl_bufx1 ;
    - b1/u2 snl_bufx1 ;
    - b2/r1 snl_ffqx1 ;
    - b2/u1 snl_bufx1 ;
    - b2/u2 snl_bufx1 ;
END COMPONENTS
PINS 4 ;
    - clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL ;
    - clk2 + NET clk2 + DIRECTION INPUT + USE SIGNAL ;
    - in + NET in + DIRECTION INPUT + USE SIGNAL ;
    - out + NET out + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
NETS 9 ;
    - b1out ( b2/u1 A ) ( b1/u2 Z ) + USE SIGNAL ;
    - clk1 ( b1/r1 CP ) + USE SIGNAL ;
    - clk2 ( b2/r1 CP ) + USE SIGNAL ;
    - in ( b1/u1 A ) + USE SIGNAL ;
    - out ( b2/u2 Z ) + USE SIGNAL ;
    - b1/r1q ( b1/u2 A ) ( b1/r1 Q ) + USE SIGNAL ;
    - b1/u1out ( b1/r1 D ) ( b1/u1 Z ) + USE SIGNAL ;
    - b2/r1q ( b2/u2 A ) ( b2/r1 Q ) + USE SIGNAL ;
    - b2/u1out ( b2/r1 D ) ( b2/u1 Z ) + USE SIGNAL ;
END NETS
END DESIGN
