{"version":"1.1.0","info":[["/home/cudia2/Desktop/ECE498HK/Canary/hdl/cpu_top.sv",[[[[[["cpu_top",[[0,0],[13,2]],[[0,7],[0,14]],[],["module"]],[213,8]],[[["clk",[[1,4],[1,21]],[[1,18],[1,21]],["cpu_top"],["port","logic"]],["rst",[[2,4],[2,21]],[[2,18],[2,21]],["cpu_top"],["port","logic"]],["bmem_addr",[[4,4],[4,40]],[[4,31],[4,40]],["cpu_top"],["port","logic"]],["bmem_read",[[5,4],[5,40]],[[5,31],[5,40]],["cpu_top"],["port","logic"]],["bmem_write",[[6,4],[6,41]],[[6,31],[6,41]],["cpu_top"],["port","logic"]],["bmem_wdata",[[7,4],[7,41]],[[7,31],[7,41]],["cpu_top"],["port","logic"]],["bmem_ready",[[9,4],[9,40]],[[9,30],[9,40]],["cpu_top"],["port","logic"]],["bmem_raddr",[[10,4],[10,40]],[[10,30],[10,40]],["cpu_top"],["port","logic"]],["bmem_rdata",[[11,4],[11,40]],[[11,30],[11,40]],["cpu_top"],["port","logic"]],["bmem_rvalid",[[12,4],[12,41]],[[12,30],[12,41]],["cpu_top"],["port","logic"]],["ooo_imem_addr",[[15,0],[15,29]],[[15,16],[15,29]],["cpu_top"],["variable","logic"]],["ooo_imem_read",[[16,0],[16,29]],[[16,16],[16,29]],["cpu_top"],["variable","logic"]],["ooo_imem_rdata",[[17,0],[17,30]],[[17,16],[17,30]],["cpu_top"],["variable","logic"]],["ooo_imem_resp",[[18,0],[18,29]],[[18,16],[18,29]],["cpu_top"],["variable","logic"]],["ooo_imem_raddr",[[19,0],[19,30]],[[19,16],[19,30]],["cpu_top"],["variable","logic"]],["ooo_input_valid",[[20,0],[20,31]],[[20,16],[20,31]],["cpu_top"],["variable","logic"]],["ooo_imem_stall",[[21,0],[21,30]],[[21,16],[21,30]],["cpu_top"],["variable","logic"]],["ooo_dmem_addr",[[23,0],[23,29]],[[23,16],[23,29]],["cpu_top"],["variable","logic"]],["ooo_dmem_rmask",[[24,0],[24,30]],[[24,16],[24,30]],["cpu_top"],["variable","logic"]],["ooo_dmem_wmask",[[25,0],[25,30]],[[25,16],[25,30]],["cpu_top"],["variable","logic"]],["ooo_dmem_rdata",[[26,0],[26,30]],[[26,16],[26,30]],["cpu_top"],["variable","logic"]],["ooo_dmem_wdata",[[27,0],[27,30]],[[27,16],[27,30]],["cpu_top"],["variable","logic"]],["ooo_dmem_resp",[[28,0],[28,29]],[[28,16],[28,29]],["cpu_top"],["variable","logic"]],["ppl_imem_addr",[[30,0],[30,29]],[[30,16],[30,29]],["cpu_top"],["variable","logic"]],["ppl_imem_rmask",[[31,0],[31,30]],[[31,16],[31,30]],["cpu_top"],["variable","logic"]],["ppl_imem_rdata",[[32,0],[32,30]],[[32,16],[32,30]],["cpu_top"],["variable","logic"]],["ppl_imem_resp",[[33,0],[33,29]],[[33,16],[33,29]],["cpu_top"],["variable","logic"]],["ppl_dmem_addr",[[35,0],[35,29]],[[35,16],[35,29]],["cpu_top"],["variable","logic"]],["ppl_dmem_rmask",[[36,0],[36,30]],[[36,16],[36,30]],["cpu_top"],["variable","logic"]],["ppl_dmem_wmask",[[37,0],[37,30]],[[37,16],[37,30]],["cpu_top"],["variable","logic"]],["ppl_dmem_rdata",[[38,0],[38,30]],[[38,16],[38,30]],["cpu_top"],["variable","logic"]],["ppl_dmem_wdata",[[39,0],[39,30]],[[39,16],[39,30]],["cpu_top"],["variable","logic"]],["ppl_dmem_resp",[[40,0],[40,29]],[[40,16],[40,29]],["cpu_top"],["variable","logic"]],["flush",[[42,0],[42,11]],[[42,6],[42,11]],["cpu_top"],["variable","logic"]],["jump_en",[[42,0],[42,20]],[[42,13],[42,20]],["cpu_top"],["variable","flush"]],["jalr_done",[[42,0],[42,31]],[[42,22],[42,31]],["cpu_top"],["variable","jump_en"]],["ppl_locked_address",[[46,0],[46,31]],[[46,13],[46,31]],["cpu_top"],["variable","logic"]],["ppl_lock",[[47,0],[47,21]],[[47,13],[47,21]],["cpu_top"],["variable","logic"]],["ppl_amo",[[49,0],[49,13]],[[49,6],[49,13]],["cpu_top"],["variable","logic"]],["ooo_amo",[[51,0],[51,13]],[[51,6],[51,13]],["cpu_top"],["variable","logic"]],["ooo_lock",[[51,0],[51,23]],[[51,15],[51,23]],["cpu_top"],["variable","ooo_amo"]],["ooo_locked_address",[[52,0],[52,31]],[[52,13],[52,31]],["cpu_top"],["variable","logic"]],["ooo_mult_counter_en",[[55,0],[55,25]],[[55,6],[55,25]],["cpu_top"],["variable","logic"]],["ooo_mem_op_counter_en",[[56,0],[56,27]],[[56,6],[56,27]],["cpu_top"],["variable","logic"]],["ooo_flush_counter_en",[[57,0],[57,26]],[[57,6],[57,26]],["cpu_top"],["variable","logic"]],["ooo_rob_full_en",[[58,0],[58,21]],[[58,6],[58,21]],["cpu_top"],["variable","logic"]],["ooo_alu_op_counter_en",[[59,0],[59,27]],[[59,6],[59,27]],["cpu_top"],["variable","logic"]],["ppl_mult_counter_en",[[61,0],[61,25]],[[61,6],[61,25]],["cpu_top"],["variable","logic"]],["ppl_mem_op_counter_en",[[62,0],[62,27]],[[62,6],[62,27]],["cpu_top"],["variable","logic"]],["ppl_flush_counter_en",[[63,0],[63,26]],[[63,6],[63,26]],["cpu_top"],["variable","logic"]],["ppl_rob_full_threshold",[[64,0],[64,28]],[[64,6],[64,28]],["cpu_top"],["variable","logic"]],["ppl_alu_op_counter_en",[[65,0],[65,27]],[[65,6],[65,27]],["cpu_top"],["variable","logic"]],["hardware_scheduler_en",[[67,0],[67,27]],[[67,6],[67,27]],["cpu_top"],["variable","logic"]],["ooo",[[68,0],[103,1]],[[68,8],[68,11]],["cpu_top"],["instance","ooo_cpu"]],["ppl",[[105,0],[133,1]],[[105,13],[105,16]],["cpu_top"],["instance","pipeline_cpu"]],["memory_unit",[[135,0],[188,1]],[[135,7],[135,18]],["cpu_top"],["instance","memory"]],["hw_sch",[[190,0],[211,1]],[[190,19],[190,25]],["cpu_top"],["instance","hardware_scheduler"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/hardware_scheduler.sv",[[[[[["hardware_scheduler",[[0,0],[27,2]],[[0,7],[0,25]],[],["module"]],[238,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["hardware_scheduler"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["hardware_scheduler"],["port","logic"]],["ooo_mult_counter_en",[[8,4],[8,42]],[[8,23],[8,42]],["hardware_scheduler"],["port","logic"]],["ooo_mem_op_counter_en",[[9,4],[9,44]],[[9,23],[9,44]],["hardware_scheduler"],["port","logic"]],["ooo_flush_counter_en",[[10,4],[10,43]],[[10,23],[10,43]],["hardware_scheduler"],["port","logic"]],["ooo_rob_full_en",[[11,4],[11,38]],[[11,23],[11,38]],["hardware_scheduler"],["port","logic"]],["ooo_alu_op_counter_en",[[12,4],[12,44]],[[12,23],[12,44]],["hardware_scheduler"],["port","logic"]],["ppl_mult_counter_en",[[17,4],[17,42]],[[17,23],[17,42]],["hardware_scheduler"],["port","logic"]],["ppl_mem_op_counter_en",[[18,4],[18,44]],[[18,23],[18,44]],["hardware_scheduler"],["port","logic"]],["ppl_flush_counter_en",[[19,4],[19,43]],[[19,23],[19,43]],["hardware_scheduler"],["port","logic"]],["ppl_rob_full_threshold",[[20,4],[20,45]],[[20,23],[20,45]],["hardware_scheduler"],["port","logic"]],["ppl_alu_op_counter_en",[[21,4],[21,44]],[[21,23],[21,44]],["hardware_scheduler"],["port","logic"]],["hardware_scheduler_en",[[26,4],[26,49]],[[26,28],[26,49]],["hardware_scheduler"],["port","logic"]],["ROB_THRESHOLD",[[29,0],[29,32]],[[29,11],[29,24]],["hardware_scheduler"],["localparam"]],["cycle_counter",[[39,0],[39,26]],[[39,13],[39,26]],["hardware_scheduler"],["variable","logic"]],["multiply_counter_ooo",[[59,4],[61,33]],[[61,13],[61,33]],["hardware_scheduler"],["variable","logic"]],["multiply_counter_ppl",[[62,0],[62,33]],[[62,13],[62,33]],["hardware_scheduler"],["variable","logic"]],["mem_op_counter_ooo",[[87,4],[89,31]],[[89,13],[89,31]],["hardware_scheduler"],["variable","logic"]],["mem_op_counter_ppl",[[90,0],[90,31]],[[90,13],[90,31]],["hardware_scheduler"],["variable","logic"]],["flush_counter_ooo",[[115,4],[118,30]],[[118,13],[118,30]],["hardware_scheduler"],["variable","logic"]],["flush_counter_ppl",[[119,0],[119,30]],[[119,13],[119,30]],["hardware_scheduler"],["variable","logic"]],["rob_full_counter",[[144,4],[146,29]],[[146,13],[146,29]],["hardware_scheduler"],["variable","logic"]],["alu_op_counter_ooo",[[168,4],[170,31]],[[170,13],[170,31]],["hardware_scheduler"],["variable","logic"]],["alu_op_counter_ppl",[[171,0],[171,31]],[[171,13],[171,31]],["hardware_scheduler"],["variable","logic"]],["hw_sc_counter",[[196,4],[199,25]],[[199,12],[199,25]],["hardware_scheduler"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/lock_table.sv",[[[[[["lock_table",[[0,0],[17,2]],[[0,7],[0,17]],[],["module"]],[51,8]],[[["clk",[[2,4],[2,31]],[[2,28],[2,31]],["lock_table"],["port","logic"]],["rst",[[3,4],[3,31]],[[3,28],[3,31]],["lock_table"],["port","logic"]],["ooo_locked_address",[[5,4],[5,46]],[[5,28],[5,46]],["lock_table"],["port","logic"]],["ooo_lock",[[6,4],[6,36]],[[6,28],[6,36]],["lock_table"],["port","logic"]],["ooo_unlock",[[8,4],[8,38]],[[8,28],[8,38]],["lock_table"],["port","logic"]],["ppl_locked_address",[[10,4],[10,46]],[[10,28],[10,46]],["lock_table"],["port","logic"]],["ppl_lock",[[11,4],[11,36]],[[11,28],[11,36]],["lock_table"],["port","logic"]],["ppl_unlock",[[13,4],[13,38]],[[13,28],[13,38]],["lock_table"],["port","logic"]],["this_address_locked_by_ooo",[[15,4],[15,54]],[[15,28],[15,54]],["lock_table"],["port","logic"]],["this_address_locked_by_ppl",[[16,4],[16,54]],[[16,28],[16,54]],["lock_table"],["port","logic"]],["lock_table",[[19,0],[19,26]],[[19,13],[19,23]],["lock_table"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/memory.sv",[[[[[["memory",[[0,0],[51,2]],[[0,7],[0,13]],[],["module"]],[761,8]],[[["clk",[[1,4],[1,31]],[[1,28],[1,31]],["memory"],["port","logic"]],["rst",[[2,4],[2,31]],[[2,28],[2,31]],["memory"],["port","logic"]],["flush",[[4,4],[4,33]],[[4,28],[4,33]],["memory"],["port","logic"]],["jump_en",[[5,4],[5,35]],[[5,28],[5,35]],["memory"],["port","logic"]],["jalr_en",[[6,4],[6,35]],[[6,28],[6,35]],["memory"],["port","logic"]],["ooo_imem_addr",[[8,4],[8,41]],[[8,28],[8,41]],["memory"],["port","logic"]],["ooo_input_valid",[[9,4],[9,43]],[[9,28],[9,43]],["memory"],["port","logic"]],["ooo_imem_rdata",[[10,4],[10,42]],[[10,28],[10,42]],["memory"],["port","logic"]],["ooo_imem_resp",[[11,4],[11,41]],[[11,28],[11,41]],["memory"],["port","logic"]],["ooo_imem_raddr",[[12,4],[12,42]],[[12,28],[12,42]],["memory"],["port","logic"]],["ooo_imem_stall",[[13,4],[13,42]],[[13,28],[13,42]],["memory"],["port","logic"]],["ooo_dmem_addr",[[15,4],[15,41]],[[15,28],[15,41]],["memory"],["port","logic"]],["ooo_dmem_rmask",[[16,4],[16,42]],[[16,28],[16,42]],["memory"],["port","logic"]],["ooo_dmem_wmask",[[17,4],[17,42]],[[17,28],[17,42]],["memory"],["port","logic"]],["ooo_dmem_rdata",[[18,4],[18,42]],[[18,28],[18,42]],["memory"],["port","logic"]],["ooo_dmem_wdata",[[19,4],[19,42]],[[19,28],[19,42]],["memory"],["port","logic"]],["ooo_dmem_resp",[[20,4],[20,41]],[[20,28],[20,41]],["memory"],["port","logic"]],["ooo_locked_address",[[22,4],[22,46]],[[22,28],[22,46]],["memory"],["port","logic"]],["ooo_amo",[[23,4],[23,35]],[[23,28],[23,35]],["memory"],["port","logic"]],["ooo_lock",[[24,4],[24,36]],[[24,28],[24,36]],["memory"],["port","logic"]],["ppl_imem_addr",[[26,4],[26,41]],[[26,28],[26,41]],["memory"],["port","logic"]],["ppl_imem_rmask",[[27,4],[27,42]],[[27,28],[27,42]],["memory"],["port","logic"]],["ppl_imem_rdata",[[28,4],[28,42]],[[28,28],[28,42]],["memory"],["port","logic"]],["ppl_imem_resp",[[29,4],[29,41]],[[29,28],[29,41]],["memory"],["port","logic"]],["ppl_dmem_addr",[[31,4],[31,41]],[[31,28],[31,41]],["memory"],["port","logic"]],["ppl_dmem_rmask",[[32,4],[32,42]],[[32,28],[32,42]],["memory"],["port","logic"]],["ppl_dmem_wmask",[[33,4],[33,42]],[[33,28],[33,42]],["memory"],["port","logic"]],["ppl_dmem_rdata",[[34,4],[34,42]],[[34,28],[34,42]],["memory"],["port","logic"]],["ppl_dmem_wdata",[[35,4],[35,42]],[[35,28],[35,42]],["memory"],["port","logic"]],["ppl_dmem_resp",[[36,4],[36,41]],[[36,28],[36,41]],["memory"],["port","logic"]],["ppl_locked_address",[[38,4],[38,46]],[[38,28],[38,46]],["memory"],["port","logic"]],["ppl_amo",[[39,4],[39,35]],[[39,28],[39,35]],["memory"],["port","logic"]],["ppl_lock",[[40,4],[40,36]],[[40,28],[40,36]],["memory"],["port","logic"]],["bmem_addr",[[42,4],[42,37]],[[42,28],[42,37]],["memory"],["port","logic"]],["bmem_read",[[43,4],[43,37]],[[43,28],[43,37]],["memory"],["port","logic"]],["bmem_write",[[44,4],[44,38]],[[44,28],[44,38]],["memory"],["port","logic"]],["bmem_wdata",[[45,4],[45,38]],[[45,28],[45,38]],["memory"],["port","logic"]],["bmem_ready",[[47,4],[47,38]],[[47,28],[47,38]],["memory"],["port","logic"]],["bmem_raddr",[[48,4],[48,38]],[[48,28],[48,38]],["memory"],["port","logic"]],["bmem_rdata",[[49,4],[49,38]],[[49,28],[49,38]],["memory"],["port","logic"]],["bmem_rvalid",[[50,4],[50,39]],[[50,28],[50,39]],["memory"],["port","logic"]],["in_writeBack",[[54,0],[54,18]],[[54,6],[54,18]],["memory"],["variable","logic"]],["in_compare",[[54,0],[54,30]],[[54,20],[54,30]],["memory"],["variable","in_writeBack"]],["in_idle",[[54,0],[54,39]],[[54,32],[54,39]],["memory"],["variable","in_compare"]],["ooo_dmem_addr_latch",[[57,0],[57,32]],[[57,13],[57,32]],["memory"],["variable","logic"]],["ooo_dmem_addr_use",[[57,0],[57,51]],[[57,34],[57,51]],["memory"],["variable","ooo_dmem_addr_latch"]],["ooo_dmem_rmask_latch",[[58,0],[58,32]],[[58,12],[58,32]],["memory"],["variable","logic"]],["ooo_dmem_rmask_use",[[58,0],[58,52]],[[58,34],[58,52]],["memory"],["variable","ooo_dmem_rmask_latch"]],["ooo_dmem_wmask_latch",[[59,0],[59,32]],[[59,12],[59,32]],["memory"],["variable","logic"]],["ooo_dmem_wmask_use",[[59,0],[59,52]],[[59,34],[59,52]],["memory"],["variable","ooo_dmem_wmask_latch"]],["ooo_dmem_wdata_latch",[[60,0],[60,33]],[[60,13],[60,33]],["memory"],["variable","logic"]],["ooo_dmem_wdata_use",[[60,0],[60,53]],[[60,35],[60,53]],["memory"],["variable","ooo_dmem_wdata_latch"]],["ooo_dmem_rdata_out",[[62,0],[62,31]],[[62,13],[62,31]],["memory"],["variable","logic"]],["ooo_dmem_resp_out",[[63,0],[63,23]],[[63,6],[63,23]],["memory"],["variable","logic"]],["ppl_unlock",[[118,0],[118,16]],[[118,6],[118,16]],["memory"],["variable","logic"]],["ooo_unlock",[[119,0],[119,16]],[[119,6],[119,16]],["memory"],["variable","logic"]],["this_address_locked_by_ppl",[[120,0],[120,39]],[[120,13],[120,39]],["memory"],["variable","logic"]],["this_address_locked_by_ooo",[[121,0],[121,39]],[[121,13],[121,39]],["memory"],["variable","logic"]],["lock_table_1",[[130,0],[147,1]],[[130,11],[130,23]],["memory"],["instance","lock_table"]],["ooo_i_dfp_addr",[[151,0],[151,27]],[[151,13],[151,27]],["memory"],["variable","logic"]],["ooo_d_dfp_addr",[[151,0],[151,43]],[[151,29],[151,43]],["memory"],["variable","ooo_i_dfp_addr"]],["ppl_i_dfp_addr",[[151,0],[151,59]],[[151,45],[151,59]],["memory"],["variable","ooo_d_dfp_addr"]],["ppl_d_dfp_addr",[[151,0],[151,75]],[[151,61],[151,75]],["memory"],["variable","ppl_i_dfp_addr"]],["ooo_i_dfp_read",[[153,0],[153,20]],[[153,6],[153,20]],["memory"],["variable","logic"]],["ooo_d_dfp_read",[[153,0],[153,36]],[[153,22],[153,36]],["memory"],["variable","ooo_i_dfp_read"]],["ppl_i_dfp_read",[[153,0],[153,52]],[[153,38],[153,52]],["memory"],["variable","ooo_d_dfp_read"]],["ppl_d_dfp_read",[[153,0],[153,68]],[[153,54],[153,68]],["memory"],["variable","ppl_i_dfp_read"]],["ooo_d_dfp_write",[[154,0],[154,21]],[[154,6],[154,21]],["memory"],["variable","logic"]],["ppl_d_dfp_write",[[154,0],[154,38]],[[154,23],[154,38]],["memory"],["variable","ooo_d_dfp_write"]],["ooo_i_dfp_rdata",[[156,0],[156,29]],[[156,14],[156,29]],["memory"],["variable","logic"]],["ooo_d_dfp_rdata",[[156,0],[156,46]],[[156,31],[156,46]],["memory"],["variable","ooo_i_dfp_rdata"]],["ppl_i_dfp_rdata",[[156,0],[156,63]],[[156,48],[156,63]],["memory"],["variable","ooo_d_dfp_rdata"]],["ppl_d_dfp_rdata",[[156,0],[156,80]],[[156,65],[156,80]],["memory"],["variable","ppl_i_dfp_rdata"]],["ooo_i_dfp_raddr",[[158,0],[158,29]],[[158,14],[158,29]],["memory"],["variable","logic"]],["ooo_d_dfp_wdata",[[160,0],[160,29]],[[160,14],[160,29]],["memory"],["variable","logic"]],["ppl_d_dfp_wdata",[[160,0],[160,46]],[[160,31],[160,46]],["memory"],["variable","ooo_d_dfp_wdata"]],["ooo_i_dfp_resp",[[162,0],[162,20]],[[162,6],[162,20]],["memory"],["variable","logic"]],["ooo_d_dfp_resp",[[162,0],[162,36]],[[162,22],[162,36]],["memory"],["variable","ooo_i_dfp_resp"]],["ppl_i_dfp_resp",[[162,0],[162,52]],[[162,38],[162,52]],["memory"],["variable","ooo_d_dfp_resp"]],["ppl_d_dfp_resp",[[162,0],[162,68]],[[162,54],[162,68]],["memory"],["variable","ppl_i_dfp_resp"]],["w_done",[[165,0],[165,12]],[[165,6],[165,12]],["memory"],["variable","logic"]],["write_counter",[[166,0],[166,25]],[[166,12],[166,25]],["memory"],["variable","logic"]],["receive_counter",[[169,0],[169,27]],[[169,12],[169,27]],["memory"],["variable","logic"]],["done",[[170,0],[170,10]],[[170,6],[170,10]],["memory"],["variable","logic"]],["chunk0",[[171,0],[171,19]],[[171,13],[171,19]],["memory"],["variable","logic"]],["chunk1",[[171,0],[171,27]],[[171,21],[171,27]],["memory"],["variable","chunk0"]],["chunk2",[[171,0],[171,35]],[[171,29],[171,35]],["memory"],["variable","chunk1"]],["chunk3",[[171,0],[171,43]],[[171,37],[171,43]],["memory"],["variable","chunk2"]],["service_ooo_i_cache",[[174,4],[174,23]],[[174,4],[174,23]],["memory"],["enum_member","#AnonymousEnum0"]],["service_ooo_d_cache",[[175,4],[175,23]],[[175,4],[175,23]],["memory"],["enum_member","#AnonymousEnum0"]],["service_ppl_i_cache",[[176,4],[176,23]],[[176,4],[176,23]],["memory"],["enum_member","#AnonymousEnum0"]],["service_ppl_d_cache",[[177,4],[177,23]],[[177,4],[177,23]],["memory"],["enum_member","#AnonymousEnum0"]],["servicing",[[178,4],[178,13]],[[178,4],[178,13]],["memory"],["enum_member","#AnonymousEnum0"]],["state",[[173,0],[179,7]],[[179,2],[179,7]],["memory"],["variable","#AnonymousEnum0"]],["next_state",[[173,0],[179,19]],[[179,9],[179,19]],["memory"],["variable","#AnonymousEnum0"]],["prev_state",[[173,0],[179,31]],[[179,21],[179,31]],["memory"],["variable","#AnonymousEnum0"]],["servicing_bmem_read",[[197,4],[238,25]],[[238,6],[238,25]],["memory"],["variable","logic"]],["pipe_icache",[[273,8],[431,5]],[[411,4],[411,15]],["memory"],["instance","pipe_icache"]],["I_CACHE",[[466,0],[478,1]],[[466,8],[466,15]],["memory"],["instance","I_CACHE"]],["bus_command_address",[[505,0],[505,32]],[[505,13],[505,32]],["memory"],["variable","logic"]],["bus_resp_addr",[[505,0],[505,47]],[[505,34],[505,47]],["memory"],["variable","bus_command_address"]],["ooo_d_command_bus_address",[[505,0],[505,74]],[[505,49],[505,74]],["memory"],["variable","bus_resp_addr"]],["ppl_d_command_bus_address",[[505,0],[505,101]],[[505,76],[505,101]],["memory"],["variable","ooo_d_command_bus_address"]],["bus_command_command",[[506,0],[506,31]],[[506,12],[506,31]],["memory"],["variable","logic"]],["bus_resp_command",[[506,0],[506,49]],[[506,33],[506,49]],["memory"],["variable","bus_command_command"]],["ooo_d_command_command",[[506,0],[506,72]],[[506,51],[506,72]],["memory"],["variable","bus_resp_command"]],["ppl_d_command_command",[[506,0],[506,95]],[[506,74],[506,95]],["memory"],["variable","ooo_d_command_command"]],["bus_command_data",[[507,0],[507,30]],[[507,14],[507,30]],["memory"],["variable","logic"]],["bus_resp_data",[[507,0],[507,45]],[[507,32],[507,45]],["memory"],["variable","bus_command_data"]],["ooo_d_command_bus_data",[[507,0],[507,69]],[[507,47],[507,69]],["memory"],["variable","bus_resp_data"]],["ppl_d_command_bus_data",[[507,0],[507,93]],[[507,71],[507,93]],["memory"],["variable","ooo_d_command_bus_data"]],["ooo_d_bus_query",[[509,0],[509,21]],[[509,6],[509,21]],["memory"],["variable","logic"]],["ppl_d_bus_query",[[509,0],[509,38]],[[509,23],[509,38]],["memory"],["variable","ooo_d_bus_query"]],["ooo_d_bus_data",[[511,0],[511,28]],[[511,14],[511,28]],["memory"],["variable","logic"]],["ppl_d_bus_data",[[511,0],[511,44]],[[511,30],[511,44]],["memory"],["variable","ooo_d_bus_data"]],["bus_ready",[[513,0],[513,15]],[[513,6],[513,15]],["memory"],["variable","logic"]],["bus_resp",[[515,0],[515,20]],[[515,12],[515,20]],["memory"],["variable","logic"]],["ppl_dmem_rdata_out",[[518,0],[518,31]],[[518,13],[518,31]],["memory"],["variable","logic"]],["ppl_dmem_resp_out",[[519,0],[519,23]],[[519,6],[519,23]],["memory"],["variable","logic"]],["ppl_dmem_addr_latch",[[521,0],[521,32]],[[521,13],[521,32]],["memory"],["variable","logic"]],["ppl_dmem_addr_use",[[521,0],[521,51]],[[521,34],[521,51]],["memory"],["variable","ppl_dmem_addr_latch"]],["ppl_dmem_wmask_latch",[[522,0],[522,32]],[[522,12],[522,32]],["memory"],["variable","logic"]],["ppl_dmem_rmask_latch",[[522,0],[522,54]],[[522,34],[522,54]],["memory"],["variable","ppl_dmem_wmask_latch"]],["ppl_dmem_wmask_use",[[522,0],[522,74]],[[522,56],[522,74]],["memory"],["variable","ppl_dmem_rmask_latch"]],["ppl_dmem_rmask_use",[[522,0],[522,94]],[[522,76],[522,94]],["memory"],["variable","ppl_dmem_wmask_use"]],["ppl_dmem_wdata_latch",[[523,0],[523,33]],[[523,13],[523,33]],["memory"],["variable","logic"]],["ppl_dmem_wdata_use",[[523,0],[523,53]],[[523,35],[523,53]],["memory"],["variable","ppl_dmem_wdata_latch"]],["ooo_cache_hit",[[525,0],[525,19]],[[525,6],[525,19]],["memory"],["variable","logic"]],["ppl_cache_hit",[[525,0],[525,34]],[[525,21],[525,34]],["memory"],["variable","ooo_cache_hit"]],["snoopbus_dec_1",[[527,0],[561,1]],[[527,9],[527,23]],["memory"],["instance","snoopbus"]],["ooo_d_cache",[[564,0],[627,1]],[[564,17],[564,28]],["memory"],["instance","snoopbus_d_cache"]],["ppl_d_cache",[[630,0],[706,1]],[[630,17],[630,28]],["memory"],["instance","snoopbus_d_cache"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/actual_mult.sv",[[[[[["actual_mult",[[0,0],[5,2]],[[0,7],[0,18]],[],["module"]],[102,8]],[[["clk",[[1,1],[1,16]],[[1,13],[1,16]],["actual_mult"],["port","logic"]],["a",[[2,4],[2,24]],[[2,23],[2,24]],["actual_mult"],["port","logic"]],["b",[[3,1],[3,20]],[[3,19],[3,20]],["actual_mult"],["port","logic"]],["out",[[4,1],[4,24]],[[4,21],[4,24]],["actual_mult"],["port","logic"]],["p_prods",[[7,1],[7,26]],[[7,19],[7,26]],["actual_mult"],["variable","logic"]],["i",[[8,1],[8,10]],[[8,9],[8,10]],["actual_mult"],["variable","integer"]],["pp",[[10,1],[10,53]],[[10,18],[10,20]],["actual_mult"],["instance","partial_products"]],["u_l11",[[13,1],[13,19]],[[13,14],[13,19]],["actual_mult"],["variable","logic"]],["v_l11",[[13,1],[13,26]],[[13,21],[13,26]],["actual_mult"],["variable","u_l11"]],["u_l12",[[13,1],[13,33]],[[13,28],[13,33]],["actual_mult"],["variable","v_l11"]],["v_l12",[[13,1],[13,40]],[[13,35],[13,40]],["actual_mult"],["variable","u_l12"]],["u_l13",[[13,1],[13,47]],[[13,42],[13,47]],["actual_mult"],["variable","v_l12"]],["v_l13",[[13,1],[13,54]],[[13,49],[13,54]],["actual_mult"],["variable","u_l13"]],["u_l14",[[13,1],[13,61]],[[13,56],[13,61]],["actual_mult"],["variable","v_l13"]],["v_l14",[[13,1],[13,68]],[[13,63],[13,68]],["actual_mult"],["variable","u_l14"]],["u_l15",[[13,1],[13,75]],[[13,70],[13,75]],["actual_mult"],["variable","v_l14"]],["v_l15",[[13,1],[13,82]],[[13,77],[13,82]],["actual_mult"],["variable","u_l15"]],["u_l16",[[13,1],[13,89]],[[13,84],[13,89]],["actual_mult"],["variable","v_l15"]],["v_l16",[[13,1],[13,96]],[[13,91],[13,96]],["actual_mult"],["variable","u_l16"]],["u_l17",[[13,1],[13,103]],[[13,98],[13,103]],["actual_mult"],["variable","v_l16"]],["v_l17",[[13,1],[13,110]],[[13,105],[13,110]],["actual_mult"],["variable","u_l17"]],["u_l18",[[13,1],[13,117]],[[13,112],[13,117]],["actual_mult"],["variable","v_l17"]],["v_l18",[[13,1],[13,124]],[[13,119],[13,124]],["actual_mult"],["variable","u_l18"]],["u_l19",[[13,1],[13,131]],[[13,126],[13,131]],["actual_mult"],["variable","v_l18"]],["v_l19",[[13,1],[13,138]],[[13,133],[13,138]],["actual_mult"],["variable","u_l19"]],["u_l110",[[13,1],[13,146]],[[13,140],[13,146]],["actual_mult"],["variable","v_l19"]],["v_l110",[[13,1],[13,154]],[[13,148],[13,154]],["actual_mult"],["variable","u_l110"]],["l11",[[15,1],[15,88]],[[15,4],[15,7]],["actual_mult"],["instance","FA"]],["l12",[[16,1],[16,88]],[[16,4],[16,7]],["actual_mult"],["instance","FA"]],["l13",[[17,1],[17,88]],[[17,4],[17,7]],["actual_mult"],["instance","FA"]],["l14",[[18,1],[18,90]],[[18,4],[18,7]],["actual_mult"],["instance","FA"]],["l15",[[19,1],[19,91]],[[19,4],[19,7]],["actual_mult"],["instance","FA"]],["l16",[[20,1],[20,91]],[[20,4],[20,7]],["actual_mult"],["instance","FA"]],["l17",[[21,1],[21,91]],[[21,4],[21,7]],["actual_mult"],["instance","FA"]],["l18",[[22,1],[22,91]],[[22,4],[22,7]],["actual_mult"],["instance","FA"]],["l19",[[23,1],[23,91]],[[23,4],[23,7]],["actual_mult"],["instance","FA"]],["l110",[[24,1],[24,94]],[[24,4],[24,8]],["actual_mult"],["instance","FA"]],["u_l21",[[27,1],[27,19]],[[27,14],[27,19]],["actual_mult"],["variable","logic"]],["v_l21",[[27,1],[27,26]],[[27,21],[27,26]],["actual_mult"],["variable","u_l21"]],["u_l22",[[27,1],[27,33]],[[27,28],[27,33]],["actual_mult"],["variable","v_l21"]],["v_l22",[[27,1],[27,40]],[[27,35],[27,40]],["actual_mult"],["variable","u_l22"]],["u_l23",[[27,1],[27,47]],[[27,42],[27,47]],["actual_mult"],["variable","v_l22"]],["v_l23",[[27,1],[27,54]],[[27,49],[27,54]],["actual_mult"],["variable","u_l23"]],["u_l24",[[27,1],[27,61]],[[27,56],[27,61]],["actual_mult"],["variable","v_l23"]],["v_l24",[[27,1],[27,68]],[[27,63],[27,68]],["actual_mult"],["variable","u_l24"]],["u_l25",[[27,1],[27,75]],[[27,70],[27,75]],["actual_mult"],["variable","v_l24"]],["v_l25",[[27,1],[27,82]],[[27,77],[27,82]],["actual_mult"],["variable","u_l25"]],["u_l26",[[27,1],[27,89]],[[27,84],[27,89]],["actual_mult"],["variable","v_l25"]],["v_l26",[[27,1],[27,96]],[[27,91],[27,96]],["actual_mult"],["variable","u_l26"]],["u_l27",[[27,1],[27,103]],[[27,98],[27,103]],["actual_mult"],["variable","v_l26"]],["v_l27",[[27,1],[27,110]],[[27,105],[27,110]],["actual_mult"],["variable","u_l27"]],["l21",[[29,1],[29,73]],[[29,4],[29,7]],["actual_mult"],["instance","FA"]],["l22",[[30,1],[30,73]],[[30,4],[30,7]],["actual_mult"],["instance","FA"]],["l23",[[31,1],[31,73]],[[31,4],[31,7]],["actual_mult"],["instance","FA"]],["l24",[[32,1],[32,73]],[[32,4],[32,7]],["actual_mult"],["instance","FA"]],["l25",[[33,1],[33,73]],[[33,4],[33,7]],["actual_mult"],["instance","FA"]],["l26",[[34,1],[34,73]],[[34,4],[34,7]],["actual_mult"],["instance","FA"]],["l27",[[35,1],[35,81]],[[35,4],[35,7]],["actual_mult"],["instance","FA"]],["u_l31",[[38,1],[38,19]],[[38,14],[38,19]],["actual_mult"],["variable","logic"]],["v_l31",[[38,1],[38,26]],[[38,21],[38,26]],["actual_mult"],["variable","u_l31"]],["u_l32",[[38,1],[38,33]],[[38,28],[38,33]],["actual_mult"],["variable","v_l31"]],["v_l32",[[38,1],[38,40]],[[38,35],[38,40]],["actual_mult"],["variable","u_l32"]],["u_l33",[[38,1],[38,47]],[[38,42],[38,47]],["actual_mult"],["variable","v_l32"]],["v_l33",[[38,1],[38,54]],[[38,49],[38,54]],["actual_mult"],["variable","u_l33"]],["u_l34",[[38,1],[38,61]],[[38,56],[38,61]],["actual_mult"],["variable","v_l33"]],["v_l34",[[38,1],[38,68]],[[38,63],[38,68]],["actual_mult"],["variable","u_l34"]],["u_l35",[[38,1],[38,75]],[[38,70],[38,75]],["actual_mult"],["variable","v_l34"]],["v_l35",[[38,1],[38,82]],[[38,77],[38,82]],["actual_mult"],["variable","u_l35"]],["l31",[[40,1],[40,73]],[[40,4],[40,7]],["actual_mult"],["instance","FA"]],["l32",[[41,1],[41,73]],[[41,4],[41,7]],["actual_mult"],["instance","FA"]],["l33",[[42,1],[42,73]],[[42,4],[42,7]],["actual_mult"],["instance","FA"]],["l34",[[43,1],[43,73]],[[43,4],[43,7]],["actual_mult"],["instance","FA"]],["l35",[[44,1],[44,79]],[[44,4],[44,7]],["actual_mult"],["instance","FA"]],["u1_l31",[[46,1],[46,20]],[[46,14],[46,20]],["actual_mult"],["variable","logic"]],["v1_l31",[[46,1],[46,28]],[[46,22],[46,28]],["actual_mult"],["variable","u1_l31"]],["u1_l32",[[46,1],[46,36]],[[46,30],[46,36]],["actual_mult"],["variable","v1_l31"]],["v1_l32",[[46,1],[46,44]],[[46,38],[46,44]],["actual_mult"],["variable","u1_l32"]],["u1_l33",[[46,1],[46,52]],[[46,46],[46,52]],["actual_mult"],["variable","v1_l32"]],["v1_l33",[[46,1],[46,60]],[[46,54],[46,60]],["actual_mult"],["variable","u1_l33"]],["u1_l34",[[46,1],[46,68]],[[46,62],[46,68]],["actual_mult"],["variable","v1_l33"]],["v1_l34",[[46,1],[46,76]],[[46,70],[46,76]],["actual_mult"],["variable","u1_l34"]],["u1_l35",[[46,1],[46,84]],[[46,78],[46,84]],["actual_mult"],["variable","v1_l34"]],["v1_l35",[[46,1],[46,92]],[[46,86],[46,92]],["actual_mult"],["variable","u1_l35"]],["u_l41",[[63,1],[63,19]],[[63,14],[63,19]],["actual_mult"],["variable","logic"]],["v_l41",[[63,1],[63,26]],[[63,21],[63,26]],["actual_mult"],["variable","u_l41"]],["u_l42",[[63,1],[63,33]],[[63,28],[63,33]],["actual_mult"],["variable","v_l41"]],["v_l42",[[63,1],[63,40]],[[63,35],[63,40]],["actual_mult"],["variable","u_l42"]],["u_l43",[[63,1],[63,47]],[[63,42],[63,47]],["actual_mult"],["variable","v_l42"]],["v_l43",[[63,1],[63,54]],[[63,49],[63,54]],["actual_mult"],["variable","u_l43"]],["l41",[[65,1],[65,76]],[[65,4],[65,7]],["actual_mult"],["instance","FA"]],["l42",[[66,1],[66,76]],[[66,4],[66,7]],["actual_mult"],["instance","FA"]],["l43",[[67,1],[67,76]],[[67,4],[67,7]],["actual_mult"],["instance","FA"]],["u_l51",[[70,1],[70,19]],[[70,14],[70,19]],["actual_mult"],["variable","logic"]],["v_l51",[[70,1],[70,26]],[[70,21],[70,26]],["actual_mult"],["variable","u_l51"]],["u_l52",[[70,1],[70,33]],[[70,28],[70,33]],["actual_mult"],["variable","v_l51"]],["v_l52",[[70,1],[70,40]],[[70,35],[70,40]],["actual_mult"],["variable","u_l52"]],["l51",[[72,1],[72,73]],[[72,4],[72,7]],["actual_mult"],["instance","FA"]],["l52",[[73,1],[73,73]],[[73,4],[73,7]],["actual_mult"],["instance","FA"]],["u_l61",[[76,1],[76,19]],[[76,14],[76,19]],["actual_mult"],["variable","logic"]],["v_l61",[[76,1],[76,26]],[[76,21],[76,26]],["actual_mult"],["variable","u_l61"]],["l61",[[78,1],[78,73]],[[78,4],[78,7]],["actual_mult"],["instance","FA"]],["u1_l61",[[80,1],[80,20]],[[80,14],[80,20]],["actual_mult"],["variable","logic"]],["v1_l61",[[80,1],[80,28]],[[80,22],[80,28]],["actual_mult"],["variable","u1_l61"]],["u_l71",[[88,1],[88,19]],[[88,14],[88,19]],["actual_mult"],["variable","logic"]],["v_l71",[[88,1],[88,26]],[[88,21],[88,26]],["actual_mult"],["variable","u_l71"]],["l71",[[90,1],[90,75]],[[90,4],[90,7]],["actual_mult"],["instance","FA"]],["u_l81",[[93,1],[93,19]],[[93,14],[93,19]],["actual_mult"],["variable","logic"]],["v_l81",[[93,1],[93,26]],[[93,21],[93,26]],["actual_mult"],["variable","u_l81"]],["l81",[[95,1],[95,73]],[[95,4],[95,7]],["actual_mult"],["instance","FA"]],["c",[[98,1],[98,8]],[[98,7],[98,8]],["actual_mult"],["variable","logic"]],["l91",[[99,1],[99,74]],[[99,24],[99,27]],["actual_mult"],["instance","carry_look_ahead_adder"]],["l92",[[100,1],[100,73]],[[100,24],[100,27]],["actual_mult"],["instance","carry_look_ahead_adder"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/address_unit.sv",[[[[[["address_unit",[[0,0],[39,2]],[[0,7],[0,19]],[],["module"]],[361,8]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["address_unit"],["port","logic"]],["rst",[[4,4],[4,19]],[[4,16],[4,19]],["address_unit"],["port","logic"]],["renamed_instruction",[[6,4],[6,37]],[[6,18],[6,37]],["address_unit"],["port","instr_t"]],["instruction",[[7,4],[7,28]],[[7,17],[7,28]],["address_unit"],["port","input"]],["valid_instruction",[[8,4],[8,33]],[[8,16],[8,33]],["address_unit"],["port","logic"]],["rob_index",[[9,4],[9,48]],[[9,39],[9,48]],["address_unit"],["port","logic"]],["pr1_s_ldst",[[11,4],[11,50]],[[11,40],[11,50]],["address_unit"],["port","logic"]],["pr1_val_ldst",[[12,4],[12,35]],[[12,23],[12,35]],["address_unit"],["port","logic"]],["pr2_s_ldst",[[14,4],[14,50]],[[14,40],[14,50]],["address_unit"],["port","logic"]],["pr2_val_ldst",[[15,4],[15,35]],[[15,23],[15,35]],["address_unit"],["port","logic"]],["execute_outputs_ldst",[[16,4],[16,50]],[[16,30],[16,50]],["address_unit"],["port","data_bus_package_t"]],["phys_valid_vector",[[18,4],[18,48]],[[18,31],[18,48]],["address_unit"],["port","logic"]],["rob_head",[[19,4],[19,47]],[[19,39],[19,47]],["address_unit"],["port","logic"]],["dmem_addr",[[21,4],[21,37]],[[21,28],[21,37]],["address_unit"],["port","logic"]],["dmem_rmask",[[22,4],[22,38]],[[22,28],[22,38]],["address_unit"],["port","logic"]],["dmem_wmask",[[23,4],[23,38]],[[23,28],[23,38]],["address_unit"],["port","logic"]],["dmem_rdata",[[24,4],[24,38]],[[24,28],[24,38]],["address_unit"],["port","logic"]],["dmem_wdata",[[25,4],[25,38]],[[25,28],[25,38]],["address_unit"],["port","logic"]],["dmem_resp",[[26,4],[26,37]],[[26,28],[26,37]],["address_unit"],["port","logic"]],["order",[[29,4],[29,28]],[[29,23],[29,28]],["address_unit"],["port","logic"]],["ld_st_queue_data_out_latch",[[30,4],[30,51]],[[30,25],[30,51]],["address_unit"],["port","ld_st_queue_t"]],["flush",[[33,4],[33,21]],[[33,16],[33,21]],["address_unit"],["port","logic"]],["amo",[[36,4],[36,31]],[[36,28],[36,31]],["address_unit"],["port","logic"]],["address_to_lock",[[37,4],[37,43]],[[37,28],[37,43]],["address_unit"],["port","logic"]],["lock",[[38,4],[38,32]],[[38,28],[38,32]],["address_unit"],["port","logic"]],["ld_st_queue_data_in",[[41,0],[41,33]],[[41,14],[41,33]],["address_unit"],["variable","ld_st_queue_t"]],["ld_st_queue_data_out",[[42,0],[42,34]],[[42,14],[42,34]],["address_unit"],["variable","ld_st_queue_t"]],["pr1_val_ldst_latch",[[46,0],[46,31]],[[46,13],[46,31]],["address_unit"],["variable","logic"]],["pr2_val_ldst_latch",[[47,0],[47,31]],[[47,13],[47,31]],["address_unit"],["variable","logic"]],["dmem_addr_latch",[[49,0],[49,28]],[[49,13],[49,28]],["address_unit"],["variable","logic"]],["dmem_wdata_latch",[[49,0],[49,46]],[[49,30],[49,46]],["address_unit"],["variable","dmem_addr_latch"]],["dmem_rmask_latch",[[50,0],[50,28]],[[50,12],[50,28]],["address_unit"],["variable","logic"]],["dmem_wmask_latch",[[50,0],[50,46]],[[50,30],[50,46]],["address_unit"],["variable","dmem_rmask_latch"]],["mem_ready",[[52,0],[52,15]],[[52,6],[52,15]],["address_unit"],["variable","logic"]],["mem_ready_ac",[[52,0],[52,29]],[[52,17],[52,29]],["address_unit"],["variable","mem_ready"]],["ld_st_q_read_resp",[[53,0],[53,23]],[[53,6],[53,23]],["address_unit"],["variable","logic"]],["ld_st_q_full",[[54,0],[54,18]],[[54,6],[54,18]],["address_unit"],["variable","logic"]],["ld_st_q_empty",[[55,0],[55,19]],[[55,6],[55,19]],["address_unit"],["variable","logic"]],["dmem_addr_full",[[57,0],[57,27]],[[57,13],[57,27]],["address_unit"],["variable","logic"]],["latcgh_regs",[[58,0],[58,17]],[[58,6],[58,17]],["address_unit"],["variable","logic"]],["dmem_sum",[[60,0],[60,21]],[[60,13],[60,21]],["address_unit"],["variable","logic"]],["dmem_cout",[[61,0],[61,15]],[[61,6],[61,15]],["address_unit"],["variable","logic"]],["amo_mem_read",[[65,0],[65,18]],[[65,6],[65,18]],["address_unit"],["variable","logic"]],["amo_mem_write",[[65,0],[65,33]],[[65,20],[65,33]],["address_unit"],["variable","amo_mem_read"]],["amo_done",[[65,0],[65,43]],[[65,35],[65,43]],["address_unit"],["variable","amo_mem_write"]],["amo_data_out",[[66,0],[66,25]],[[66,13],[66,25]],["address_unit"],["variable","logic"]],["dmem_rdata_latch",[[66,0],[66,43]],[[66,27],[66,43]],["address_unit"],["variable","amo_data_out"]],["dmem_st_sig",[[66,0],[66,56]],[[66,45],[66,56]],["address_unit"],["variable","dmem_rdata_latch"]],["load_store_queue_dec_1",[[311,0],[331,1]],[[315,0],[315,22]],["address_unit"],["instance","load_store_queue"]],["jalr_addr",[[333,0],[339,1]],[[333,23],[333,32]],["address_unit"],["instance","carry_look_ahead_adder"]],["amo_unit_ooo",[[341,0],[359,1]],[[341,13],[341,25]],["address_unit"],["instance","ooo_amo_unit"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/alu.sv",[[[[[["alu",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[49,14]],[[["aluc",[[3,4],[3,32]],[[3,28],[3,32]],["alu"],["port","logic"]],["aluop",[[4,4],[4,33]],[[4,28],[4,33]],["alu"],["port","logic"]],["a",[[5,4],[5,29]],[[5,28],[5,29]],["alu"],["port","logic"]],["b",[[5,31],[5,32]],[[5,31],[5,32]],["alu"],["port","a"]],["f",[[6,4],[6,29]],[[6,28],[6,29]],["alu"],["port","logic"]],["as",[[9,4],[9,28]],[[9,26],[9,28]],["alu"],["variable","signed"]],["bs",[[10,4],[10,28]],[[10,26],[10,28]],["alu"],["variable","signed"]],["au",[[11,4],[11,28]],[[11,26],[11,28]],["alu"],["variable","unsigned"]],["bu",[[12,4],[12,28]],[[12,26],[12,28]],["alu"],["variable","unsigned"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/arbiter.sv",[[[[[["arbiter",[[0,0],[34,2]],[[0,7],[0,14]],[],["module"]],[328,18]],[[["clk",[[1,4],[1,35]],[[1,32],[1,35]],["arbiter"],["port","logic"]],["rst",[[2,4],[2,35]],[[2,32],[2,35]],["arbiter"],["port","logic"]],["flush",[[3,4],[3,37]],[[3,32],[3,37]],["arbiter"],["port","logic"]],["jalr_en",[[4,4],[4,39]],[[4,32],[4,39]],["arbiter"],["port","logic"]],["jump_en",[[5,4],[5,39]],[[5,32],[5,39]],["arbiter"],["port","logic"]],["imem_addr",[[8,4],[8,41]],[[8,32],[8,41]],["arbiter"],["port","logic"]],["input_valid",[[9,4],[9,43]],[[9,32],[9,43]],["arbiter"],["port","logic"]],["imem_rdata",[[10,4],[10,42]],[[10,32],[10,42]],["arbiter"],["port","logic"]],["imem_resp",[[11,4],[11,41]],[[11,32],[11,41]],["arbiter"],["port","logic"]],["imem_stall",[[12,4],[12,42]],[[12,32],[12,42]],["arbiter"],["port","logic"]],["imem_raddr",[[13,4],[13,42]],[[13,32],[13,42]],["arbiter"],["port","logic"]],["dmem_addr",[[16,4],[16,41]],[[16,32],[16,41]],["arbiter"],["port","logic"]],["dmem_rmask",[[17,4],[17,42]],[[17,32],[17,42]],["arbiter"],["port","logic"]],["dmem_wmask",[[18,4],[18,42]],[[18,32],[18,42]],["arbiter"],["port","logic"]],["dmem_wdata",[[19,4],[19,42]],[[19,32],[19,42]],["arbiter"],["port","logic"]],["dmem_rdata",[[21,4],[21,42]],[[21,32],[21,42]],["arbiter"],["port","logic"]],["dmem_resp",[[22,4],[22,41]],[[22,32],[22,41]],["arbiter"],["port","logic"]],["bmem_addr",[[25,4],[25,41]],[[25,32],[25,41]],["arbiter"],["port","logic"]],["bmem_read",[[26,4],[26,41]],[[26,32],[26,41]],["arbiter"],["port","logic"]],["bmem_write",[[27,4],[27,42]],[[27,32],[27,42]],["arbiter"],["port","logic"]],["bmem_wdata",[[28,4],[28,42]],[[28,32],[28,42]],["arbiter"],["port","logic"]],["bmem_ready",[[29,4],[29,42]],[[29,32],[29,42]],["arbiter"],["port","logic"]],["bmem_raddr",[[31,4],[31,42]],[[31,32],[31,42]],["arbiter"],["port","logic"]],["bmem_rdata",[[32,4],[32,42]],[[32,32],[32,42]],["arbiter"],["port","logic"]],["bmem_rvalid",[[33,4],[33,43]],[[33,32],[33,43]],["arbiter"],["port","logic"]],["receive_counter",[[35,4],[35,31]],[[35,16],[35,31]],["arbiter"],["variable","logic"]],["write_counter",[[35,4],[35,46]],[[35,33],[35,46]],["arbiter"],["variable","receive_counter"]],["chunk0",[[36,4],[36,23]],[[36,17],[36,23]],["arbiter"],["variable","logic"]],["chunk1",[[36,4],[36,31]],[[36,25],[36,31]],["arbiter"],["variable","chunk0"]],["chunk2",[[36,4],[36,39]],[[36,33],[36,39]],["arbiter"],["variable","chunk1"]],["chunk3",[[36,4],[36,47]],[[36,41],[36,47]],["arbiter"],["variable","chunk2"]],["wd0",[[36,4],[36,52]],[[36,49],[36,52]],["arbiter"],["variable","chunk3"]],["wd1",[[36,4],[36,57]],[[36,54],[36,57]],["arbiter"],["variable","wd0"]],["wd2",[[36,4],[36,62]],[[36,59],[36,62]],["arbiter"],["variable","wd1"]],["wd3",[[36,4],[36,67]],[[36,64],[36,67]],["arbiter"],["variable","wd2"]],["done",[[37,4],[37,14]],[[37,10],[37,14]],["arbiter"],["variable","logic"]],["w_done",[[37,4],[37,22]],[[37,16],[37,22]],["arbiter"],["variable","done"]],["bmem_fake",[[38,4],[38,19]],[[38,10],[38,19]],["arbiter"],["variable","logic"]],["i_dfp_addr",[[42,4],[42,27]],[[42,17],[42,27]],["arbiter"],["variable","logic"]],["d_dfp_addr",[[42,4],[42,39]],[[42,29],[42,39]],["arbiter"],["variable","i_dfp_addr"]],["i_dfp_raddr",[[42,4],[42,52]],[[42,41],[42,52]],["arbiter"],["variable","d_dfp_addr"]],["i_dfp_read",[[43,4],[43,20]],[[43,10],[43,20]],["arbiter"],["variable","logic"]],["d_dfp_read",[[43,4],[43,32]],[[43,22],[43,32]],["arbiter"],["variable","i_dfp_read"]],["i_dfp_write",[[44,4],[44,21]],[[44,10],[44,21]],["arbiter"],["variable","logic"]],["d_dfp_write",[[44,4],[44,34]],[[44,23],[44,34]],["arbiter"],["variable","i_dfp_write"]],["i_dfp_rdata",[[45,4],[45,29]],[[45,18],[45,29]],["arbiter"],["variable","logic"]],["d_dfp_rdata",[[45,4],[45,42]],[[45,31],[45,42]],["arbiter"],["variable","i_dfp_rdata"]],["i_dfp_wdata",[[46,4],[46,29]],[[46,18],[46,29]],["arbiter"],["variable","logic"]],["d_dfp_wdata",[[46,4],[46,42]],[[46,31],[46,42]],["arbiter"],["variable","i_dfp_wdata"]],["i_dfp_resp",[[47,4],[47,20]],[[47,10],[47,20]],["arbiter"],["variable","logic"]],["d_dfp_resp",[[47,4],[47,32]],[[47,22],[47,32]],["arbiter"],["variable","i_dfp_resp"]],["i_submit",[[49,4],[49,18]],[[49,10],[49,18]],["arbiter"],["variable","logic"]],["d_submit",[[49,4],[49,28]],[[49,20],[49,28]],["arbiter"],["variable","i_submit"]],["in_writeBack",[[50,4],[50,22]],[[50,10],[50,22]],["arbiter"],["variable","logic"]],["in_compare",[[50,4],[50,34]],[[50,24],[50,34]],["arbiter"],["variable","in_writeBack"]],["in_idle",[[50,4],[50,43]],[[50,36],[50,43]],["arbiter"],["variable","in_compare"]],["flush_latch",[[51,4],[51,21]],[[51,10],[51,21]],["arbiter"],["variable","logic"]],["dmem_addr_latch",[[53,4],[53,39]],[[53,24],[53,39]],["arbiter"],["variable","logic"]],["dmem_addr_use",[[53,4],[53,54]],[[53,41],[53,54]],["arbiter"],["variable","dmem_addr_latch"]],["dmem_rmask_latch",[[54,4],[54,40]],[[54,24],[54,40]],["arbiter"],["variable","logic"]],["dmem_rmask_use",[[54,4],[54,56]],[[54,42],[54,56]],["arbiter"],["variable","dmem_rmask_latch"]],["dmem_wmask_latch",[[55,4],[55,40]],[[55,24],[55,40]],["arbiter"],["variable","logic"]],["dmem_wmask_use",[[55,4],[55,56]],[[55,42],[55,56]],["arbiter"],["variable","dmem_wmask_latch"]],["dmem_wdata_latch",[[56,4],[56,40]],[[56,24],[56,40]],["arbiter"],["variable","logic"]],["dmem_wdata_use",[[56,4],[56,56]],[[56,42],[56,56]],["arbiter"],["variable","dmem_wdata_latch"]],["cache_in_use",[[57,4],[57,22]],[[57,10],[57,22]],["arbiter"],["variable","logic"]],["invalid_i",[[58,4],[58,19]],[[58,10],[58,19]],["arbiter"],["variable","logic"]],["invalid_d",[[58,4],[58,30]],[[58,21],[58,30]],["arbiter"],["variable","invalid_i"]],["imem_resp_cache",[[60,4],[60,25]],[[60,10],[60,25]],["arbiter"],["variable","logic"]],["dmem_rdata_out",[[74,4],[74,31]],[[74,17],[74,31]],["arbiter"],["variable","logic"]],["dmem_resp_out",[[75,4],[75,23]],[[75,10],[75,23]],["arbiter"],["variable","logic"]],["receive_id",[[213,4],[213,20]],[[213,10],[213,20]],["arbiter"],["variable","logic"]],["pc_prev",[[260,4],[260,24]],[[260,17],[260,24]],["arbiter"],["variable","logic"]],["in_valid",[[268,4],[268,18]],[[268,10],[268,18]],["arbiter"],["variable","logic"]],["pipe_icache",[[272,4],[294,5]],[[275,4],[275,15]],["arbiter"],["instance","pipe_icache"]],["d_cache",[[298,4],[325,5]],[[298,10],[298,17]],["arbiter"],["instance","cache"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/carry_look_ahead_adder.sv",[[[[[["carry_look_ahead_adder",[[0,0],[6,2]],[[0,7],[0,29]],[],["module"]],[42,0]],[[["sum",[[1,4],[1,27]],[[1,24],[1,27]],["carry_look_ahead_adder"],["port","logic"]],["cout",[[2,4],[2,21]],[[2,17],[2,21]],["carry_look_ahead_adder"],["port","logic"]],["a",[[3,1],[3,21]],[[3,20],[3,21]],["carry_look_ahead_adder"],["port","logic"]],["b",[[4,4],[4,24]],[[4,23],[4,24]],["carry_look_ahead_adder"],["port","logic"]],["cin",[[5,4],[5,19]],[[5,16],[5,19]],["carry_look_ahead_adder"],["port","logic"]],["carry0",[[8,4],[8,23]],[[8,17],[8,23]],["carry_look_ahead_adder"],["variable","logic"]],["carry1",[[8,4],[8,31]],[[8,25],[8,31]],["carry_look_ahead_adder"],["variable","carry0"]],["carry0_1",[[9,1],[9,22]],[[9,14],[9,22]],["carry_look_ahead_adder"],["variable","logic"]],["carry1_1",[[9,1],[9,32]],[[9,24],[9,32]],["carry_look_ahead_adder"],["variable","carry0_1"]],["carry0_2",[[9,1],[9,42]],[[9,34],[9,42]],["carry_look_ahead_adder"],["variable","carry1_1"]],["carry1_2",[[9,1],[9,52]],[[9,44],[9,52]],["carry_look_ahead_adder"],["variable","carry0_2"]],["carry0_4",[[9,1],[9,62]],[[9,54],[9,62]],["carry_look_ahead_adder"],["variable","carry1_2"]],["carry1_4",[[9,1],[9,72]],[[9,64],[9,72]],["carry_look_ahead_adder"],["variable","carry0_4"]],["carry0_8",[[9,1],[9,82]],[[9,74],[9,82]],["carry_look_ahead_adder"],["variable","carry1_4"]],["carry1_8",[[9,1],[9,92]],[[9,84],[9,92]],["carry_look_ahead_adder"],["variable","carry0_8"]],["carry0_16",[[9,1],[9,103]],[[9,94],[9,103]],["carry_look_ahead_adder"],["variable","carry1_8"]],["carry1_16",[[9,1],[9,114]],[[9,105],[9,114]],["carry_look_ahead_adder"],["variable","carry0_16"]],["init",[[23,1],[23,68]],[[23,10],[23,14]],["carry_look_ahead_adder"],["instance","kpg_init"]],["itr_1",[[36,1],[36,106]],[[36,5],[36,10]],["carry_look_ahead_adder"],["instance","kpg"]],["itr_2",[[37,1],[37,114]],[[37,5],[37,10]],["carry_look_ahead_adder"],["instance","kpg"]],["itr_4",[[38,1],[38,114]],[[38,5],[38,10]],["carry_look_ahead_adder"],["instance","kpg"]],["itr_8",[[39,1],[39,114]],[[39,5],[39,10]],["carry_look_ahead_adder"],["instance","kpg"]],["itr_16",[[40,1],[40,122]],[[40,5],[40,11]],["carry_look_ahead_adder"],["instance","kpg"]]]]],[[["kpg_init",[[43,0],[48,2]],[[43,7],[43,15]],[],["module"]],[63,0]],[[["out1",[[44,1],[44,18]],[[44,14],[44,18]],["kpg_init"],["port","logic"]],["out0",[[45,4],[45,21]],[[45,17],[45,21]],["kpg_init"],["port","logic"]],["a",[[46,1],[46,15]],[[46,14],[46,15]],["kpg_init"],["port","logic"]],["b",[[47,4],[47,18]],[[47,17],[47,18]],["kpg_init"],["port","logic"]]]]],[[["kpg",[[64,0],[71,2]],[[64,7],[64,10]],[],["module"]],[88,0]],[[["cur_bit_1",[[65,1],[65,22]],[[65,13],[65,22]],["kpg"],["port","logic"]],["cur_bit_0",[[66,4],[66,25]],[[66,16],[66,25]],["kpg"],["port","logic"]],["prev_bit_1",[[67,4],[67,26]],[[67,16],[67,26]],["kpg"],["port","logic"]],["prev_bit_0",[[68,4],[68,26]],[[68,16],[68,26]],["kpg"],["port","logic"]],["out_bit_1",[[69,1],[69,23]],[[69,14],[69,23]],["kpg"],["port","logic"]],["out_bit_0",[[70,4],[70,26]],[[70,17],[70,26]],["kpg"],["port","logic"]]]]],[[["FA",[[89,0],[94,27]],[[89,7],[89,9]],[],["module"]],[103,0]],[[["x",[[90,4],[90,24]],[[90,23],[90,24]],["FA"],["port","logic"]],["y",[[91,4],[91,24]],[[91,23],[91,24]],["FA"],["port","logic"]],["z",[[92,4],[92,24]],[[92,23],[92,24]],["FA"],["port","logic"]],["u",[[93,4],[93,25]],[[93,24],[93,25]],["FA"],["port","logic"]],["v",[[94,4],[94,25]],[[94,24],[94,25]],["FA"],["port","logic"]],["vtemp",[[96,0],[96,18]],[[96,13],[96,18]],["FA"],["variable","logic"]]]]],[[["partial_products",[[104,0],[108,2]],[[104,7],[104,23]],[],["module"]],[123,8]],[[["a",[[105,4],[105,23]],[[105,22],[105,23]],["partial_products"],["port","logic"]],["b",[[106,4],[106,23]],[[106,22],[106,23]],["partial_products"],["port","logic"]],["p_prods",[[107,4],[107,36]],[[107,29],[107,36]],["partial_products"],["port","logic"]],["i",[[110,4],[110,13]],[[110,12],[110,13]],["partial_products"],["variable","integer"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/cpu.sv",[[[[[["ooo_cpu",[[0,0],[49,2]],[[0,7],[0,14]],[],["module"]],[331,18]],[[["clk",[[4,4],[4,35]],[[4,32],[4,35]],["ooo_cpu"],["port","logic"]],["rst",[[5,4],[5,35]],[[5,32],[5,35]],["ooo_cpu"],["port","logic"]],["flush",[[7,4],[7,37]],[[7,32],[7,37]],["ooo_cpu"],["port","logic"]],["jump_en",[[8,4],[8,39]],[[8,32],[8,39]],["ooo_cpu"],["port","logic"]],["jalr_done",[[9,4],[9,41]],[[9,32],[9,41]],["ooo_cpu"],["port","logic"]],["imem_addr",[[11,4],[11,41]],[[11,32],[11,41]],["ooo_cpu"],["port","logic"]],["input_valid",[[12,4],[12,43]],[[12,32],[12,43]],["ooo_cpu"],["port","logic"]],["imem_rdata",[[13,4],[13,42]],[[13,32],[13,42]],["ooo_cpu"],["port","logic"]],["imem_resp",[[14,4],[14,41]],[[14,32],[14,41]],["ooo_cpu"],["port","logic"]],["imem_stall",[[15,4],[15,42]],[[15,32],[15,42]],["ooo_cpu"],["port","logic"]],["imem_raddr",[[16,4],[16,42]],[[16,32],[16,42]],["ooo_cpu"],["port","logic"]],["dmem_addr",[[18,4],[18,41]],[[18,32],[18,41]],["ooo_cpu"],["port","logic"]],["dmem_rmask",[[19,4],[19,42]],[[19,32],[19,42]],["ooo_cpu"],["port","logic"]],["dmem_wmask",[[20,4],[20,42]],[[20,32],[20,42]],["ooo_cpu"],["port","logic"]],["dmem_rdata",[[21,4],[21,42]],[[21,32],[21,42]],["ooo_cpu"],["port","logic"]],["dmem_wdata",[[22,4],[22,42]],[[22,32],[22,42]],["ooo_cpu"],["port","logic"]],["dmem_resp",[[23,4],[23,41]],[[23,32],[23,41]],["ooo_cpu"],["port","logic"]],["ooo_mult_counter_en",[[26,4],[26,52]],[[26,33],[26,52]],["ooo_cpu"],["port","logic"]],["ooo_mem_op_counter_en",[[27,4],[27,54]],[[27,33],[27,54]],["ooo_cpu"],["port","logic"]],["ooo_flush_counter_en",[[28,4],[28,53]],[[28,33],[28,53]],["ooo_cpu"],["port","logic"]],["ooo_rob_full_en",[[29,4],[29,48]],[[29,33],[29,48]],["ooo_cpu"],["port","logic"]],["ooo_alu_op_counter_en",[[30,4],[30,54]],[[30,33],[30,54]],["ooo_cpu"],["port","logic"]],["hardware_scheduler_en",[[32,4],[32,54]],[[32,33],[32,54]],["ooo_cpu"],["port","logic"]],["amo",[[45,4],[45,31]],[[45,28],[45,31]],["ooo_cpu"],["port","logic"]],["address_to_lock",[[46,4],[46,43]],[[46,28],[46,43]],["ooo_cpu"],["port","logic"]],["lock",[[47,4],[47,32]],[[47,28],[47,32]],["ooo_cpu"],["port","logic"]],["instr",[[57,4],[57,22]],[[57,17],[57,22]],["ooo_cpu"],["variable","logic"]],["pc",[[58,4],[58,19]],[[58,17],[58,19]],["ooo_cpu"],["variable","logic"]],["pc_jump",[[58,4],[58,28]],[[58,21],[58,28]],["ooo_cpu"],["variable","pc"]],["ppc_out",[[58,4],[58,37]],[[58,30],[58,37]],["ooo_cpu"],["variable","pc_jump"]],["branch_pred",[[60,4],[60,21]],[[60,10],[60,21]],["ooo_cpu"],["variable","logic"]],["jalr_en",[[63,4],[63,17]],[[63,10],[63,17]],["ooo_cpu"],["variable","logic"]],["jalr_pc",[[65,4],[65,24]],[[65,17],[65,24]],["ooo_cpu"],["variable","logic"]],["missed_pc",[[68,4],[68,26]],[[68,17],[68,26]],["ooo_cpu"],["variable","logic"]],["pr1_val",[[70,4],[70,24]],[[70,17],[70,24]],["ooo_cpu"],["variable","logic"]],["pr2_val",[[70,4],[70,33]],[[70,26],[70,33]],["ooo_cpu"],["variable","pr1_val"]],["pr1_val_mul",[[70,4],[70,46]],[[70,35],[70,46]],["ooo_cpu"],["variable","pr2_val"]],["pr2_val_mul",[[70,4],[70,59]],[[70,48],[70,59]],["ooo_cpu"],["variable","pr1_val_mul"]],["line_to_execute",[[72,4],[72,47]],[[72,32],[72,47]],["ooo_cpu"],["variable","reservation_station_entry_t"]],["line_to_execute_mul",[[72,4],[72,68]],[[72,49],[72,68]],["ooo_cpu"],["variable","line_to_execute"]],["request_new_instr",[[73,4],[73,27]],[[73,10],[73,27]],["ooo_cpu"],["variable","logic"]],["read_resp",[[74,4],[74,19]],[[74,10],[74,19]],["ooo_cpu"],["variable","logic"]],["execute_valid_alu",[[76,4],[76,27]],[[76,10],[76,27]],["ooo_cpu"],["variable","logic"]],["execute_valid_mul",[[76,4],[76,46]],[[76,29],[76,46]],["ooo_cpu"],["variable","execute_valid_alu"]],["done_mult_unit",[[78,4],[78,24]],[[78,10],[78,24]],["ooo_cpu"],["variable","logic"]],["execute_outputs",[[80,4],[80,38]],[[80,23],[80,38]],["ooo_cpu"],["variable","data_bus_package_t"]],["execute_outputs_mul",[[80,4],[80,59]],[[80,40],[80,59]],["ooo_cpu"],["variable","execute_outputs"]],["valid_commit",[[82,4],[82,22]],[[82,10],[82,22]],["ooo_cpu"],["variable","logic"]],["committer",[[83,4],[83,34]],[[83,25],[83,34]],["ooo_cpu"],["variable","rvfi_commit_packet_t"]],["imem_read",[[87,4],[87,29]],[[87,20],[87,29]],["ooo_cpu"],["variable","logic"]],["dmem_raddr",[[103,4],[103,30]],[[103,20],[103,30]],["ooo_cpu"],["variable","logic"]],["dinst",[[106,4],[106,22]],[[106,17],[106,22]],["ooo_cpu"],["variable","logic"]],["dpc_rdata",[[107,4],[107,26]],[[107,17],[107,26]],["ooo_cpu"],["variable","logic"]],["dpc_wdata",[[108,4],[108,26]],[[108,17],[108,26]],["ooo_cpu"],["variable","logic"]],["bren",[[110,4],[110,14]],[[110,10],[110,14]],["ooo_cpu"],["variable","logic"]],["pc_req",[[111,4],[111,16]],[[111,10],[111,16]],["ooo_cpu"],["variable","logic"]],["fc",[[113,4],[113,19]],[[113,17],[113,19]],["ooo_cpu"],["variable","logic"]],["fetch",[[121,4],[144,5]],[[121,10],[121,15]],["ooo_cpu"],["instance","fetch"]],["decode",[[146,4],[180,5]],[[146,11],[146,17]],["ooo_cpu"],["instance","decode"]],["execute_dec",[[224,4],[236,5]],[[224,12],[224,23]],["ooo_cpu"],["instance","execute"]],["mult_div_dec_1",[[238,4],[247,5]],[[238,33],[238,47]],["ooo_cpu"],["instance","multiplication_division_unit"]],["monitor_valid",[[250,4],[250,23]],[[250,10],[250,23]],["ooo_cpu"],["variable","logic"]],["monitor_order",[[251,4],[251,30]],[[251,17],[251,30]],["ooo_cpu"],["variable","logic"]],["monitor_inst",[[252,4],[252,29]],[[252,17],[252,29]],["ooo_cpu"],["variable","logic"]],["monitor_rs1_addr",[[253,4],[253,32]],[[253,16],[253,32]],["ooo_cpu"],["variable","logic"]],["monitor_rs2_addr",[[254,4],[254,32]],[[254,16],[254,32]],["ooo_cpu"],["variable","logic"]],["monitor_rs1_rdata",[[255,4],[255,34]],[[255,17],[255,34]],["ooo_cpu"],["variable","logic"]],["monitor_rs2_rdata",[[256,4],[256,34]],[[256,17],[256,34]],["ooo_cpu"],["variable","logic"]],["monitor_rd_addr",[[257,4],[257,31]],[[257,16],[257,31]],["ooo_cpu"],["variable","logic"]],["monitor_rd_wdata",[[258,4],[258,33]],[[258,17],[258,33]],["ooo_cpu"],["variable","logic"]],["monitor_pc_rdata",[[259,4],[259,33]],[[259,17],[259,33]],["ooo_cpu"],["variable","logic"]],["monitor_pc_wdata",[[260,4],[260,33]],[[260,17],[260,33]],["ooo_cpu"],["variable","logic"]],["monitor_mem_addr",[[261,4],[261,33]],[[261,17],[261,33]],["ooo_cpu"],["variable","logic"]],["monitor_mem_rmask",[[262,4],[262,33]],[[262,16],[262,33]],["ooo_cpu"],["variable","logic"]],["monitor_mem_wmask",[[263,4],[263,33]],[[263,16],[263,33]],["ooo_cpu"],["variable","logic"]],["monitor_mem_rdata",[[264,4],[264,34]],[[264,17],[264,34]],["ooo_cpu"],["variable","logic"]],["monitor_mem_wdata",[[265,4],[265,34]],[[265,17],[265,34]],["ooo_cpu"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/d_cache/cache.sv",[[[[[["cache",[[0,0],[26,2]],[[0,7],[0,12]],[],["module"]],[319,8]],[[["clk",[[1,4],[1,31]],[[1,28],[1,31]],["cache"],["port","logic"]],["rst",[[2,4],[2,31]],[[2,28],[2,31]],["cache"],["port","logic"]],["flush",[[3,4],[3,33]],[[3,28],[3,33]],["cache"],["port","logic"]],["ufp_addr",[[6,4],[6,36]],[[6,28],[6,36]],["cache"],["port","logic"]],["ufp_rmask",[[7,4],[7,37]],[[7,28],[7,37]],["cache"],["port","logic"]],["ufp_wmask",[[8,4],[8,37]],[[8,28],[8,37]],["cache"],["port","logic"]],["ufp_rdata",[[9,4],[9,37]],[[9,28],[9,37]],["cache"],["port","logic"]],["ufp_wdata",[[10,4],[10,37]],[[10,28],[10,37]],["cache"],["port","logic"]],["ufp_resp",[[11,4],[11,36]],[[11,28],[11,36]],["cache"],["port","logic"]],["dfp_addr",[[14,4],[14,36]],[[14,28],[14,36]],["cache"],["port","logic"]],["dfp_read",[[15,4],[15,36]],[[15,28],[15,36]],["cache"],["port","logic"]],["dfp_write",[[16,4],[16,37]],[[16,28],[16,37]],["cache"],["port","logic"]],["dfp_rdata",[[17,4],[17,37]],[[17,28],[17,37]],["cache"],["port","logic"]],["dfp_wdata",[[18,4],[18,37]],[[18,28],[18,37]],["cache"],["port","logic"]],["dfp_resp",[[19,4],[19,36]],[[19,28],[19,36]],["cache"],["port","logic"]],["in_writeBack",[[21,4],[21,40]],[[21,28],[21,40]],["cache"],["port","logic"]],["in_compare",[[22,4],[22,38]],[[22,28],[22,38]],["cache"],["port","logic"]],["in_idle",[[23,4],[23,35]],[[23,28],[23,35]],["cache"],["port","logic"]],["flush_latch",[[24,4],[24,39]],[[24,28],[24,39]],["cache"],["port","logic"]],["d_write_en",[[30,4],[30,32]],[[30,18],[30,28]],["cache"],["variable","logic"]],["data_in",[[31,4],[31,32]],[[31,18],[31,25]],["cache"],["variable","logic"]],["data_out",[[32,4],[32,32]],[[32,18],[32,26]],["cache"],["variable","logic"]],["cache_wmask",[[33,4],[33,29]],[[33,18],[33,29]],["cache"],["variable","logic"]],["t_write_en",[[36,4],[36,32]],[[36,18],[36,28]],["cache"],["variable","logic"]],["tag_in",[[37,4],[37,32]],[[37,18],[37,24]],["cache"],["variable","logic"]],["tag_out",[[38,4],[38,32]],[[38,18],[38,25]],["cache"],["variable","logic"]],["v_write_en",[[41,4],[41,32]],[[41,18],[41,28]],["cache"],["variable","logic"]],["valid_in",[[42,4],[42,32]],[[42,18],[42,26]],["cache"],["variable","logic"]],["valid_out",[[43,4],[43,32]],[[43,18],[43,27]],["cache"],["variable","logic"]],["load_lru",[[46,4],[46,26]],[[46,18],[46,26]],["cache"],["variable","logic"]],["lru_in",[[47,4],[47,24]],[[47,18],[47,24]],["cache"],["variable","logic"]],["lru_out",[[47,4],[47,33]],[[47,26],[47,33]],["cache"],["variable","lru_in"]],["PLRU_way",[[48,4],[48,26]],[[48,18],[48,26]],["cache"],["variable","logic"]],["idle",[[51,5],[51,9]],[[51,5],[51,9]],["cache"],["enum_member","#AnonymousEnum1"]],["compare",[[52,5],[52,12]],[[52,5],[52,12]],["cache"],["enum_member","#AnonymousEnum1"]],["write_back",[[53,5],[53,15]],[[53,5],[53,15]],["cache"],["enum_member","#AnonymousEnum1"]],["allocate",[[54,5],[54,13]],[[54,5],[54,13]],["cache"],["enum_member","#AnonymousEnum1"]],["stall",[[55,8],[55,13]],[[55,8],[55,13]],["cache"],["enum_member","#AnonymousEnum1"]],["state",[[50,4],[56,11]],[[56,6],[56,11]],["cache"],["variable","#AnonymousEnum1"]],["next_state",[[50,4],[56,23]],[[56,13],[56,23]],["cache"],["variable","#AnonymousEnum1"]],["cache_hit",[[62,4],[62,19]],[[62,10],[62,19]],["cache"],["variable","logic"]],["way_hit",[[63,4],[63,23]],[[63,16],[63,23]],["cache"],["variable","logic"]],["tag",[[125,4],[125,20]],[[125,17],[125,20]],["cache"],["variable","logic"]],["set_index",[[126,4],[126,26]],[[126,17],[126,26]],["cache"],["variable","logic"]],["offset",[[127,4],[127,23]],[[127,17],[127,23]],["cache"],["variable","logic"]],["w_maskEXT",[[129,4],[129,26]],[[129,17],[129,26]],["cache"],["variable","logic"]],["r_maskEXT",[[129,4],[129,37]],[[129,28],[129,37]],["cache"],["variable","w_maskEXT"]],["way_index",[[131,4],[131,25]],[[131,16],[131,25]],["cache"],["variable","logic"]],["data_array",[[280,8],[288,9]],[[280,28],[280,38]],["cache"],["instance","mp_cache_data_array"]],["tag_array",[[289,8],[296,9]],[[289,27],[289,36]],["cache"],["instance","mp_cache_tag_array"]],["valid_array",[[297,8],[305,9]],[[297,30],[297,41]],["cache"],["instance","ff_array"]],["lru_array",[[308,4],[316,9]],[[308,26],[308,35]],["cache"],["instance","ff_array"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/d_cache/ff_array.sv",[[[[[["ff_array",[[0,0],[11,2]],[[0,7],[0,15]],[],["module"]],[51,19]],[[["S_INDEX",[[1,12],[1,51]],[[1,36],[1,43]],["ff_array"],["parameter-port","parameter"]],["WIDTH",[[2,12],[2,51]],[[2,36],[2,41]],["ff_array"],["parameter-port","parameter"]],["clk0",[[4,4],[4,40]],[[4,36],[4,40]],["ff_array"],["port","logic"]],["rst0",[[5,4],[5,40]],[[5,36],[5,40]],["ff_array"],["port","logic"]],["csb0",[[6,4],[6,40]],[[6,36],[6,40]],["ff_array"],["port","logic"]],["web0",[[7,4],[7,40]],[[7,36],[7,40]],["ff_array"],["port","logic"]],["addr0",[[8,4],[8,41]],[[8,36],[8,41]],["ff_array"],["port","logic"]],["din0",[[9,4],[9,40]],[[9,36],[9,40]],["ff_array"],["port","logic"]],["dout0",[[10,4],[10,41]],[[10,36],[10,41]],["ff_array"],["port","logic"]],["NUM_SETS",[[13,12],[13,61]],[[13,36],[13,44]],["ff_array"],["localparam"]],["web0_reg",[[15,12],[15,44]],[[15,36],[15,44]],["ff_array"],["variable","logic"]],["addr0_reg",[[16,12],[16,45]],[[16,36],[16,45]],["ff_array"],["variable","logic"]],["din0_reg",[[17,12],[17,44]],[[17,36],[17,44]],["ff_array"],["variable","logic"]],["internal_array",[[19,12],[19,61]],[[19,36],[19,50]],["ff_array"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/d_cache/ff_array1.sv",[[[[[["ff_array1",[[0,0],[16,2]],[[0,7],[0,16]],[],["module"]],[71,20]],[[["S_INDEX",[[1,12],[1,51]],[[1,36],[1,43]],["ff_array1"],["parameter-port","parameter"]],["WIDTH",[[2,12],[2,51]],[[2,36],[2,41]],["ff_array1"],["parameter-port","parameter"]],["clk0",[[4,4],[4,40]],[[4,36],[4,40]],["ff_array1"],["port","logic"]],["rst0",[[5,4],[5,40]],[[5,36],[5,40]],["ff_array1"],["port","logic"]],["csb0",[[6,4],[6,40]],[[6,36],[6,40]],["ff_array1"],["port","logic"]],["web0",[[7,4],[7,40]],[[7,36],[7,40]],["ff_array1"],["port","logic"]],["addr0",[[8,4],[8,41]],[[8,36],[8,41]],["ff_array1"],["port","logic"]],["din0",[[9,4],[9,40]],[[9,36],[9,40]],["ff_array1"],["port","logic"]],["dout0",[[10,4],[10,41]],[[10,36],[10,41]],["ff_array1"],["port","logic"]],["addr1",[[12,4],[12,41]],[[12,36],[12,41]],["ff_array1"],["port","logic"]],["dout1",[[13,4],[13,41]],[[13,36],[13,41]],["ff_array1"],["port","logic"]],["web1",[[14,4],[14,40]],[[14,36],[14,40]],["ff_array1"],["port","logic"]],["din1",[[15,4],[15,40]],[[15,36],[15,40]],["ff_array1"],["port","logic"]],["NUM_SETS",[[18,12],[18,61]],[[18,36],[18,44]],["ff_array1"],["localparam"]],["web0_reg",[[20,12],[20,44]],[[20,36],[20,44]],["ff_array1"],["variable","logic"]],["web1_reg",[[20,12],[20,54]],[[20,46],[20,54]],["ff_array1"],["variable","web0_reg"]],["addr0_reg",[[21,12],[21,45]],[[21,36],[21,45]],["ff_array1"],["variable","logic"]],["din0_reg",[[22,12],[22,44]],[[22,36],[22,44]],["ff_array1"],["variable","logic"]],["din1_reg",[[22,12],[22,54]],[[22,46],[22,54]],["ff_array1"],["variable","din0_reg"]],["internal_array",[[24,12],[24,61]],[[24,36],[24,50]],["ff_array1"],["variable","logic"]],["addr1_reg",[[26,12],[26,45]],[[26,36],[26,45]],["ff_array1"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/decode.sv",[[[[[["decode",[[3,0],[57,2]],[[3,7],[3,13]],[],["module"]],[866,0]],[[["DEC_STATION_DEPTH",[[6,4],[6,36]],[[6,14],[6,31]],["decode"],["parameter-port","parameter"]],["DEC_ROB_SIZE",[[7,4],[7,31]],[[7,14],[7,26]],["decode"],["parameter-port","parameter"]],["NUM_REGS",[[8,4],[8,27]],[[8,14],[8,22]],["decode"],["parameter-port","parameter"]],["LDST_QUEUE_DEPTH",[[9,4],[9,35]],[[9,14],[9,30]],["decode"],["parameter-port","parameter"]],["clk",[[12,4],[12,19]],[[12,16],[12,19]],["decode"],["port","logic"]],["rst",[[13,4],[13,19]],[[13,16],[13,19]],["decode"],["port","logic"]],["instruction",[[14,4],[14,34]],[[14,23],[14,34]],["decode"],["port","logic"]],["execute_outputs_comb",[[15,4],[15,49]],[[15,29],[15,49]],["decode"],["port","data_bus_package_t"]],["branch_pred",[[17,4],[17,27]],[[17,16],[17,27]],["decode"],["port","logic"]],["pr1_val",[[19,4],[19,31]],[[19,24],[19,31]],["decode"],["port","logic"]],["pr2_val",[[20,4],[20,31]],[[20,24],[20,31]],["decode"],["port","logic"]],["line_to_execute",[[21,4],[21,54]],[[21,39],[21,54]],["decode"],["port","reservation_station_entry_t"]],["execute_valid_alu",[[22,4],[22,34]],[[22,17],[22,34]],["decode"],["port","logic"]],["line_to_execute_mul",[[24,4],[24,58]],[[24,39],[24,58]],["decode"],["port","reservation_station_entry_t"]],["pr1_val_mul",[[25,4],[25,35]],[[25,24],[25,35]],["decode"],["port","logic"]],["pr2_val_mul",[[26,4],[26,35]],[[26,24],[26,35]],["decode"],["port","logic"]],["execute_valid_mul",[[27,4],[27,34]],[[27,17],[27,34]],["decode"],["port","logic"]],["execute_outputs_mul",[[29,4],[29,48]],[[29,29],[29,48]],["decode"],["port","data_bus_package_t"]],["request_new_instr",[[31,4],[31,34]],[[31,17],[31,34]],["decode"],["port","logic"]],["read_resp",[[32,4],[32,25]],[[32,16],[32,25]],["decode"],["port","logic"]],["valid_commit",[[34,4],[34,29]],[[34,17],[34,29]],["decode"],["port","logic"]],["committer",[[35,4],[35,41]],[[35,32],[35,41]],["decode"],["port","rvfi_commit_packet_t"]],["jump_en",[[38,4],[38,24]],[[38,17],[38,24]],["decode"],["port","logic"]],["jump_pc",[[39,4],[39,31]],[[39,24],[39,31]],["decode"],["port","logic"]],["jalr_en",[[40,4],[40,24]],[[40,17],[40,24]],["decode"],["port","logic"]],["flush",[[43,4],[43,22]],[[43,17],[43,22]],["decode"],["port","logic"]],["missed_pc",[[44,4],[44,33]],[[44,24],[44,33]],["decode"],["port","logic"]],["dmem_addr",[[47,4],[47,37]],[[47,28],[47,37]],["decode"],["port","logic"]],["dmem_rmask",[[48,4],[48,38]],[[48,28],[48,38]],["decode"],["port","logic"]],["dmem_wmask",[[49,4],[49,38]],[[49,28],[49,38]],["decode"],["port","logic"]],["dmem_rdata",[[50,4],[50,38]],[[50,28],[50,38]],["decode"],["port","logic"]],["dmem_wdata",[[51,4],[51,38]],[[51,28],[51,38]],["decode"],["port","logic"]],["dmem_resp",[[52,4],[52,37]],[[52,28],[52,37]],["decode"],["port","logic"]],["amo",[[54,4],[54,31]],[[54,28],[54,31]],["decode"],["port","logic"]],["address_to_lock",[[55,4],[55,43]],[[55,28],[55,43]],["decode"],["port","logic"]],["lock",[[56,4],[56,32]],[[56,28],[56,32]],["decode"],["port","logic"]],["order",[[61,0],[61,18]],[[61,13],[61,18]],["decode"],["variable","logic"]],["physical_rd",[[67,0],[67,40]],[[67,29],[67,40]],["decode"],["variable","logic"]],["physical_rs1",[[67,0],[67,54]],[[67,42],[67,54]],["decode"],["variable","physical_rd"]],["physical_rs2",[[67,0],[67,68]],[[67,56],[67,68]],["decode"],["variable","physical_rs1"]],["arch_rd",[[68,0],[68,19]],[[68,12],[68,19]],["decode"],["variable","logic"]],["arch_rs1",[[68,0],[68,29]],[[68,21],[68,29]],["decode"],["variable","arch_rd"]],["arch_rs2",[[68,0],[68,39]],[[68,31],[68,39]],["decode"],["variable","arch_rs1"]],["renamed_instruction",[[70,0],[70,32]],[[70,13],[70,32]],["decode"],["variable","logic"]],["reg_freed",[[77,0],[77,15]],[[77,6],[77,15]],["decode"],["variable","logic"]],["liberated_reg",[[78,0],[78,42]],[[78,29],[78,42]],["decode"],["variable","logic"]],["reg_available",[[80,0],[80,19]],[[80,6],[80,19]],["decode"],["variable","logic"]],["res_station_full",[[87,0],[87,22]],[[87,6],[87,22]],["decode"],["variable","logic"]],["res_station_full_mul",[[87,0],[87,44]],[[87,24],[87,44]],["decode"],["variable","res_station_full"]],["reservation_station_alu",[[95,0],[95,70]],[[95,28],[95,51]],["decode"],["variable","reservation_station_entry_t"]],["ready_alu",[[96,0],[96,34]],[[96,6],[96,15]],["decode"],["variable","logic"]],["finished_idx",[[97,0],[97,50]],[[97,38],[97,50]],["decode"],["variable","logic"]],["la",[[97,0],[97,54]],[[97,52],[97,54]],["decode"],["variable","finished_idx"]],["finished_idx_comb",[[97,0],[97,73]],[[97,56],[97,73]],["decode"],["variable","la"]],["remove_entry",[[98,0],[98,18]],[[98,6],[98,18]],["decode"],["variable","logic"]],["reservation_station_mul",[[104,0],[104,70]],[[104,28],[104,51]],["decode"],["variable","reservation_station_entry_t"]],["ready_mul",[[105,0],[105,34]],[[105,6],[105,15]],["decode"],["variable","logic"]],["finished_idx_mul",[[106,0],[106,54]],[[106,38],[106,54]],["decode"],["variable","logic"]],["remove_entry_mul",[[107,0],[107,22]],[[107,6],[107,22]],["decode"],["variable","logic"]],["rs1_valid_rat_output_ldst",[[110,0],[110,31]],[[110,6],[110,31]],["decode"],["variable","logic"]],["rs2_valid_rat_output_ldst",[[110,0],[110,58]],[[110,33],[110,58]],["decode"],["variable","rs1_valid_rat_output_ldst"]],["rs1_valid_index_ldst",[[111,0],[111,32]],[[111,12],[111,32]],["decode"],["variable","logic"]],["rs2_valid_index_ldst",[[111,0],[111,54]],[[111,34],[111,54]],["decode"],["variable","rs1_valid_index_ldst"]],["lte",[[113,0],[113,31]],[[113,28],[113,31]],["decode"],["variable","reservation_station_entry_t"]],["rob_empty",[[121,0],[121,15]],[[121,6],[121,15]],["decode"],["variable","logic"]],["rob_full",[[122,0],[122,14]],[[122,6],[122,14]],["decode"],["variable","logic"]],["instruction_to_rob_index",[[123,0],[123,57]],[[123,33],[123,57]],["decode"],["variable","logic"]],["rob_line_to_commit",[[124,0],[124,30]],[[124,12],[124,30]],["decode"],["variable","rob_entry_t"]],["line_to_execute_mul_comb",[[126,0],[126,52]],[[126,28],[126,52]],["decode"],["variable","reservation_station_entry_t"]],["line_to_execute_comb",[[127,0],[127,48]],[[127,28],[127,48]],["decode"],["variable","reservation_station_entry_t"]],["stall_preempt",[[129,0],[129,19]],[[129,6],[129,19]],["decode"],["variable","logic"]],["phys_valid_vector",[[131,0],[131,38]],[[131,21],[131,38]],["decode"],["variable","logic"]],["rrf_arch_to_physical",[[137,0],[137,53]],[[137,29],[137,49]],["decode"],["variable","logic"]],["pr1_s_ldst",[[142,0],[142,39]],[[142,29],[142,39]],["decode"],["variable","logic"]],["pr2_s_ldst",[[142,0],[142,51]],[[142,41],[142,51]],["decode"],["variable","pr1_s_ldst"]],["pr1_val_ldst",[[143,0],[143,25]],[[143,13],[143,25]],["decode"],["variable","logic"]],["pr2_val_ldst",[[143,0],[143,39]],[[143,27],[143,39]],["decode"],["variable","pr1_val_ldst"]],["execute_outputs_ldst",[[145,0],[145,39]],[[145,19],[145,39]],["decode"],["variable","data_bus_package_t"]],["ld_st_queue_data_out_latch",[[146,0],[146,40]],[[146,14],[146,40]],["decode"],["variable","ld_st_queue_t"]],["execute_outputs",[[148,0],[148,34]],[[148,19],[148,34]],["decode"],["variable","data_bus_package_t"]],["flush_comb",[[150,0],[150,16]],[[150,6],[150,16]],["decode"],["variable","logic"]],["rename_dec",[[197,0],[206,1]],[[197,7],[197,17]],["decode"],["instance","rename"]],["free_list_dec",[[208,0],[220,1]],[[208,10],[208,23]],["decode"],["instance","free_list"]],["rat_dec",[[222,0],[252,1]],[[222,4],[222,11]],["decode"],["instance","rat"]],["reservation_station_alu_dec1",[[254,0],[281,1]],[[258,0],[258,28]],["decode"],["instance","reservation_station"]],["reservation_station_mul_dec1",[[283,0],[310,1]],[[287,0],[287,28]],["decode"],["instance","reservation_station"]],["commit_ptr",[[312,0],[312,22]],[[312,12],[312,22]],["decode"],["variable","logic"]],["rob_dec_1",[[316,0],[351,1]],[[319,0],[319,9]],["decode"],["instance","rob"]],["rrf_dec",[[354,0],[362,1]],[[354,4],[354,11]],["decode"],["instance","rrf"]],["physical_regfile_dec",[[364,0],[392,1]],[[364,17],[364,37]],["decode"],["instance","physical_regfile"]],["address_unit_dec1",[[394,0],[429,1]],[[394,13],[394,30]],["decode"],["instance","address_unit"]],["index_to_execute",[[431,0],[431,28]],[[431,12],[431,28]],["decode"],["variable","logic"]],["min_order",[[432,0],[432,22]],[[432,13],[432,22]],["decode"],["variable","logic"]],["mul_busy",[[434,0],[434,14]],[[434,6],[434,14]],["decode"],["variable","logic"]],["execute_valid_mul_c",[[435,0],[435,25]],[[435,6],[435,25]],["decode"],["variable","logic"]],["execute_valid_alu_comb",[[437,0],[437,28]],[[437,6],[437,28]],["decode"],["variable","logic"]],["evalte",[[437,0],[437,36]],[[437,30],[437,36]],["decode"],["variable","execute_valid_alu_comb"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/execute.sv",[[[[[["execute",[[0,0],[11,2]],[[0,7],[0,14]],[],["module"]],[233,8]],[[["line_to_execute",[[3,4],[3,53]],[[3,38],[3,53]],["execute"],["port","reservation_station_entry_t"]],["pr1_val",[[4,4],[4,30]],[[4,23],[4,30]],["execute"],["port","logic"]],["pr2_val",[[5,4],[5,30]],[[5,23],[5,30]],["execute"],["port","logic"]],["execute_valid_alu",[[6,4],[6,33]],[[6,16],[6,33]],["execute"],["port","logic"]],["jalr_done",[[8,4],[8,26]],[[8,17],[8,26]],["execute"],["port","logic"]],["jalr_pc",[[9,4],[9,31]],[[9,24],[9,31]],["execute"],["port","logic"]],["execute_outputs",[[10,4],[10,45]],[[10,30],[10,45]],["execute"],["port","data_bus_package_t"]],["a",[[13,0],[13,14]],[[13,13],[13,14]],["execute"],["variable","logic"]],["b",[[13,0],[13,17]],[[13,16],[13,17]],["execute"],["variable","a"]],["f",[[14,0],[14,14]],[[14,13],[14,14]],["execute"],["variable","logic"]],["aluop",[[16,0],[16,17]],[[16,12],[16,17]],["execute"],["variable","logic"]],["jalr_sum",[[18,0],[18,21]],[[18,13],[18,21]],["execute"],["variable","logic"]],["jalr_cout",[[19,0],[19,15]],[[19,6],[19,15]],["execute"],["variable","logic"]],["jal_sum",[[21,0],[21,20]],[[21,13],[21,20]],["execute"],["variable","logic"]],["jal_cout",[[22,0],[22,14]],[[22,6],[22,14]],["execute"],["variable","logic"]],["br_sum",[[24,0],[24,19]],[[24,13],[24,19]],["execute"],["variable","logic"]],["br_cout",[[25,0],[25,13]],[[25,6],[25,13]],["execute"],["variable","logic"]],["alu_dec_1",[[200,0],[207,1]],[[200,4],[200,13]],["execute"],["instance","alu"]],["jalr_addr",[[209,0],[215,1]],[[209,23],[209,32]],["execute"],["instance","carry_look_ahead_adder"]],["jal_adder",[[217,0],[223,1]],[[217,23],[217,32]],["execute"],["instance","carry_look_ahead_adder"]],["br_addr",[[225,0],[231,1]],[[225,23],[225,30]],["execute"],["instance","carry_look_ahead_adder"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/fetch.sv",[[[[[["fetch",[[0,0],[30,2]],[[0,7],[0,12]],[],["module"]],[160,0]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["fetch"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["fetch"],["port","logic"]],["jump_en",[[5,4],[5,35]],[[5,28],[5,35]],["fetch"],["port","logic"]],["jalr_en",[[6,4],[6,35]],[[6,28],[6,35]],["fetch"],["port","logic"]],["jalr_done",[[7,4],[7,37]],[[7,28],[7,37]],["fetch"],["port","logic"]],["jalr_pc",[[8,4],[8,35]],[[8,28],[8,35]],["fetch"],["port","logic"]],["pc_jump",[[9,4],[9,35]],[[9,28],[9,35]],["fetch"],["port","logic"]],["imem_rdata",[[10,4],[10,38]],[[10,28],[10,38]],["fetch"],["port","logic"]],["imem_resp",[[11,4],[11,37]],[[11,28],[11,37]],["fetch"],["port","logic"]],["imem_addr",[[12,4],[12,37]],[[12,28],[12,37]],["fetch"],["port","logic"]],["imem_raddr",[[13,4],[13,38]],[[13,28],[13,38]],["fetch"],["port","logic"]],["hardware_scheduler_en",[[14,4],[14,49]],[[14,28],[14,49]],["fetch"],["port","logic"]],["input_valid",[[16,4],[16,39]],[[16,28],[16,39]],["fetch"],["port","logic"]],["imem_stall",[[17,4],[17,38]],[[17,28],[17,38]],["fetch"],["port","logic"]],["flush",[[20,4],[20,33]],[[20,28],[20,33]],["fetch"],["port","logic"]],["missed_pc",[[21,4],[21,37]],[[21,28],[21,37]],["fetch"],["port","logic"]],["imem_read",[[23,4],[23,37]],[[23,28],[23,37]],["fetch"],["port","logic"]],["instruction",[[24,4],[24,39]],[[24,28],[24,39]],["fetch"],["port","logic"]],["pc",[[25,4],[25,30]],[[25,28],[25,30]],["fetch"],["port","logic"]],["read_resp",[[26,4],[26,37]],[[26,28],[26,37]],["fetch"],["port","logic"]],["request_new_instr",[[27,4],[27,45]],[[27,28],[27,45]],["fetch"],["port","logic"]],["pc_req",[[29,4],[29,34]],[[29,28],[29,34]],["fetch"],["port","logic"]],["iq_instruction_in",[[32,0],[32,30]],[[32,13],[32,30]],["fetch"],["variable","logic"]],["iq_instruction_out",[[33,0],[33,31]],[[33,13],[33,31]],["fetch"],["variable","logic"]],["iq_read_enable",[[34,0],[34,20]],[[34,6],[34,20]],["fetch"],["variable","logic"]],["iq_write_enable",[[35,0],[35,21]],[[35,6],[35,21]],["fetch"],["variable","logic"]],["iq_empty",[[36,0],[36,14]],[[36,6],[36,14]],["fetch"],["variable","logic"]],["iq_full",[[37,0],[37,13]],[[37,6],[37,13]],["fetch"],["variable","logic"]],["iq_counter",[[40,0],[40,22]],[[40,12],[40,22]],["fetch"],["variable","logic"]],["iq_full_counter",[[41,0],[41,21]],[[41,6],[41,21]],["fetch"],["variable","logic"]],["pc_prev",[[47,0],[47,20]],[[47,13],[47,20]],["fetch"],["variable","logic"]],["wait_for_inst",[[49,0],[49,19]],[[49,6],[49,19]],["fetch"],["variable","logic"]],["pc_rec",[[82,0],[98,1]],[[82,7],[82,13]],["fetch"],["instance","pc_reg"]],["iq_write",[[101,0],[101,14]],[[101,6],[101,14]],["fetch"],["variable","logic"]],["raddr_prev",[[102,0],[102,23]],[[102,13],[102,23]],["fetch"],["variable","logic"]],["instruction_queue",[[115,0],[139,1]],[[120,0],[120,17]],["fetch"],["instance","queue"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/free_list.sv",[[[[[["free_list",[[0,0],[14,2]],[[0,7],[0,16]],[],["module"]],[199,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["free_list"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["free_list"],["port","logic"]],["flush",[[5,4],[5,33]],[[5,28],[5,33]],["free_list"],["port","logic"]],["need_free_reg",[[6,4],[6,41]],[[6,28],[6,41]],["free_list"],["port","logic"]],["reg_freed",[[7,4],[7,37]],[[7,28],[7,37]],["free_list"],["port","logic"]],["liberated_reg",[[8,4],[8,58]],[[8,45],[8,58]],["free_list"],["port","logic"]],["phys_reg_valid",[[9,4],[9,49]],[[9,35],[9,49]],["free_list"],["port","input"]],["arch_rd",[[10,4],[10,39]],[[10,32],[10,39]],["free_list"],["port","logic"]],["rrf_arch_to_physical",[[11,4],[11,69]],[[11,45],[11,65]],["free_list"],["port","logic"]],["free_reg",[[12,4],[12,53]],[[12,45],[12,53]],["free_list"],["port","logic"]],["reg_available",[[13,4],[13,41]],[[13,28],[13,41]],["free_list"],["port","logic"]],["free_list_bit_vector",[[16,0],[16,41]],[[16,21],[16,41]],["free_list"],["variable","logic"]],["free_list_ptr",[[17,0],[17,42]],[[17,29],[17,42]],["free_list"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/load_store_queue.sv",[[[[[["load_store_queue",[[0,0],[21,2]],[[0,7],[0,23]],[],["module"]],[147,8]],[[["QUEUE_DEPTH",[[3,4],[3,34]],[[3,16],[3,27]],["load_store_queue"],["parameter-port","parameter"]],["clk",[[7,4],[7,43]],[[7,40],[7,43]],["load_store_queue"],["port","logic"]],["rst",[[8,4],[8,43]],[[8,40],[8,43]],["load_store_queue"],["port","logic"]],["flush",[[9,4],[9,45]],[[9,40],[9,45]],["load_store_queue"],["port","logic"]],["data_in",[[10,4],[10,47]],[[10,40],[10,47]],["load_store_queue"],["port","ld_st_queue_t"]],["write_enable",[[11,4],[11,52]],[[11,40],[11,52]],["load_store_queue"],["port","logic"]],["read_enable",[[12,4],[12,51]],[[12,40],[12,51]],["load_store_queue"],["port","logic"]],["phys_valid_vector",[[13,4],[13,64]],[[13,47],[13,64]],["load_store_queue"],["port","logic"]],["rob_head",[[14,4],[14,65]],[[14,57],[14,65]],["load_store_queue"],["port","logic"]],["queue_empty",[[15,4],[15,51]],[[15,40],[15,51]],["load_store_queue"],["port","logic"]],["queue_full",[[16,4],[16,50]],[[16,40],[16,50]],["load_store_queue"],["port","logic"]],["pr1_s_ld_st",[[17,4],[17,55]],[[17,44],[17,55]],["load_store_queue"],["port","logic"]],["pr2_s_ld_st",[[18,4],[18,55]],[[18,44],[18,55]],["load_store_queue"],["port","logic"]],["data_out",[[19,4],[19,48]],[[19,40],[19,48]],["load_store_queue"],["port","ld_st_queue_t"]],["read_resp",[[20,4],[20,49]],[[20,40],[20,49]],["load_store_queue"],["port","logic"]],["data_queue",[[23,0],[23,38]],[[23,14],[23,24]],["load_store_queue"],["variable","ld_st_queue_t"]],["read_ptr",[[25,0],[25,40]],[[25,32],[25,40]],["load_store_queue"],["variable","logic"]],["write_ptr",[[26,0],[26,41]],[[26,32],[26,41]],["load_store_queue"],["variable","logic"]],["i",[[29,0],[29,5]],[[29,4],[29,5]],["load_store_queue"],["variable","int"]],["ls",[[114,0],[114,6]],[[114,4],[114,6]],["load_store_queue"],["variable","int"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/multiplication_division_unit.sv",[[[[[["multiplication_division_unit",[[0,0],[11,2]],[[0,7],[0,35]],[],["module"]],[258,8]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["multiplication_division_unit"],["port","logic"]],["rst",[[4,4],[4,19]],[[4,16],[4,19]],["multiplication_division_unit"],["port","logic"]],["flush",[[5,4],[5,21]],[[5,16],[5,21]],["multiplication_division_unit"],["port","logic"]],["line_to_execute_mul",[[6,4],[6,57]],[[6,38],[6,57]],["multiplication_division_unit"],["port","reservation_station_entry_t"]],["pr1_val_mul",[[7,4],[7,34]],[[7,23],[7,34]],["multiplication_division_unit"],["port","logic"]],["pr2_val_mul",[[8,4],[8,34]],[[8,23],[8,34]],["multiplication_division_unit"],["port","logic"]],["execute_valid_mul",[[9,4],[9,33]],[[9,16],[9,33]],["multiplication_division_unit"],["port","logic"]],["execute_outputs_mul",[[10,4],[10,49]],[[10,30],[10,49]],["multiplication_division_unit"],["port","data_bus_package_t"]],["mul_type",[[13,0],[13,20]],[[13,12],[13,20]],["multiplication_division_unit"],["variable","logic"]],["mul_out",[[14,0],[14,20]],[[14,13],[14,20]],["multiplication_division_unit"],["variable","logic"]],["done_mult",[[15,0],[15,15]],[[15,6],[15,15]],["multiplication_division_unit"],["variable","logic"]],["start_mult",[[16,0],[16,16]],[[16,6],[16,16]],["multiplication_division_unit"],["variable","logic"]],["start_mult_del_1",[[17,0],[17,22]],[[17,6],[17,22]],["multiplication_division_unit"],["variable","logic"]],["div_funct3",[[19,0],[19,16]],[[19,6],[19,16]],["multiplication_division_unit"],["variable","logic"]],["start_div",[[20,0],[20,15]],[[20,6],[20,15]],["multiplication_division_unit"],["variable","logic"]],["done_div",[[21,0],[21,14]],[[21,6],[21,14]],["multiplication_division_unit"],["variable","logic"]],["div_inuse",[[22,0],[22,15]],[[22,6],[22,15]],["multiplication_division_unit"],["variable","logic"]],["quotient",[[23,0],[23,21]],[[23,13],[23,21]],["multiplication_division_unit"],["variable","logic"]],["remainder",[[23,0],[23,32]],[[23,23],[23,32]],["multiplication_division_unit"],["variable","quotient"]],["div_out",[[24,0],[24,20]],[[24,13],[24,20]],["multiplication_division_unit"],["variable","logic"]],["div_funct3_latch",[[25,0],[25,28]],[[25,12],[25,28]],["multiplication_division_unit"],["variable","logic"]],["mul_unit_1",[[181,0],[207,1]],[[187,0],[187,10]],["multiplication_division_unit"],["instance","wallace_multiplier"]],["divider",[[233,0],[256,1]],[[243,0],[243,7]],["multiplication_division_unit"],["instance","DW_div_seq"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/ooo_amo_unit.sv",[[[[[["ooo_amo_unit",[[0,0],[22,2]],[[0,7],[0,19]],[],["module"]],[169,9]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["ooo_amo_unit"],["port","logic"]],["rst",[[3,4],[3,19]],[[3,16],[3,19]],["ooo_amo_unit"],["port","logic"]],["amo_valid",[[4,4],[4,25]],[[4,16],[4,25]],["ooo_amo_unit"],["port","logic"]],["mem_data_in",[[5,4],[5,34]],[[5,23],[5,34]],["ooo_amo_unit"],["port","logic"]],["amo_operand",[[6,4],[6,34]],[[6,23],[6,34]],["ooo_amo_unit"],["port","logic"]],["amo_funct",[[7,4],[7,31]],[[7,22],[7,31]],["ooo_amo_unit"],["port","logic"]],["mem_resp",[[9,4],[9,30]],[[9,22],[9,30]],["ooo_amo_unit"],["port","logic"]],["mem_data_out",[[11,4],[11,36]],[[11,24],[11,36]],["ooo_amo_unit"],["port","logic"]],["amo_done",[[12,4],[12,25]],[[12,17],[12,25]],["ooo_amo_unit"],["port","logic"]],["mem_read",[[13,4],[13,25]],[[13,17],[13,25]],["ooo_amo_unit"],["port","logic"]],["mem_write",[[14,4],[14,26]],[[14,17],[14,26]],["ooo_amo_unit"],["port","logic"]],["locked_address",[[18,4],[18,45]],[[18,31],[18,45]],["ooo_amo_unit"],["port","logic"]],["lock",[[19,4],[19,35]],[[19,31],[19,35]],["ooo_amo_unit"],["port","logic"]],["address_to_lock",[[21,4],[21,46]],[[21,31],[21,46]],["ooo_amo_unit"],["port","logic"]],["idle",[[26,8],[26,12]],[[26,8],[26,12]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["load",[[27,8],[27,12]],[[27,8],[27,12]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["calc",[[28,8],[28,12]],[[28,8],[28,12]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["store",[[29,8],[29,13]],[[29,8],[29,13]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["done",[[30,8],[30,12]],[[30,8],[30,12]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["lwr",[[31,8],[31,11]],[[31,8],[31,11]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["swc",[[32,8],[32,11]],[[32,8],[32,11]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["load1",[[33,8],[33,13]],[[33,8],[33,13]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["lwr1",[[34,8],[34,12]],[[34,8],[34,12]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["swc1",[[35,8],[35,12]],[[35,8],[35,12]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["store1",[[36,8],[36,14]],[[36,8],[36,14]],["ooo_amo_unit"],["enum_member","#AnonymousEnum2"]],["state",[[25,4],[37,11]],[[37,6],[37,11]],["ooo_amo_unit"],["variable","#AnonymousEnum2"]],["next_state",[[25,4],[37,23]],[[37,13],[37,23]],["ooo_amo_unit"],["variable","#AnonymousEnum2"]],["loaded_value",[[39,4],[39,29]],[[39,17],[39,29]],["ooo_amo_unit"],["variable","logic"]],["computed_value",[[39,4],[39,45]],[[39,31],[39,45]],["ooo_amo_unit"],["variable","loaded_value"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/pc_reg.sv",[[[[[["pc_reg",[[0,0],[14,2]],[[0,7],[0,13]],[],["module"]],[77,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["pc_reg"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["pc_reg"],["port","logic"]],["pc_branch",[[5,4],[5,37]],[[5,28],[5,37]],["pc_reg"],["port","logic"]],["pc_jump",[[5,39],[5,46]],[[5,39],[5,46]],["pc_reg"],["port","pc_branch"]],["br_en",[[6,4],[6,33]],[[6,28],[6,33]],["pc_reg"],["port","logic"]],["jump_en",[[6,35],[6,42]],[[6,35],[6,42]],["pc_reg"],["port","br_en"]],["request_new_inst",[[7,4],[7,36]],[[7,20],[7,36]],["pc_reg"],["port","logic"]],["jalr_done",[[8,4],[8,37]],[[8,28],[8,37]],["pc_reg"],["port","logic"]],["jalr_pc",[[9,4],[9,35]],[[9,28],[9,35]],["pc_reg"],["port","logic"]],["flush",[[10,4],[10,33]],[[10,28],[10,33]],["pc_reg"],["port","logic"]],["missed_pc",[[11,4],[11,37]],[[11,28],[11,37]],["pc_reg"],["port","logic"]],["hardware_scheduler_en",[[12,4],[12,49]],[[12,28],[12,49]],["pc_reg"],["port","logic"]],["pc",[[13,4],[13,30]],[[13,28],[13,30]],["pc_reg"],["port","logic"]],["pc_prev",[[13,32],[13,39]],[[13,32],[13,39]],["pc_reg"],["port","pc"]],["pc_next",[[16,0],[16,20]],[[16,13],[16,20]],["pc_reg"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/physical_reg_file.sv",[[[[[["physical_regfile",[[0,0],[9,2]],[[0,7],[0,23]],[],["module"]],[77,27]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["physical_regfile"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["physical_regfile"],["port","logic"]],["regf_we",[[5,4],[5,35]],[[5,28],[5,35]],["physical_regfile"],["port","logic"]],["regf_we_mul",[[5,37],[5,48]],[[5,37],[5,48]],["physical_regfile"],["port","regf_we"]],["regf_we_ldst",[[5,50],[5,62]],[[5,50],[5,62]],["physical_regfile"],["port","regf_we_mul"]],["rd_v",[[6,4],[6,32]],[[6,28],[6,32]],["physical_regfile"],["port","logic"]],["rd_v_mul",[[6,34],[6,42]],[[6,34],[6,42]],["physical_regfile"],["port","rd_v"]],["rd_v_ldst",[[6,44],[6,53]],[[6,44],[6,53]],["physical_regfile"],["port","rd_v_mul"]],["rs1_s",[[7,4],[7,50]],[[7,45],[7,50]],["physical_regfile"],["port","logic"]],["rs2_s",[[7,52],[7,57]],[[7,52],[7,57]],["physical_regfile"],["port","rs1_s"]],["rd_s",[[7,59],[7,63]],[[7,59],[7,63]],["physical_regfile"],["port","rs2_s"]],["rs1_s_mul",[[7,65],[7,74]],[[7,65],[7,74]],["physical_regfile"],["port","rd_s"]],["rs2_s_mul",[[7,76],[7,85]],[[7,76],[7,85]],["physical_regfile"],["port","rs1_s_mul"]],["rd_s_mul",[[7,87],[7,95]],[[7,87],[7,95]],["physical_regfile"],["port","rs2_s_mul"]],["rs1_s_ldst",[[7,97],[7,107]],[[7,97],[7,107]],["physical_regfile"],["port","rd_s_mul"]],["rs2_s_ldst",[[7,109],[7,119]],[[7,109],[7,119]],["physical_regfile"],["port","rs1_s_ldst"]],["rd_s_ldst",[[7,121],[7,130]],[[7,121],[7,130]],["physical_regfile"],["port","rs2_s_ldst"]],["rs1_v",[[8,4],[8,33]],[[8,28],[8,33]],["physical_regfile"],["port","logic"]],["rs2_v",[[8,35],[8,40]],[[8,35],[8,40]],["physical_regfile"],["port","rs1_v"]],["rs1_v_mul",[[8,42],[8,51]],[[8,42],[8,51]],["physical_regfile"],["port","rs2_v"]],["rs2_v_mul",[[8,53],[8,62]],[[8,53],[8,62]],["physical_regfile"],["port","rs1_v_mul"]],["rs1_v_ldst",[[8,64],[8,74]],[[8,64],[8,74]],["physical_regfile"],["port","rs2_v_mul"]],["rs2_v_ldst",[[8,76],[8,86]],[[8,76],[8,86]],["physical_regfile"],["port","rs1_v_ldst"]],["data",[[11,4],[11,35]],[[11,20],[11,24]],["physical_regfile"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/pipelined_i_cache/allocate_module.sv",[[[[[["allocate_module",[[0,0],[24,2]],[[0,7],[0,22]],[],["module"]],[91,26]],[[["SETS",[[3,4],[3,23]],[[3,14],[3,18]],["allocate_module"],["parameter-port","parameter"]],["cache_hit",[[9,4],[9,25]],[[9,16],[9,25]],["allocate_module"],["port","logic"]],["cache_data",[[10,4],[10,34]],[[10,24],[10,34]],["allocate_module"],["port","logic"]],["hit_check",[[11,4],[11,37]],[[11,28],[11,37]],["allocate_module"],["port","hit_check_stage_t"]],["allocate",[[14,4],[14,36]],[[14,28],[14,36]],["allocate_module"],["port","allocate_stage_t"]],["read_stall",[[15,4],[15,27]],[[15,17],[15,27]],["allocate_module"],["port","logic"]],["dfp_addr",[[18,4],[18,36]],[[18,28],[18,36]],["allocate_module"],["port","logic"]],["dfp_read",[[19,4],[19,36]],[[19,28],[19,36]],["allocate_module"],["port","logic"]],["dfp_rdata",[[20,4],[20,37]],[[20,28],[20,37]],["allocate_module"],["port","logic"]],["dfp_raddr",[[21,4],[21,37]],[[21,28],[21,37]],["allocate_module"],["port","logic"]],["dfp_resp",[[22,4],[22,36]],[[22,28],[22,36]],["allocate_module"],["port","logic"]],["matching_addr",[[47,4],[47,23]],[[47,10],[47,23]],["allocate_module"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/pipelined_i_cache/commit.sv",[[[[[["commit",[[0,0],[15,2]],[[0,7],[0,13]],[],["module"]],[31,17]],[[["SETS",[[3,4],[3,23]],[[3,14],[3,18]],["commit"],["parameter-port","parameter"]],["allocate",[[6,4],[6,35]],[[6,27],[6,35]],["commit"],["port","allocate_stage_t"]],["read_stall",[[7,4],[7,26]],[[7,16],[7,26]],["commit"],["port","logic"]],["data_in",[[9,4],[9,32]],[[9,25],[9,32]],["commit"],["port","logic"]],["write_en",[[10,4],[10,25]],[[10,17],[10,25]],["commit"],["port","logic"]],["tag_in",[[11,4],[11,43]],[[11,37],[11,43]],["commit"],["port","logic"]],["write_set",[[12,4],[12,45]],[[12,36],[12,45]],["commit"],["port","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/pipelined_i_cache/ff_icache.sv",[[[[[["ff_icache",[[0,0],[14,2]],[[0,7],[0,16]],[],["module"]],[60,20]],[[["S_INDEX",[[1,12],[1,51]],[[1,36],[1,43]],["ff_icache"],["parameter-port","parameter"]],["WIDTH",[[2,12],[2,51]],[[2,36],[2,41]],["ff_icache"],["parameter-port","parameter"]],["clk0",[[4,4],[4,40]],[[4,36],[4,40]],["ff_icache"],["port","logic"]],["rst0",[[5,4],[5,40]],[[5,36],[5,40]],["ff_icache"],["port","logic"]],["csb0",[[6,4],[6,40]],[[6,36],[6,40]],["ff_icache"],["port","logic"]],["web0",[[7,4],[7,40]],[[7,36],[7,40]],["ff_icache"],["port","logic"]],["addr0",[[8,4],[8,41]],[[8,36],[8,41]],["ff_icache"],["port","logic"]],["addr1",[[8,43],[8,48]],[[8,43],[8,48]],["ff_icache"],["port","addr0"]],["din0",[[9,4],[9,40]],[[9,36],[9,40]],["ff_icache"],["port","logic"]],["dout1",[[10,4],[10,41]],[[10,36],[10,41]],["ff_icache"],["port","logic"]],["NUM_SETS",[[16,12],[16,61]],[[16,36],[16,44]],["ff_icache"],["localparam"]],["web0_reg",[[18,12],[18,44]],[[18,36],[18,44]],["ff_icache"],["variable","logic"]],["addr0_reg",[[19,12],[19,45]],[[19,36],[19,45]],["ff_icache"],["variable","logic"]],["addr1_reg",[[19,12],[19,56]],[[19,47],[19,56]],["ff_icache"],["variable","addr0_reg"]],["din0_reg",[[20,12],[20,44]],[[20,36],[20,44]],["ff_icache"],["variable","logic"]],["internal_array",[[22,12],[22,61]],[[22,36],[22,50]],["ff_icache"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/pipelined_i_cache/hit_check_module.sv",[[[[[["hit_check_module",[[0,0],[15,2]],[[0,7],[0,23]],[],["module"]],[43,27]],[[["ufp_addr",[[6,4],[6,31]],[[6,23],[6,31]],["hit_check_module"],["port","logic"]],["input_valid",[[7,4],[7,34]],[[7,23],[7,34]],["hit_check_module"],["port","logic"]],["hit_check",[[8,4],[8,38]],[[8,29],[8,38]],["hit_check_module"],["port","hit_check_stage_t"]],["dfp_raddr",[[10,4],[10,32]],[[10,23],[10,32]],["hit_check_module"],["port","logic"]],["dfp_rdata",[[11,4],[11,33]],[[11,24],[11,33]],["hit_check_module"],["port","logic"]],["ufp_raddr",[[13,4],[13,32]],[[13,23],[13,32]],["hit_check_module"],["port","logic"]],["ufp_rdata",[[14,4],[14,33]],[[14,24],[14,33]],["hit_check_module"],["port","logic"]],["cur_offset",[[17,4],[17,26]],[[17,16],[17,26]],["hit_check_module"],["variable","logic"]],["cur_set",[[18,4],[18,36]],[[18,29],[18,36]],["hit_check_module"],["variable","logic"]],["cur_tag",[[19,4],[19,37]],[[19,30],[19,37]],["hit_check_module"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/pipelined_i_cache/pipe_icache.sv",[[[[[["pipe_icache",[[0,0],[31,2]],[[0,7],[0,18]],[],["module"]],[179,8]],[[["SETS",[[3,4],[3,25]],[[3,14],[3,18]],["pipe_icache"],["parameter-port","parameter"]],["clk",[[6,4],[6,31]],[[6,28],[6,31]],["pipe_icache"],["port","logic"]],["rst",[[7,4],[7,31]],[[7,28],[7,31]],["pipe_icache"],["port","logic"]],["flush",[[8,4],[8,33]],[[8,28],[8,33]],["pipe_icache"],["port","logic"]],["input_valid",[[11,4],[11,39]],[[11,28],[11,39]],["pipe_icache"],["port","logic"]],["ufp_addr",[[14,4],[14,36]],[[14,28],[14,36]],["pipe_icache"],["port","logic"]],["ufp_rdata",[[15,4],[15,37]],[[15,28],[15,37]],["pipe_icache"],["port","logic"]],["ufp_resp",[[16,4],[16,36]],[[16,28],[16,36]],["pipe_icache"],["port","logic"]],["ufp_raddr",[[17,4],[17,37]],[[17,28],[17,37]],["pipe_icache"],["port","logic"]],["read_stall",[[18,4],[18,38]],[[18,28],[18,38]],["pipe_icache"],["port","logic"]],["dfp_addr",[[26,4],[26,36]],[[26,28],[26,36]],["pipe_icache"],["port","logic"]],["dfp_read",[[27,4],[27,36]],[[27,28],[27,36]],["pipe_icache"],["port","logic"]],["dfp_rdata",[[28,4],[28,37]],[[28,28],[28,37]],["pipe_icache"],["port","logic"]],["dfp_raddr",[[29,4],[29,37]],[[29,28],[29,37]],["pipe_icache"],["port","logic"]],["dfp_resp",[[30,4],[30,36]],[[30,28],[30,36]],["pipe_icache"],["port","logic"]],["hit_check",[[36,4],[36,31]],[[36,22],[36,31]],["pipe_icache"],["variable","hit_check_stage_t"]],["hit_check_new",[[36,4],[36,46]],[[36,33],[36,46]],["pipe_icache"],["variable","hit_check"]],["allocate",[[37,4],[37,29]],[[37,21],[37,29]],["pipe_icache"],["variable","allocate_stage_t"]],["allocate_new",[[37,4],[37,43]],[[37,31],[37,43]],["pipe_icache"],["variable","allocate"]],["cache_hit",[[39,4],[39,19]],[[39,10],[39,19]],["pipe_icache"],["variable","logic"]],["write_en",[[42,4],[42,18]],[[42,10],[42,18]],["pipe_icache"],["variable","logic"]],["write_set",[[43,4],[43,38]],[[43,29],[43,38]],["pipe_icache"],["variable","logic"]],["data_in",[[46,4],[46,25]],[[46,18],[46,25]],["pipe_icache"],["variable","logic"]],["data_out",[[47,4],[47,26]],[[47,18],[47,26]],["pipe_icache"],["variable","logic"]],["cache_wmask",[[48,4],[48,29]],[[48,18],[48,29]],["pipe_icache"],["variable","logic"]],["t_write_en",[[51,4],[51,28]],[[51,18],[51,28]],["pipe_icache"],["variable","logic"]],["tag_in",[[52,4],[52,36]],[[52,30],[52,36]],["pipe_icache"],["variable","logic"]],["tag_out",[[53,4],[53,37]],[[53,30],[53,37]],["pipe_icache"],["variable","logic"]],["valid_in",[[56,4],[56,26]],[[56,18],[56,26]],["pipe_icache"],["variable","logic"]],["valid_out",[[57,4],[57,27]],[[57,18],[57,27]],["pipe_icache"],["variable","logic"]],["hit_check_module",[[78,4],[89,5]],[[78,21],[78,37]],["pipe_icache"],["instance","hit_check_module"]],["allocate_module",[[95,4],[115,5]],[[98,4],[98,19]],["pipe_icache"],["instance","allocate_module"]],["commit_module",[[118,4],[128,5]],[[121,4],[121,17]],["pipe_icache"],["instance","commit"]],["csb1",[[135,4],[135,14]],[[135,10],[135,14]],["pipe_icache"],["variable","logic"]],["data_array",[[137,4],[147,5]],[[137,20],[137,30]],["pipe_icache"],["instance","pipe_cache_data"]],["tag_array",[[148,4],[158,5]],[[148,19],[148,28]],["pipe_icache"],["instance","pipe_cache_tag"]],["valid_array",[[160,4],[173,5]],[[164,4],[164,15]],["pipe_icache"],["instance","ff_icache"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/queue.sv",[[[[[["queue",[[9,0],[30,2]],[[9,7],[9,12]],[],["module"]],[162,8]],[[["DATA_WIDTH",[[11,4],[11,34]],[[11,16],[11,26]],["queue"],["parameter-port","parameter"]],["QUEUE_DEPTH",[[12,4],[12,34]],[[12,16],[12,27]],["queue"],["parameter-port","parameter"]],["RD_PTR_INCR",[[13,4],[13,31]],[[13,16],[13,27]],["queue"],["parameter-port","parameter"]],["clk",[[17,4],[17,43]],[[17,40],[17,43]],["queue"],["port","logic"]],["rst",[[18,4],[18,43]],[[18,40],[18,43]],["queue"],["port","logic"]],["data_in",[[19,4],[19,47]],[[19,40],[19,47]],["queue"],["port","logic"]],["write_enable",[[20,4],[20,52]],[[20,40],[20,52]],["queue"],["port","logic"]],["read_enable",[[21,4],[21,51]],[[21,40],[21,51]],["queue"],["port","logic"]],["jump_en",[[22,4],[22,47]],[[22,40],[22,47]],["queue"],["port","logic"]],["jalr_en",[[23,4],[23,47]],[[23,40],[23,47]],["queue"],["port","logic"]],["jalr_done",[[23,49],[23,58]],[[23,49],[23,58]],["queue"],["port","jalr_en"]],["flush",[[24,4],[24,45]],[[24,40],[24,45]],["queue"],["port","logic"]],["queue_empty",[[25,4],[25,51]],[[25,40],[25,51]],["queue"],["port","logic"]],["queue_full",[[26,4],[26,50]],[[26,40],[26,50]],["queue"],["port","logic"]],["queue_full_param",[[27,4],[27,56]],[[27,40],[27,56]],["queue"],["port","logic"]],["data_out",[[28,4],[28,48]],[[28,40],[28,48]],["queue"],["port","logic"]],["read_resp",[[29,4],[29,49]],[[29,40],[29,49]],["queue"],["port","logic"]],["data_queue",[[32,0],[32,47]],[[32,23],[32,33]],["queue"],["variable","logic"]],["read_ptr",[[34,0],[34,40]],[[34,32],[34,40]],["queue"],["variable","logic"]],["write_ptr",[[35,0],[35,41]],[[35,32],[35,41]],["queue"],["variable","logic"]],["jalr_en_latch",[[37,0],[37,19]],[[37,6],[37,19]],["queue"],["variable","logic"]],["i",[[39,0],[39,5]],[[39,4],[39,5]],["queue"],["variable","int"]],["temp",[[111,0],[111,36]],[[111,32],[111,36]],["queue"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/rat.sv",[[[[[["rat",[[0,0],[25,2]],[[0,7],[0,10]],[],["module"]],[141,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["rat"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["rat"],["port","logic"]],["arch_rs1",[[5,4],[5,36]],[[5,28],[5,36]],["rat"],["port","logic"]],["arch_rs2",[[6,4],[6,36]],[[6,28],[6,36]],["rat"],["port","logic"]],["update_mapping",[[7,4],[7,42]],[[7,28],[7,42]],["rat"],["port","logic"]],["arch_reg_to_update",[[8,4],[8,46]],[[8,28],[8,46]],["rat"],["port","logic"]],["phys_reg_update",[[9,4],[9,60]],[[9,45],[9,60]],["rat"],["port","logic"]],["update_valid",[[10,4],[10,40]],[[10,28],[10,40]],["rat"],["port","logic"]],["update_valid_mul",[[11,4],[11,44]],[[11,28],[11,44]],["rat"],["port","logic"]],["update_valid_ldst",[[12,4],[12,45]],[[12,28],[12,45]],["rat"],["port","logic"]],["arch_reg_valid_update",[[13,4],[13,49]],[[13,28],[13,49]],["rat"],["port","logic"]],["phys_reg_valid_update",[[14,4],[14,66]],[[14,45],[14,66]],["rat"],["port","logic"]],["arch_reg_valid_update_mul",[[15,4],[15,53]],[[15,28],[15,53]],["rat"],["port","logic"]],["phys_reg_valid_update_mul",[[16,4],[16,70]],[[16,45],[16,70]],["rat"],["port","logic"]],["arch_reg_valid_update_ldst",[[17,4],[17,54]],[[17,28],[17,54]],["rat"],["port","logic"]],["phys_reg_valid_update_ldst",[[18,4],[18,71]],[[18,45],[18,71]],["rat"],["port","logic"]],["flush",[[19,4],[19,33]],[[19,28],[19,33]],["rat"],["port","logic"]],["rrf_arch_to_physical",[[20,4],[20,68]],[[20,44],[20,64]],["rat"],["port","logic"]],["physical_rs1",[[21,4],[21,57]],[[21,45],[21,57]],["rat"],["port","logic"]],["physical_rs2",[[22,4],[22,57]],[[22,45],[22,57]],["rat"],["port","logic"]],["phys_valid_vector",[[24,4],[24,50]],[[24,33],[24,50]],["rat"],["port","logic"]],["arch_to_physical",[[27,0],[27,49]],[[27,29],[27,45]],["rat"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/rename.sv",[[[[[["rename",[[0,0],[11,2]],[[0,7],[0,13]],[],["module"]],[162,8]],[[["instruction",[[3,4],[3,39]],[[3,28],[3,39]],["rename"],["port","logic"]],["physical_rd",[[4,4],[4,56]],[[4,45],[4,56]],["rename"],["port","logic"]],["physical_rs1",[[5,4],[5,57]],[[5,45],[5,57]],["rename"],["port","logic"]],["physical_rs2",[[6,4],[6,57]],[[6,45],[6,57]],["rename"],["port","logic"]],["arch_rd",[[7,4],[7,35]],[[7,28],[7,35]],["rename"],["port","logic"]],["arch_rs1",[[8,4],[8,36]],[[8,28],[8,36]],["rename"],["port","logic"]],["arch_rs2",[[9,4],[9,36]],[[9,28],[9,36]],["rename"],["port","logic"]],["renamed_instruction",[[10,4],[10,40]],[[10,21],[10,40]],["rename"],["port","instr_t"]],["opcode",[[25,0],[25,18]],[[25,12],[25,18]],["rename"],["variable","logic"]],["funct3",[[26,0],[26,18]],[[26,12],[26,18]],["rename"],["variable","logic"]],["funct7",[[27,0],[27,18]],[[27,12],[27,18]],["rename"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/reservation_station.sv",[[[[[["reservation_station",[[0,0],[28,2]],[[0,7],[0,26]],[],["module"]],[342,8]],[[["STATION_DEPTH",[[3,4],[3,32]],[[3,14],[3,27]],["reservation_station"],["parameter-port","parameter"]],["ROB_SIZE",[[4,4],[4,27]],[[4,14],[4,22]],["reservation_station"],["parameter-port","parameter"]],["clk",[[7,4],[7,19]],[[7,16],[7,19]],["reservation_station"],["port","logic"]],["rst",[[8,4],[8,19]],[[8,16],[8,19]],["reservation_station"],["port","logic"]],["renamed_instruction",[[9,4],[9,37]],[[9,18],[9,37]],["reservation_station"],["port","instr_t"]],["valid_intruction",[[10,4],[10,32]],[[10,16],[10,32]],["reservation_station"],["port","logic"]],["rob_index",[[11,4],[11,48]],[[11,39],[11,48]],["reservation_station"],["port","logic"]],["arch_rd",[[12,4],[12,29]],[[12,22],[12,29]],["reservation_station"],["port","logic"]],["arch_rs1",[[13,4],[13,30]],[[13,22],[13,30]],["reservation_station"],["port","logic"]],["arch_rs2",[[14,4],[14,30]],[[14,22],[14,30]],["reservation_station"],["port","logic"]],["pc",[[15,4],[15,25]],[[15,23],[15,25]],["reservation_station"],["port","logic"]],["inst",[[16,4],[16,27]],[[16,23],[16,27]],["reservation_station"],["port","logic"]],["branch_pred",[[17,4],[17,27]],[[17,16],[17,27]],["reservation_station"],["port","logic"]],["flush",[[18,4],[18,21]],[[18,16],[18,21]],["reservation_station"],["port","logic"]],["reservation_station",[[19,4],[19,73]],[[19,39],[19,58]],["reservation_station"],["port","reservation_station_entry_t"]],["ready",[[20,4],[20,37]],[[20,17],[20,22]],["reservation_station"],["port","logic"]],["finished_idx",[[22,4],[22,56]],[[22,44],[22,56]],["reservation_station"],["port","logic"]],["remove_entry",[[23,4],[23,28]],[[23,16],[23,28]],["reservation_station"],["port","logic"]],["update_valids",[[24,4],[24,29]],[[24,16],[24,29]],["reservation_station"],["port","logic"]],["order",[[25,4],[25,28]],[[25,23],[25,28]],["reservation_station"],["port","logic"]],["phys_valid_vector",[[26,4],[26,48]],[[26,31],[26,48]],["reservation_station"],["port","logic"]],["full",[[27,4],[27,21]],[[27,17],[27,21]],["reservation_station"],["port","logic"]],["rs1_valid_index",[[32,0],[32,27]],[[32,12],[32,27]],["reservation_station"],["variable","logic"]],["rs2_valid_index",[[32,0],[32,44]],[[32,29],[32,44]],["reservation_station"],["variable","rs1_valid_index"]],["next_free_reservation_station_entry",[[34,0],[34,69]],[[34,34],[34,69]],["reservation_station"],["variable","logic"]],["i",[[36,0],[36,5]],[[36,4],[36,5]],["reservation_station"],["variable","int"]],["busy_bits",[[226,0],[226,22]],[[226,13],[226,22]],["reservation_station"],["variable","logic"]],["k",[[228,0],[228,5]],[[228,4],[228,5]],["reservation_station"],["variable","int"]],["l",[[228,0],[228,8]],[[228,7],[228,8]],["reservation_station"],["variable","k"]],["j",[[228,0],[228,11]],[[228,10],[228,11]],["reservation_station"],["variable","l"]],["m",[[303,0],[303,5]],[[303,4],[303,5]],["reservation_station"],["variable","int"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/rob.sv",[[[[[["rob",[[0,0],[33,2]],[[0,7],[0,10]],[],["module"]],[175,8]],[[["ROB_SIZE",[[3,4],[3,26]],[[3,14],[3,22]],["rob"],["parameter-port","parameter"]],["clk",[[6,4],[6,19]],[[6,16],[6,19]],["rob"],["port","logic"]],["rst",[[7,4],[7,19]],[[7,16],[7,19]],["rob"],["port","logic"]],["instruction",[[8,4],[8,34]],[[8,23],[8,34]],["rob"],["port","logic"]],["valid_intruction_index",[[9,4],[9,61]],[[9,39],[9,61]],["rob"],["port","logic"]],["valid_intruction_index_mul",[[10,4],[10,65]],[[10,39],[10,65]],["rob"],["port","logic"]],["valid_intruction_index_ldst",[[11,4],[11,66]],[[11,39],[11,66]],["rob"],["port","logic"]],["update_rob_valid",[[12,4],[12,32]],[[12,16],[12,32]],["rob"],["port","logic"]],["update_rob_valid_mul",[[13,4],[13,36]],[[13,16],[13,36]],["rob"],["port","logic"]],["update_rob_valid_ldst",[[14,4],[14,37]],[[14,16],[14,37]],["rob"],["port","logic"]],["insert_into_rob",[[15,4],[15,31]],[[15,16],[15,31]],["rob"],["port","logic"]],["phys_rd",[[16,4],[16,46]],[[16,39],[16,46]],["rob"],["port","logic"]],["arch_rd",[[17,4],[17,29]],[[17,22],[17,29]],["rob"],["port","logic"]],["execute_outputs",[[18,4],[18,44]],[[18,29],[18,44]],["rob"],["port","data_bus_package_t"]],["execute_outputs_mul",[[19,4],[19,48]],[[19,29],[19,48]],["rob"],["port","data_bus_package_t"]],["execute_outputs_ldst",[[20,4],[20,49]],[[20,29],[20,49]],["rob"],["port","data_bus_package_t"]],["rob_empty",[[22,4],[22,26]],[[22,17],[22,26]],["rob"],["port","logic"]],["rob_full",[[23,4],[23,25]],[[23,17],[23,25]],["rob"],["port","logic"]],["instruction_to_rob_index",[[24,4],[24,64]],[[24,40],[24,64]],["rob"],["port","logic"]],["rob_line_to_commit",[[25,4],[25,41]],[[25,23],[25,41]],["rob"],["port","rob_entry_t"]],["valid_commit",[[26,4],[26,29]],[[26,17],[26,29]],["rob"],["port","logic"]],["committer",[[27,4],[27,41]],[[27,32],[27,41]],["rob"],["port","rvfi_commit_packet_t"]],["stall_preempt",[[28,4],[28,30]],[[28,17],[28,30]],["rob"],["port","logic"]],["flush",[[29,4],[29,22]],[[29,17],[29,22]],["rob"],["port","logic"]],["flush_comb",[[30,4],[30,27]],[[30,17],[30,27]],["rob"],["port","logic"]],["commit_ptr",[[31,4],[31,50]],[[31,40],[31,50]],["rob"],["port","logic"]],["missed_pc",[[32,4],[32,33]],[[32,24],[32,33]],["rob"],["port","logic"]],["rob",[[36,0],[36,25]],[[36,12],[36,15]],["rob"],["variable","rob_entry_t"]],["rvfi_rob_mirror",[[37,0],[37,46]],[[37,21],[37,36]],["rob"],["variable","rvfi_commit_packet_t"]],["issue_ptr",[[39,0],[39,38]],[[39,29],[39,38]],["rob"],["variable","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/rrf.sv",[[[[[["rrf",[[0,0],[10,2]],[[0,7],[0,10]],[],["module"]],[73,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["rrf"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["rrf"],["port","logic"]],["rob_instruction_to_commit",[[5,4],[5,53]],[[5,28],[5,53]],["rrf"],["port","rob_entry_t"]],["update_mapping",[[6,4],[6,42]],[[6,28],[6,42]],["rrf"],["port","logic"]],["liberated_phys_reg",[[7,4],[7,63]],[[7,45],[7,63]],["rrf"],["port","logic"]],["reg_freed",[[8,4],[8,37]],[[8,28],[8,37]],["rrf"],["port","logic"]],["rrf_arch_to_physical",[[9,4],[9,69]],[[9,45],[9,65]],["rrf"],["port","logic"]],["i",[[14,0],[14,5]],[[14,4],[14,5]],["rrf"],["variable","int"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/OOO_core/wallace_multiplier.sv",[[[[[["wallace_multiplier",[[0,0],[23,2]],[[0,7],[0,25]],[],["module"]],[134,8]],[[["OPERAND_WIDTH",[[3,4],[3,36]],[[3,18],[3,31]],["wallace_multiplier"],["parameter-port","int"]],["clk",[[6,4],[6,19]],[[6,16],[6,19]],["wallace_multiplier"],["port","logic"]],["rst",[[7,4],[7,19]],[[7,16],[7,19]],["wallace_multiplier"],["port","logic"]],["start",[[9,4],[9,21]],[[9,16],[9,21]],["wallace_multiplier"],["port","logic"]],["mul_type",[[17,4],[17,30]],[[17,22],[17,30]],["wallace_multiplier"],["port","logic"]],["a",[[19,4],[19,36]],[[19,35],[19,36]],["wallace_multiplier"],["port","logic"]],["b",[[20,4],[20,36]],[[20,35],[20,36]],["wallace_multiplier"],["port","logic"]],["p",[[21,4],[21,39]],[[21,38],[21,39]],["wallace_multiplier"],["port","logic"]],["done",[[22,4],[22,21]],[[22,17],[22,21]],["wallace_multiplier"],["port","logic"]],["IDLE",[[30,23],[30,27]],[[30,23],[30,27]],["wallace_multiplier"],["enum_member","#AnonymousEnum3"]],["MUL",[[30,29],[30,32]],[[30,29],[30,32]],["wallace_multiplier"],["enum_member","#AnonymousEnum3"]],["MUL1",[[30,34],[30,38]],[[30,34],[30,38]],["wallace_multiplier"],["enum_member","#AnonymousEnum3"]],["MUL2",[[30,40],[30,44]],[[30,40],[30,44]],["wallace_multiplier"],["enum_member","#AnonymousEnum3"]],["DONE",[[30,46],[30,50]],[[30,46],[30,50]],["wallace_multiplier"],["enum_member","#AnonymousEnum3"]],["curr_state",[[30,4],[30,62]],[[30,52],[30,62]],["wallace_multiplier"],["variable","#AnonymousEnum3"]],["next_state",[[30,4],[30,74]],[[30,64],[30,74]],["wallace_multiplier"],["variable","#AnonymousEnum3"]],["OP_WIDTH_LOG",[[31,4],[31,56]],[[31,19],[31,31]],["wallace_multiplier"],["localparam","int"]],["counter",[[32,4],[32,36]],[[32,29],[32,36]],["wallace_multiplier"],["variable","logic"]],["b_reg",[[33,4],[33,35]],[[33,30],[33,35]],["wallace_multiplier"],["variable","logic"]],["a_reg",[[33,4],[33,42]],[[33,37],[33,42]],["wallace_multiplier"],["variable","b_reg"]],["accumulator",[[34,4],[34,43]],[[34,32],[34,43]],["wallace_multiplier"],["variable","logic"]],["mul_out",[[34,4],[34,52]],[[34,45],[34,52]],["wallace_multiplier"],["variable","accumulator"]],["neg_result",[[35,4],[35,20]],[[35,10],[35,20]],["wallace_multiplier"],["variable","logic"]],["wallace_multiplier",[[48,12],[133,1]],[[128,12],[128,30]],["wallace_multiplier"],["instance","actual_mult"]]],[["rv32i_types",["*"]]]]]],null,null,null,[["UNSIGNED_UNSIGNED_MUL",[[26,4],[27,4]],[[26,12],[26,33]],["source.systemverilog"],["macro"]],["SIGNED_SIGNED_MUL",[[27,4],[28,4]],[[27,12],[27,29]],["source.systemverilog"],["macro"]],["SIGNED_UNSIGNED_MUL",[[28,4],[30,4]],[[28,12],[28,31]],["source.systemverilog"],["macro"]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/amo_unit.sv",[[[[[["amo_unit",[[0,0],[24,2]],[[0,7],[0,15]],[],["module"]],[137,9]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["amo_unit"],["port","logic"]],["rst",[[3,4],[3,19]],[[3,16],[3,19]],["amo_unit"],["port","logic"]],["amo_valid",[[4,4],[4,25]],[[4,16],[4,25]],["amo_unit"],["port","logic"]],["mem_data_in",[[5,4],[5,34]],[[5,23],[5,34]],["amo_unit"],["port","logic"]],["amo_operand",[[6,4],[6,34]],[[6,23],[6,34]],["amo_unit"],["port","logic"]],["amo_funct",[[7,4],[7,31]],[[7,22],[7,31]],["amo_unit"],["port","logic"]],["istall",[[10,4],[10,28]],[[10,22],[10,28]],["amo_unit"],["port","logic"]],["mem_resp",[[11,4],[11,30]],[[11,22],[11,30]],["amo_unit"],["port","logic"]],["mem_data_out",[[13,4],[13,36]],[[13,24],[13,36]],["amo_unit"],["port","logic"]],["amo_done",[[14,4],[14,25]],[[14,17],[14,25]],["amo_unit"],["port","logic"]],["mem_read",[[15,4],[15,25]],[[15,17],[15,25]],["amo_unit"],["port","logic"]],["mem_write",[[16,4],[16,26]],[[16,17],[16,26]],["amo_unit"],["port","logic"]],["locked_address",[[20,4],[20,45]],[[20,31],[20,45]],["amo_unit"],["port","logic"]],["lock",[[21,4],[21,35]],[[21,31],[21,35]],["amo_unit"],["port","logic"]],["address_to_lock",[[23,4],[23,46]],[[23,31],[23,46]],["amo_unit"],["port","logic"]],["idle",[[28,8],[28,12]],[[28,8],[28,12]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["load",[[29,8],[29,12]],[[29,8],[29,12]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["calc",[[30,8],[30,12]],[[30,8],[30,12]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["store",[[31,8],[31,13]],[[31,8],[31,13]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["done",[[32,8],[32,12]],[[32,8],[32,12]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["lwr",[[33,8],[33,11]],[[33,8],[33,11]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["swc",[[34,8],[34,11]],[[34,8],[34,11]],["amo_unit"],["enum_member","#AnonymousEnum4"]],["state",[[27,4],[35,11]],[[35,6],[35,11]],["amo_unit"],["variable","#AnonymousEnum4"]],["next_state",[[27,4],[35,23]],[[35,13],[35,23]],["amo_unit"],["variable","#AnonymousEnum4"]],["loaded_value",[[37,4],[37,29]],[[37,17],[37,29]],["amo_unit"],["variable","logic"]],["computed_value",[[37,4],[37,45]],[[37,31],[37,45]],["amo_unit"],["variable","loaded_value"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/cache_unit.sv",[[[[[["cache_unit",[[0,0],[26,2]],[[0,7],[0,17]],[],["module"]],[188,21]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["cache_unit"],["port","logic"]],["rst",[[2,21],[2,24]],[[2,21],[2,24]],["cache_unit"],["port","clk"]],["imem_addr",[[5,4],[5,33]],[[5,24],[5,33]],["cache_unit"],["port","logic"]],["imem_rmask",[[6,4],[6,34]],[[6,24],[6,34]],["cache_unit"],["port","logic"]],["imem_rdata",[[7,4],[7,35]],[[7,25],[7,35]],["cache_unit"],["port","logic"]],["imem_resp",[[8,4],[8,26]],[[8,17],[8,26]],["cache_unit"],["port","logic"]],["dmem_addr",[[10,4],[10,33]],[[10,24],[10,33]],["cache_unit"],["port","logic"]],["dmem_rmask",[[11,4],[11,34]],[[11,24],[11,34]],["cache_unit"],["port","logic"]],["dmem_wmask",[[11,36],[11,46]],[[11,36],[11,46]],["cache_unit"],["port","dmem_rmask"]],["dmem_rdata",[[12,4],[12,35]],[[12,25],[12,35]],["cache_unit"],["port","logic"]],["dmem_wdata",[[13,4],[13,33]],[[13,23],[13,33]],["cache_unit"],["port","logic"]],["dmem_resp",[[14,4],[14,26]],[[14,17],[14,26]],["cache_unit"],["port","logic"]],["bmem_addr",[[17,4],[17,39]],[[17,30],[17,39]],["cache_unit"],["port","logic"]],["bmem_read",[[18,4],[18,39]],[[18,30],[18,39]],["cache_unit"],["port","logic"]],["bmem_write",[[19,4],[19,40]],[[19,30],[19,40]],["cache_unit"],["port","logic"]],["bmem_wdata",[[20,4],[20,40]],[[20,30],[20,40]],["cache_unit"],["port","logic"]],["bmem_ready",[[21,4],[21,40]],[[21,30],[21,40]],["cache_unit"],["port","logic"]],["bmem_rdata",[[24,4],[24,40]],[[24,30],[24,40]],["cache_unit"],["port","logic"]],["bmem_rvalid",[[25,4],[25,41]],[[25,30],[25,41]],["cache_unit"],["port","logic"]],["ufp_rdata",[[29,4],[29,26]],[[29,17],[29,26]],["cache_unit"],["variable","logic"]],["dfp_addr_i",[[33,4],[33,28]],[[33,18],[33,28]],["cache_unit"],["variable","logic"]],["dfp_read_i",[[34,4],[34,20]],[[34,10],[34,20]],["cache_unit"],["variable","logic"]],["dfp_rdata_i",[[35,4],[35,29]],[[35,18],[35,29]],["cache_unit"],["variable","logic"]],["dfp_resp_i",[[36,4],[36,20]],[[36,10],[36,20]],["cache_unit"],["variable","logic"]],["dfp_addr_d",[[39,4],[39,28]],[[39,18],[39,28]],["cache_unit"],["variable","logic"]],["dfp_read_d",[[40,4],[40,20]],[[40,10],[40,20]],["cache_unit"],["variable","logic"]],["dfp_write_d",[[40,4],[40,33]],[[40,22],[40,33]],["cache_unit"],["variable","dfp_read_d"]],["dfp_rdata_d",[[41,4],[41,29]],[[41,18],[41,29]],["cache_unit"],["variable","logic"]],["dfp_wdata_d",[[41,4],[41,42]],[[41,31],[41,42]],["cache_unit"],["variable","dfp_rdata_d"]],["dfp_resp_d",[[42,4],[42,20]],[[42,10],[42,20]],["cache_unit"],["variable","logic"]],["bmem_state",[[44,4],[44,26]],[[44,16],[44,26]],["cache_unit"],["variable","logic"]],["bmem_state_next",[[44,4],[44,43]],[[44,28],[44,43]],["cache_unit"],["variable","bmem_state"]],["dfp_rdata_d_reg",[[45,4],[45,33]],[[45,18],[45,33]],["cache_unit"],["variable","logic"]],["dfp_rdata_d_reg_next",[[45,4],[45,55]],[[45,35],[45,55]],["cache_unit"],["variable","dfp_rdata_d_reg"]],["dfp_rdata_i_reg",[[46,4],[46,33]],[[46,18],[46,33]],["cache_unit"],["variable","logic"]],["dfp_rdata_i_reg_next",[[46,4],[46,55]],[[46,35],[46,55]],["cache_unit"],["variable","dfp_rdata_i_reg"]],["service_i",[[48,4],[48,19]],[[48,10],[48,19]],["cache_unit"],["variable","logic"]],["service_i_next",[[48,4],[48,35]],[[48,21],[48,35]],["cache_unit"],["variable","service_i"]],["service_d",[[49,4],[49,19]],[[49,10],[49,19]],["cache_unit"],["variable","logic"]],["service_d_next",[[49,4],[49,35]],[[49,21],[49,35]],["cache_unit"],["variable","service_d"]],["shadow_service",[[50,4],[50,24]],[[50,10],[50,24]],["cache_unit"],["variable","logic"]],["one_cycle_read",[[51,4],[51,24]],[[51,10],[51,24]],["cache_unit"],["variable","logic"]],["one_cycle_read_next",[[51,4],[51,45]],[[51,26],[51,45]],["cache_unit"],["variable","one_cycle_read"]],["I_CACHE",[[156,4],[168,5]],[[156,12],[156,19]],["cache_unit"],["instance","I_CACHE"]],["D_CACHE",[[170,4],[186,5]],[[170,12],[170,19]],["cache_unit"],["instance","D_CACHE"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/d_cache.sv",[[[[[["D_CACHE",[[1,0],[20,2]],[[1,7],[1,14]],[],["module"]],[307,18]],[[["clk",[[2,4],[2,31]],[[2,28],[2,31]],["D_CACHE"],["port","logic"]],["rst",[[3,4],[3,31]],[[3,28],[3,31]],["D_CACHE"],["port","logic"]],["ufp_addr",[[6,4],[6,36]],[[6,28],[6,36]],["D_CACHE"],["port","logic"]],["ufp_rmask",[[7,4],[7,37]],[[7,28],[7,37]],["D_CACHE"],["port","logic"]],["ufp_wmask",[[8,4],[8,37]],[[8,28],[8,37]],["D_CACHE"],["port","logic"]],["ufp_rdata",[[9,4],[9,37]],[[9,28],[9,37]],["D_CACHE"],["port","logic"]],["ufp_wdata",[[10,4],[10,37]],[[10,28],[10,37]],["D_CACHE"],["port","logic"]],["ufp_resp",[[11,4],[11,36]],[[11,28],[11,36]],["D_CACHE"],["port","logic"]],["dfp_addr",[[14,4],[14,36]],[[14,28],[14,36]],["D_CACHE"],["port","logic"]],["dfp_read",[[15,4],[15,36]],[[15,28],[15,36]],["D_CACHE"],["port","logic"]],["dfp_write",[[16,4],[16,37]],[[16,28],[16,37]],["D_CACHE"],["port","logic"]],["dfp_rdata",[[17,4],[17,37]],[[17,28],[17,37]],["D_CACHE"],["port","logic"]],["dfp_wdata",[[18,4],[18,37]],[[18,28],[18,37]],["D_CACHE"],["port","logic"]],["dfp_resp",[[19,4],[19,36]],[[19,28],[19,36]],["D_CACHE"],["port","logic"]],["data_we",[[21,4],[21,30]],[[21,20],[21,27]],["D_CACHE"],["variable","logic"]],["data_din",[[22,4],[22,31]],[[22,20],[22,28]],["D_CACHE"],["variable","logic"]],["data_dout",[[23,4],[23,32]],[[23,20],[23,29]],["D_CACHE"],["variable","logic"]],["ufp_wmask_32bit",[[24,4],[24,35]],[[24,20],[24,35]],["D_CACHE"],["variable","logic"]],["data_wmask",[[25,4],[25,30]],[[25,20],[25,30]],["D_CACHE"],["variable","logic"]],["tag_match",[[26,4],[26,29]],[[26,20],[26,29]],["D_CACHE"],["variable","logic"]],["hit_way",[[27,4],[27,27]],[[27,20],[27,27]],["D_CACHE"],["variable","logic"]],["tag_we",[[29,4],[29,29]],[[29,20],[29,26]],["D_CACHE"],["variable","logic"]],["tag_din",[[30,4],[30,30]],[[30,20],[30,27]],["D_CACHE"],["variable","logic"]],["tag_dout",[[31,4],[31,31]],[[31,20],[31,28]],["D_CACHE"],["variable","logic"]],["valid_we",[[33,4],[33,31]],[[33,20],[33,28]],["D_CACHE"],["variable","logic"]],["valid_in",[[34,4],[34,31]],[[34,20],[34,28]],["D_CACHE"],["variable","logic"]],["valid_out",[[35,4],[35,32]],[[35,20],[35,29]],["D_CACHE"],["variable","logic"]],["plru_array",[[37,4],[37,34]],[[37,20],[37,30]],["D_CACHE"],["variable","logic"]],["plru_array_next",[[37,4],[37,55]],[[37,36],[37,51]],["D_CACHE"],["variable","plru_array"]],["way_select",[[39,4],[39,30]],[[39,20],[39,30]],["D_CACHE"],["variable","logic"]],["ufp_offset",[[40,4],[40,30]],[[40,20],[40,30]],["D_CACHE"],["variable","logic"]],["set_index",[[41,4],[41,29]],[[41,20],[41,29]],["D_CACHE"],["variable","logic"]],["tag_bits",[[42,4],[42,28]],[[42,20],[42,28]],["D_CACHE"],["variable","logic"]],["plru_idx",[[44,4],[44,28]],[[44,20],[44,28]],["D_CACHE"],["variable","logic"]],["idle",[[51,22],[51,26]],[[51,22],[51,26]],["D_CACHE"],["enum_member","#AnonymousEnum5"]],["comp_tag",[[51,28],[51,36]],[[51,28],[51,36]],["D_CACHE"],["enum_member","#AnonymousEnum5"]],["wb",[[51,38],[51,40]],[[51,38],[51,40]],["D_CACHE"],["enum_member","#AnonymousEnum5"]],["alloc",[[51,42],[51,47]],[[51,42],[51,47]],["D_CACHE"],["enum_member","#AnonymousEnum5"]],["cache_state",[[51,4],[51,62]],[[51,51],[51,62]],["D_CACHE"],["variable","#AnonymousEnum5"]],["cache_next_state",[[51,4],[51,80]],[[51,64],[51,80]],["D_CACHE"],["variable","#AnonymousEnum5"]],["data_array",[[53,8],[61,9]],[[53,28],[53,38]],["D_CACHE"],["instance","mp_cache_data_array"]],["tag_array",[[62,8],[69,9]],[[62,27],[62,36]],["D_CACHE"],["instance","mp_cache_tag_array"]],["valid_array",[[70,8],[78,9]],[[70,30],[70,41]],["D_CACHE"],["instance","ff_array"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/ex_stage.sv",[[[[[["ex_stage",[[0,0],[22,2]],[[0,7],[0,15]],[],["module"]],[170,9]],[[["id_ex_reg",[[3,4],[3,37]],[[3,28],[3,37]],["ex_stage"],["port","id_ex_reg_t"]],["ex_mem_reg_next",[[5,4],[5,43]],[[5,28],[5,43]],["ex_stage"],["port","ex_mem_reg_t"]],["dstall",[[7,4],[7,34]],[[7,28],[7,34]],["ex_stage"],["port","logic"]],["mem_read_next",[[9,4],[9,41]],[[9,28],[9,41]],["ex_stage"],["port","logic"]],["ld_forward_val",[[10,4],[10,42]],[[10,28],[10,42]],["ex_stage"],["port","logic"]],["rd_v_wb",[[12,4],[12,35]],[[12,28],[12,35]],["ex_stage"],["port","logic"]],["rd_s_wb",[[13,4],[13,35]],[[13,28],[13,35]],["ex_stage"],["port","logic"]],["write_back_wb",[[14,4],[14,41]],[[14,28],[14,41]],["ex_stage"],["port","logic"]],["rd_v_mem",[[16,4],[16,36]],[[16,28],[16,36]],["ex_stage"],["port","logic"]],["rd_s_mem",[[17,4],[17,36]],[[17,28],[17,36]],["ex_stage"],["port","logic"]],["write_back_mem",[[18,4],[18,42]],[[18,28],[18,42]],["ex_stage"],["port","logic"]],["br_en",[[20,4],[20,33]],[[20,28],[20,33]],["ex_stage"],["port","logic"]],["mispredict_pc",[[21,4],[21,41]],[[21,28],[21,41]],["ex_stage"],["port","logic"]],["r1_mux_select",[[25,0],[25,25]],[[25,12],[25,25]],["ex_stage"],["variable","logic"]],["r2_mux_select",[[25,0],[25,40]],[[25,27],[25,40]],["ex_stage"],["variable","r1_mux_select"]],["a",[[28,0],[28,14]],[[28,13],[28,14]],["ex_stage"],["variable","logic"]],["b",[[28,0],[28,17]],[[28,16],[28,17]],["ex_stage"],["variable","a"]],["f",[[28,0],[28,20]],[[28,19],[28,20]],["ex_stage"],["variable","b"]],["r1_val",[[31,0],[31,19]],[[31,13],[31,19]],["ex_stage"],["variable","logic"]],["r2_val",[[31,0],[31,27]],[[31,21],[31,27]],["ex_stage"],["variable","r1_val"]],["forwarding_unit_dec_1",[[88,8],[160,1]],[[150,16],[150,37]],["ex_stage"],["instance","forwarding_unit"]],["alu_dec_1",[[162,0],[168,1]],[[162,13],[162,22]],["ex_stage"],["instance","pipeline_alu"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/ff_array.sv",[[],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/fowarding_unit.sv",[[[[[["forwarding_unit",[[0,0],[7,2]],[[0,7],[0,22]],[],["module"]],[47,8]],[[["rs1_s",[[3,4],[3,33]],[[3,28],[3,33]],["forwarding_unit"],["port","logic"]],["rs2_s",[[3,35],[3,40]],[[3,35],[3,40]],["forwarding_unit"],["port","rs1_s"]],["ex_mem_writeback",[[4,4],[4,44]],[[4,28],[4,44]],["forwarding_unit"],["port","logic"]],["mem_wb_writeback",[[4,46],[4,62]],[[4,46],[4,62]],["forwarding_unit"],["port","ex_mem_writeback"]],["ex_mem_reg_rd",[[5,4],[5,41]],[[5,28],[5,41]],["forwarding_unit"],["port","logic"]],["mem_wb_reg_rd",[[5,43],[5,56]],[[5,43],[5,56]],["forwarding_unit"],["port","ex_mem_reg_rd"]],["r1_mux_select",[[6,4],[6,41]],[[6,28],[6,41]],["forwarding_unit"],["port","logic"]],["r2_mux_select",[[6,43],[6,56]],[[6,43],[6,56]],["forwarding_unit"],["port","r1_mux_select"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/i_cache.sv",[[[[[["I_CACHE",[[1,0],[16,2]],[[1,7],[1,14]],[],["module"]],[234,18]],[[["clk",[[2,4],[2,31]],[[2,28],[2,31]],["I_CACHE"],["port","logic"]],["rst",[[3,4],[3,31]],[[3,28],[3,31]],["I_CACHE"],["port","logic"]],["ufp_addr",[[6,4],[6,36]],[[6,28],[6,36]],["I_CACHE"],["port","logic"]],["ufp_rmask",[[7,4],[7,37]],[[7,28],[7,37]],["I_CACHE"],["port","logic"]],["ufp_rdata",[[8,4],[8,37]],[[8,28],[8,37]],["I_CACHE"],["port","logic"]],["ufp_resp",[[9,4],[9,36]],[[9,28],[9,36]],["I_CACHE"],["port","logic"]],["dfp_addr",[[12,4],[12,36]],[[12,28],[12,36]],["I_CACHE"],["port","logic"]],["dfp_read",[[13,4],[13,36]],[[13,28],[13,36]],["I_CACHE"],["port","logic"]],["dfp_rdata",[[14,4],[14,37]],[[14,28],[14,37]],["I_CACHE"],["port","logic"]],["dfp_resp",[[15,4],[15,36]],[[15,28],[15,36]],["I_CACHE"],["port","logic"]],["data_we",[[17,4],[17,30]],[[17,20],[17,27]],["I_CACHE"],["variable","logic"]],["data_din",[[18,4],[18,31]],[[18,20],[18,28]],["I_CACHE"],["variable","logic"]],["data_dout",[[19,4],[19,32]],[[19,20],[19,29]],["I_CACHE"],["variable","logic"]],["ufp_wmask_32bit",[[20,4],[20,35]],[[20,20],[20,35]],["I_CACHE"],["variable","logic"]],["data_wmask",[[21,4],[21,30]],[[21,20],[21,30]],["I_CACHE"],["variable","logic"]],["tag_match",[[22,4],[22,29]],[[22,20],[22,29]],["I_CACHE"],["variable","logic"]],["hit_way",[[23,4],[23,27]],[[23,20],[23,27]],["I_CACHE"],["variable","logic"]],["tag_we",[[25,4],[25,29]],[[25,20],[25,26]],["I_CACHE"],["variable","logic"]],["tag_din",[[26,4],[26,30]],[[26,20],[26,27]],["I_CACHE"],["variable","logic"]],["tag_dout",[[27,4],[27,31]],[[27,20],[27,28]],["I_CACHE"],["variable","logic"]],["valid_we",[[29,4],[29,31]],[[29,20],[29,28]],["I_CACHE"],["variable","logic"]],["valid_in",[[30,4],[30,31]],[[30,20],[30,28]],["I_CACHE"],["variable","logic"]],["valid_out",[[31,4],[31,32]],[[31,20],[31,29]],["I_CACHE"],["variable","logic"]],["plru_array",[[33,4],[33,34]],[[33,20],[33,30]],["I_CACHE"],["variable","logic"]],["plru_array_next",[[33,4],[33,55]],[[33,36],[33,51]],["I_CACHE"],["variable","plru_array"]],["way_select",[[35,4],[35,30]],[[35,20],[35,30]],["I_CACHE"],["variable","logic"]],["ufp_offset",[[36,4],[36,30]],[[36,20],[36,30]],["I_CACHE"],["variable","logic"]],["set_index",[[37,4],[37,29]],[[37,20],[37,29]],["I_CACHE"],["variable","logic"]],["tag_bits",[[38,4],[38,28]],[[38,20],[38,28]],["I_CACHE"],["variable","logic"]],["plru_idx",[[40,4],[40,28]],[[40,20],[40,28]],["I_CACHE"],["variable","logic"]],["idle",[[47,22],[47,26]],[[47,22],[47,26]],["I_CACHE"],["enum_member","#AnonymousEnum6"]],["comp_tag",[[47,28],[47,36]],[[47,28],[47,36]],["I_CACHE"],["enum_member","#AnonymousEnum6"]],["alloc",[[47,46],[47,51]],[[47,46],[47,51]],["I_CACHE"],["enum_member","#AnonymousEnum6"]],["cache_state",[[47,4],[47,66]],[[47,55],[47,66]],["I_CACHE"],["variable","#AnonymousEnum6"]],["cache_next_state",[[47,4],[47,84]],[[47,68],[47,84]],["I_CACHE"],["variable","#AnonymousEnum6"]],["data_array",[[49,8],[57,9]],[[49,27],[49,37]],["I_CACHE"],["instance","i_cache_data_array"]],["tag_array",[[58,8],[65,9]],[[58,26],[58,35]],["I_CACHE"],["instance","i_cache_tag_array"]],["valid_array",[[66,8],[74,9]],[[66,30],[66,41]],["I_CACHE"],["instance","ff_array"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/id_stage.sv",[[[[[["id_stage",[[0,0],[16,2]],[[0,7],[0,15]],[],["module"]],[382,9]],[[["clk",[[3,4],[3,35]],[[3,32],[3,35]],["id_stage"],["port","logic"]],["rst",[[4,4],[4,35]],[[4,32],[4,35]],["id_stage"],["port","logic"]],["inst",[[6,4],[6,36]],[[6,32],[6,36]],["id_stage"],["port","logic"]],["if_id_reg",[[7,4],[7,41]],[[7,32],[7,41]],["id_stage"],["port","if_id_reg_t"]],["valid_write",[[9,4],[9,43]],[[9,32],[9,43]],["id_stage"],["port","logic"]],["regf_we",[[11,4],[11,39]],[[11,32],[11,39]],["id_stage"],["port","logic"]],["rd_s",[[12,4],[12,36]],[[12,32],[12,36]],["id_stage"],["port","logic"]],["rd_v",[[13,4],[13,36]],[[13,32],[13,36]],["id_stage"],["port","logic"]],["id_ex_reg_next",[[15,4],[15,46]],[[15,32],[15,46]],["id_stage"],["port","id_ex_reg_t"]],["funct3",[[20,0],[20,18]],[[20,12],[20,18]],["id_stage"],["variable","logic"]],["funct7",[[21,0],[21,18]],[[21,12],[21,18]],["id_stage"],["variable","logic"]],["opcode",[[22,0],[22,18]],[[22,12],[22,18]],["id_stage"],["variable","logic"]],["rd",[[24,0],[24,14]],[[24,12],[24,14]],["id_stage"],["variable","logic"]],["rs1_s",[[25,0],[25,17]],[[25,12],[25,17]],["id_stage"],["variable","logic"]],["rs2_s",[[26,0],[26,17]],[[26,12],[26,17]],["id_stage"],["variable","logic"]],["s_imm",[[30,0],[30,18]],[[30,13],[30,18]],["id_stage"],["variable","logic"]],["b_imm",[[30,0],[30,25]],[[30,20],[30,25]],["id_stage"],["variable","s_imm"]],["u_imm",[[30,0],[30,32]],[[30,27],[30,32]],["id_stage"],["variable","b_imm"]],["j_imm",[[30,0],[30,39]],[[30,34],[30,39]],["id_stage"],["variable","u_imm"]],["i_imm",[[30,0],[30,46]],[[30,41],[30,46]],["id_stage"],["variable","j_imm"]],["imm",[[31,0],[31,16]],[[31,13],[31,16]],["id_stage"],["variable","logic"]],["writeback",[[35,0],[35,15]],[[35,6],[35,15]],["id_stage"],["variable","logic"]],["mem_read",[[36,0],[36,14]],[[36,6],[36,14]],["id_stage"],["variable","logic"]],["mem_write",[[37,0],[37,15]],[[37,6],[37,15]],["id_stage"],["variable","logic"]],["branch",[[38,0],[38,12]],[[38,6],[38,12]],["id_stage"],["variable","logic"]],["jalr",[[39,0],[39,10]],[[39,6],[39,10]],["id_stage"],["variable","logic"]],["jal",[[40,0],[40,9]],[[40,6],[40,9]],["id_stage"],["variable","logic"]],["alu_src",[[41,0],[41,13]],[[41,6],[41,13]],["id_stage"],["variable","logic"]],["calu",[[42,0],[42,10]],[[42,6],[42,10]],["id_stage"],["variable","logic"]],["aluop",[[43,0],[43,17]],[[43,12],[43,17]],["id_stage"],["variable","logic"]],["rs1_v",[[47,0],[47,18]],[[47,13],[47,18]],["id_stage"],["variable","logic"]],["rs2_v",[[47,0],[47,25]],[[47,20],[47,25]],["id_stage"],["variable","rs1_v"]],["rdd",[[123,8],[304,15]],[[304,12],[304,15]],["id_stage"],["variable","logic"]],["rdvv",[[305,0],[305,17]],[[305,13],[305,17]],["id_stage"],["variable","logic"]],["rf_dec_1",[[367,8],[380,1]],[[369,17],[369,25]],["id_stage"],["instance","pipeline_regfile"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/if_stage.sv",[[[[[["if_stage",[[0,0],[23,2]],[[0,7],[0,15]],[],["module"]],[70,9]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["if_stage"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["if_stage"],["port","logic"]],["imem_addr",[[6,4],[6,37]],[[6,28],[6,37]],["if_stage"],["port","logic"]],["imem_rmask",[[7,4],[7,38]],[[7,28],[7,38]],["if_stage"],["port","logic"]],["imem_resp",[[8,4],[8,37]],[[8,28],[8,37]],["if_stage"],["port","logic"]],["imem_rdata",[[9,4],[9,38]],[[9,28],[9,38]],["if_stage"],["port","logic"]],["mispredict_br_en",[[11,4],[11,44]],[[11,28],[11,44]],["if_stage"],["port","logic"]],["mispredict_pc",[[12,4],[12,41]],[[12,28],[12,41]],["if_stage"],["port","logic"]],["order",[[14,4],[14,33]],[[14,28],[14,33]],["if_stage"],["port","logic"]],["hardware_scheduler_en",[[17,4],[17,49]],[[17,28],[17,49]],["if_stage"],["port","logic"]],["istall",[[19,4],[19,34]],[[19,28],[19,34]],["if_stage"],["port","logic"]],["dstall",[[20,4],[20,34]],[[20,28],[20,34]],["if_stage"],["port","logic"]],["if_id_reg_next",[[22,4],[22,42]],[[22,28],[22,42]],["if_stage"],["port","if_id_reg_t"]],["pc",[[25,0],[25,15]],[[25,13],[25,15]],["if_stage"],["variable","logic"]],["pc_prev",[[25,0],[25,24]],[[25,17],[25,24]],["if_stage"],["variable","pc"]],["pc_reg_dec_1",[[57,0],[68,1]],[[57,16],[57,28]],["if_stage"],["instance","pipeline_pc_reg"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/mem_stage.sv",[[[[[["mem_stage",[[0,0],[26,2]],[[0,7],[0,16]],[],["module"]],[300,8]],[[["clk",[[3,4],[3,35]],[[3,32],[3,35]],["mem_stage"],["port","logic"]],["rst",[[4,4],[4,35]],[[4,32],[4,35]],["mem_stage"],["port","logic"]],["ex_mem_reg",[[6,4],[6,42]],[[6,32],[6,42]],["mem_stage"],["port","ex_mem_reg_t"]],["dmem_rdata",[[8,4],[8,42]],[[8,32],[8,42]],["mem_stage"],["port","logic"]],["dmem_resp",[[9,4],[9,41]],[[9,32],[9,41]],["mem_stage"],["port","logic"]],["dmem_rmask",[[11,4],[11,42]],[[11,32],[11,42]],["mem_stage"],["port","logic"]],["dmem_wmask",[[12,4],[12,42]],[[12,32],[12,42]],["mem_stage"],["port","logic"]],["dmem_addr",[[13,4],[13,41]],[[13,32],[13,41]],["mem_stage"],["port","logic"]],["dmem_wdata",[[14,4],[14,42]],[[14,32],[14,42]],["mem_stage"],["port","logic"]],["dstall",[[16,4],[16,38]],[[16,32],[16,38]],["mem_stage"],["port","logic"]],["istall",[[18,4],[18,38]],[[18,32],[18,38]],["mem_stage"],["port","logic"]],["mem_wb_reg_next",[[20,4],[20,47]],[[20,32],[20,47]],["mem_stage"],["port","mem_wb_reg_t"]],["locked_address",[[22,4],[22,46]],[[22,32],[22,46]],["mem_stage"],["port","logic"]],["lock",[[23,4],[23,36]],[[23,32],[23,36]],["mem_stage"],["port","logic"]],["amo",[[25,4],[25,35]],[[25,32],[25,35]],["mem_stage"],["port","logic"]],["amo_valid",[[28,0],[28,15]],[[28,6],[28,15]],["mem_stage"],["variable","logic"]],["mem_data_in",[[29,0],[29,24]],[[29,13],[29,24]],["mem_stage"],["variable","logic"]],["amo_operand",[[30,0],[30,24]],[[30,13],[30,24]],["mem_stage"],["variable","logic"]],["amo_funct",[[31,0],[31,21]],[[31,12],[31,21]],["mem_stage"],["variable","logic"]],["mem_data_out",[[33,0],[33,25]],[[33,13],[33,25]],["mem_stage"],["variable","logic"]],["amo_done",[[34,0],[34,14]],[[34,6],[34,14]],["mem_stage"],["variable","logic"]],["amo_mem_read",[[35,0],[35,18]],[[35,6],[35,18]],["mem_stage"],["variable","logic"]],["amo_mem_write",[[36,0],[36,19]],[[36,6],[36,19]],["mem_stage"],["variable","logic"]],["dmem_rdata_latch",[[40,0],[40,29]],[[40,13],[40,29]],["mem_stage"],["variable","logic"]],["p2o",[[55,0],[55,9]],[[55,6],[55,9]],["mem_stage"],["variable","logic"]],["amo_in_progress",[[56,0],[56,21]],[[56,6],[56,21]],["mem_stage"],["variable","logic"]],["slide",[[82,8],[111,17]],[[111,12],[111,17]],["mem_stage"],["variable","logic"]],["dmem_addr_holder",[[113,0],[113,29]],[[113,13],[113,29]],["mem_stage"],["variable","logic"]],["dmem_rmask_holder",[[114,0],[114,29]],[[114,12],[114,29]],["mem_stage"],["variable","logic"]],["dmem_wmask_holder",[[115,0],[115,29]],[[115,12],[115,29]],["mem_stage"],["variable","logic"]],["dmem_wdata_holder",[[116,0],[116,30]],[[116,13],[116,30]],["mem_stage"],["variable","logic"]],["ppl_amo_unit",[[204,8],[297,1]],[[278,9],[278,21]],["mem_stage"],["instance","amo_unit"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/pipeline_alu.sv",[[[[[["pipeline_alu",[[0,0],[7,2]],[[0,7],[0,19]],[],["module"]],[49,23]],[[["aluc",[[3,4],[3,32]],[[3,28],[3,32]],["pipeline_alu"],["port","logic"]],["aluop",[[4,4],[4,33]],[[4,28],[4,33]],["pipeline_alu"],["port","logic"]],["a",[[5,4],[5,29]],[[5,28],[5,29]],["pipeline_alu"],["port","logic"]],["b",[[5,31],[5,32]],[[5,31],[5,32]],["pipeline_alu"],["port","a"]],["f",[[6,4],[6,29]],[[6,28],[6,29]],["pipeline_alu"],["port","logic"]],["as",[[9,4],[9,28]],[[9,26],[9,28]],["pipeline_alu"],["variable","signed"]],["bs",[[10,4],[10,28]],[[10,26],[10,28]],["pipeline_alu"],["variable","signed"]],["au",[[11,4],[11,28]],[[11,26],[11,28]],["pipeline_alu"],["variable","unsigned"]],["bu",[[12,4],[12,28]],[[12,26],[12,28]],["pipeline_alu"],["variable","unsigned"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/pipeline_cpu.sv",[[[[[["pipeline_cpu",[[0,0],[45,2]],[[0,7],[0,19]],[],["module"]],[301,23]],[[["clk",[[4,4],[4,31]],[[4,28],[4,31]],["pipeline_cpu"],["port","logic"]],["rst",[[5,4],[5,31]],[[5,28],[5,31]],["pipeline_cpu"],["port","logic"]],["imem_addr",[[7,4],[7,37]],[[7,28],[7,37]],["pipeline_cpu"],["port","logic"]],["imem_rmask",[[8,4],[8,38]],[[8,28],[8,38]],["pipeline_cpu"],["port","logic"]],["imem_rdata",[[9,4],[9,38]],[[9,28],[9,38]],["pipeline_cpu"],["port","logic"]],["imem_resp",[[10,4],[10,37]],[[10,28],[10,37]],["pipeline_cpu"],["port","logic"]],["dmem_addr",[[12,4],[12,37]],[[12,28],[12,37]],["pipeline_cpu"],["port","logic"]],["dmem_rmask",[[13,4],[13,38]],[[13,28],[13,38]],["pipeline_cpu"],["port","logic"]],["dmem_wmask",[[14,4],[14,38]],[[14,28],[14,38]],["pipeline_cpu"],["port","logic"]],["dmem_rdata",[[15,4],[15,38]],[[15,28],[15,38]],["pipeline_cpu"],["port","logic"]],["dmem_wdata",[[16,4],[16,38]],[[16,28],[16,38]],["pipeline_cpu"],["port","logic"]],["dmem_resp",[[17,4],[17,37]],[[17,28],[17,37]],["pipeline_cpu"],["port","logic"]],["ppl_mult_counter_en",[[20,4],[20,48]],[[20,29],[20,48]],["pipeline_cpu"],["port","logic"]],["ppl_mem_op_counter_en",[[21,4],[21,50]],[[21,29],[21,50]],["pipeline_cpu"],["port","logic"]],["ppl_flush_counter_en",[[22,4],[22,49]],[[22,29],[22,49]],["pipeline_cpu"],["port","logic"]],["ppl_rob_full_threshold",[[23,4],[23,51]],[[23,29],[23,51]],["pipeline_cpu"],["port","logic"]],["ppl_alu_op_counter_en",[[24,4],[24,50]],[[24,29],[24,50]],["pipeline_cpu"],["port","logic"]],["hardware_scheduler_en",[[25,4],[25,49]],[[25,28],[25,49]],["pipeline_cpu"],["port","logic"]],["locked_address",[[28,4],[28,42]],[[28,28],[28,42]],["pipeline_cpu"],["port","logic"]],["lock",[[29,4],[29,32]],[[29,28],[29,32]],["pipeline_cpu"],["port","logic"]],["amo",[[31,4],[31,31]],[[31,28],[31,31]],["pipeline_cpu"],["port","logic"]],["order",[[47,0],[47,18]],[[47,13],[47,18]],["pipeline_cpu"],["variable","logic"]],["istall",[[49,0],[49,12]],[[49,6],[49,12]],["pipeline_cpu"],["variable","logic"]],["dstall",[[50,0],[50,12]],[[50,6],[50,12]],["pipeline_cpu"],["variable","logic"]],["if_id_reg_next",[[70,0],[70,26]],[[70,12],[70,26]],["pipeline_cpu"],["variable","if_id_reg_t"]],["if_id_reg",[[70,0],[70,37]],[[70,28],[70,37]],["pipeline_cpu"],["variable","if_id_reg_next"]],["id_ex_reg_next",[[71,0],[71,26]],[[71,12],[71,26]],["pipeline_cpu"],["variable","id_ex_reg_t"]],["id_ex_reg",[[71,0],[71,37]],[[71,28],[71,37]],["pipeline_cpu"],["variable","id_ex_reg_next"]],["ex_mem_reg_next",[[72,0],[72,28]],[[72,13],[72,28]],["pipeline_cpu"],["variable","ex_mem_reg_t"]],["ex_mem_reg",[[72,0],[72,40]],[[72,30],[72,40]],["pipeline_cpu"],["variable","ex_mem_reg_next"]],["mem_wb_reg_next",[[73,0],[73,28]],[[73,13],[73,28]],["pipeline_cpu"],["variable","mem_wb_reg_t"]],["mem_wb_reg",[[73,0],[73,40]],[[73,30],[73,40]],["pipeline_cpu"],["variable","mem_wb_reg_next"]],["rd_v",[[76,0],[76,17]],[[76,13],[76,17]],["pipeline_cpu"],["variable","logic"]],["br_en",[[78,0],[78,11]],[[78,6],[78,11]],["pipeline_cpu"],["variable","logic"]],["mispredict_pc",[[79,0],[79,26]],[[79,13],[79,26]],["pipeline_cpu"],["variable","logic"]],["monitor_valid",[[82,0],[82,19]],[[82,6],[82,19]],["pipeline_cpu"],["variable","logic"]],["monitor_order",[[83,0],[83,26]],[[83,13],[83,26]],["pipeline_cpu"],["variable","logic"]],["monitor_inst",[[84,0],[84,25]],[[84,13],[84,25]],["pipeline_cpu"],["variable","logic"]],["monitor_rs1_addr",[[85,0],[85,28]],[[85,12],[85,28]],["pipeline_cpu"],["variable","logic"]],["monitor_rs2_addr",[[86,0],[86,28]],[[86,12],[86,28]],["pipeline_cpu"],["variable","logic"]],["monitor_rs1_rdata",[[87,0],[87,30]],[[87,13],[87,30]],["pipeline_cpu"],["variable","logic"]],["monitor_rs2_rdata",[[88,0],[88,30]],[[88,13],[88,30]],["pipeline_cpu"],["variable","logic"]],["monitor_rd_addr",[[89,0],[89,27]],[[89,12],[89,27]],["pipeline_cpu"],["variable","logic"]],["monitor_rd_wdata",[[90,0],[90,29]],[[90,13],[90,29]],["pipeline_cpu"],["variable","logic"]],["monitor_pc_rdata",[[91,0],[91,29]],[[91,13],[91,29]],["pipeline_cpu"],["variable","logic"]],["monitor_pc_wdata",[[92,0],[92,29]],[[92,13],[92,29]],["pipeline_cpu"],["variable","logic"]],["monitor_mem_addr",[[93,0],[93,29]],[[93,13],[93,29]],["pipeline_cpu"],["variable","logic"]],["monitor_mem_rmask",[[94,0],[94,29]],[[94,12],[94,29]],["pipeline_cpu"],["variable","logic"]],["monitor_mem_wmask",[[95,0],[95,29]],[[95,12],[95,29]],["pipeline_cpu"],["variable","logic"]],["monitor_mem_rdata",[[96,0],[96,30]],[[96,13],[96,30]],["pipeline_cpu"],["variable","logic"]],["monitor_mem_wdata",[[97,0],[97,30]],[[97,13],[97,30]],["pipeline_cpu"],["variable","logic"]],["ld_forward_val",[[114,8],[146,27]],[[146,13],[146,27]],["pipeline_cpu"],["variable","logic"]],["if_stage_dec_1",[[160,8],[182,1]],[[162,9],[162,23]],["pipeline_cpu"],["instance","if_stage"]],["id_stage_dec_1",[[184,0],[199,1]],[[184,9],[184,23]],["pipeline_cpu"],["instance","id_stage"]],["ex_stage_dec_1",[[201,0],[222,1]],[[201,9],[201,23]],["pipeline_cpu"],["instance","ex_stage"]],["mem_stage_dec_1",[[224,0],[248,1]],[[224,10],[224,25]],["pipeline_cpu"],["instance","mem_stage"]],["wb_stage_dec_1",[[250,0],[254,1]],[[250,9],[250,23]],["pipeline_cpu"],["instance","wb_stage"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/pipeline_pc_reg.sv",[[[[[["pipeline_pc_reg",[[0,0],[11,2]],[[0,7],[0,22]],[],["module"]],[51,9]],[[["clk",[[1,4],[1,31]],[[1,28],[1,31]],["pipeline_pc_reg"],["port","logic"]],["rst",[[2,4],[2,31]],[[2,28],[2,31]],["pipeline_pc_reg"],["port","logic"]],["pc",[[4,4],[4,30]],[[4,28],[4,30]],["pipeline_pc_reg"],["port","logic"]],["pc_prev",[[5,4],[5,35]],[[5,28],[5,35]],["pipeline_pc_reg"],["port","logic"]],["mispredict_br_en",[[7,4],[7,44]],[[7,28],[7,44]],["pipeline_pc_reg"],["port","logic"]],["mispredict_pc",[[8,4],[8,41]],[[8,28],[8,41]],["pipeline_pc_reg"],["port","logic"]],["stall",[[10,4],[10,33]],[[10,28],[10,33]],["pipeline_pc_reg"],["port","logic"]],["pc_next",[[13,0],[13,20]],[[13,13],[13,20]],["pipeline_pc_reg"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/pipeline_regfile.sv",[[[[[["pipeline_regfile",[[0,0],[8,2]],[[0,7],[0,23]],[],["module"]],[28,27]],[[["clk",[[2,4],[2,31]],[[2,28],[2,31]],["pipeline_regfile"],["port","logic"]],["rst",[[3,4],[3,31]],[[3,28],[3,31]],["pipeline_regfile"],["port","logic"]],["regf_we",[[4,4],[4,35]],[[4,28],[4,35]],["pipeline_regfile"],["port","logic"]],["rd_v",[[5,4],[5,32]],[[5,28],[5,32]],["pipeline_regfile"],["port","logic"]],["rs1_s",[[6,4],[6,33]],[[6,28],[6,33]],["pipeline_regfile"],["port","logic"]],["rs2_s",[[6,35],[6,40]],[[6,35],[6,40]],["pipeline_regfile"],["port","rs1_s"]],["rd_s",[[6,42],[6,46]],[[6,42],[6,46]],["pipeline_regfile"],["port","rs2_s"]],["rs1_v",[[7,4],[7,33]],[[7,28],[7,33]],["pipeline_regfile"],["port","logic"]],["rs2_v",[[7,35],[7,40]],[[7,35],[7,40]],["pipeline_regfile"],["port","rs1_v"]],["data",[[10,4],[10,29]],[[10,20],[10,24]],["pipeline_regfile"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/Pipelined_Core/wb_stage.sv",[[[[[["wb_stage",[[0,0],[5,2]],[[0,7],[0,15]],[],["module"]],[19,8]],[[["mem_wb_reg",[[3,4],[3,42]],[[3,32],[3,42]],["wb_stage"],["port","mem_wb_reg_t"]],["rd_v",[[4,4],[4,36]],[[4,32],[4,36]],["wb_stage"],["port","logic"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/snoopbus_d_cache.sv",[[[[[["snoopbus_d_cache",[[0,0],[66,2]],[[0,7],[0,23]],[],["module"]],[570,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["snoopbus_d_cache"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["snoopbus_d_cache"],["port","logic"]],["flush",[[5,4],[5,33]],[[5,28],[5,33]],["snoopbus_d_cache"],["port","logic"]],["ufp_addr",[[8,4],[8,36]],[[8,28],[8,36]],["snoopbus_d_cache"],["port","logic"]],["ufp_rmask",[[9,4],[9,37]],[[9,28],[9,37]],["snoopbus_d_cache"],["port","logic"]],["ufp_wmask",[[10,4],[10,37]],[[10,28],[10,37]],["snoopbus_d_cache"],["port","logic"]],["ufp_rdata",[[11,4],[11,37]],[[11,28],[11,37]],["snoopbus_d_cache"],["port","logic"]],["ufp_wdata",[[12,4],[12,37]],[[12,28],[12,37]],["snoopbus_d_cache"],["port","logic"]],["ufp_resp",[[13,4],[13,36]],[[13,28],[13,36]],["snoopbus_d_cache"],["port","logic"]],["dfp_addr",[[16,4],[16,36]],[[16,28],[16,36]],["snoopbus_d_cache"],["port","logic"]],["dfp_read",[[17,4],[17,36]],[[17,28],[17,36]],["snoopbus_d_cache"],["port","logic"]],["dfp_write",[[18,4],[18,37]],[[18,28],[18,37]],["snoopbus_d_cache"],["port","logic"]],["dfp_rdata",[[19,4],[19,37]],[[19,28],[19,37]],["snoopbus_d_cache"],["port","logic"]],["dfp_wdata",[[20,4],[20,37]],[[20,28],[20,37]],["snoopbus_d_cache"],["port","logic"]],["dfp_resp",[[21,4],[21,36]],[[21,28],[21,36]],["snoopbus_d_cache"],["port","logic"]],["bus_incomming_command_address",[[25,4],[25,58]],[[25,29],[25,58]],["snoopbus_d_cache"],["port","logic"]],["bus_incomming_command_command",[[26,4],[26,58]],[[26,29],[26,58]],["snoopbus_d_cache"],["port","logic"]],["bus_command_address",[[30,4],[30,47]],[[30,28],[30,47]],["snoopbus_d_cache"],["port","logic"]],["bus_command_command",[[31,4],[31,47]],[[31,28],[31,47]],["snoopbus_d_cache"],["port","logic"]],["bus_command_data",[[32,4],[32,44]],[[32,28],[32,44]],["snoopbus_d_cache"],["port","logic"]],["snoop_bus_query",[[34,4],[34,43]],[[34,28],[34,43]],["snoopbus_d_cache"],["port","logic"]],["bus_resp_addr",[[38,4],[38,41]],[[38,28],[38,41]],["snoopbus_d_cache"],["port","logic"]],["bus_resp_command",[[39,4],[39,44]],[[39,28],[39,44]],["snoopbus_d_cache"],["port","logic"]],["bus_resp_data",[[40,4],[40,41]],[[40,28],[40,41]],["snoopbus_d_cache"],["port","logic"]],["bus_data_out",[[42,4],[42,40]],[[42,28],[42,40]],["snoopbus_d_cache"],["port","logic"]],["bus_cache_hit",[[44,4],[44,41]],[[44,28],[44,41]],["snoopbus_d_cache"],["port","logic"]],["amo",[[47,4],[47,31]],[[47,28],[47,31]],["snoopbus_d_cache"],["port","logic"]],["bus_ready",[[51,4],[51,37]],[[51,28],[51,37]],["snoopbus_d_cache"],["port","logic"]],["bus_resp",[[52,4],[52,36]],[[52,28],[52,36]],["snoopbus_d_cache"],["port","logic"]],["in_writeBack",[[54,4],[54,40]],[[54,28],[54,40]],["snoopbus_d_cache"],["port","logic"]],["in_compare",[[55,4],[55,38]],[[55,28],[55,38]],["snoopbus_d_cache"],["port","logic"]],["in_idle",[[56,4],[56,35]],[[56,28],[56,35]],["snoopbus_d_cache"],["port","logic"]],["flush_latch",[[59,4],[59,39]],[[59,28],[59,39]],["snoopbus_d_cache"],["port","logic"]],["this_address_locked_by_others",[[61,4],[61,57]],[[61,28],[61,57]],["snoopbus_d_cache"],["port","logic"]],["this_address_locked_by_you",[[62,4],[62,54]],[[62,28],[62,54]],["snoopbus_d_cache"],["port","logic"]],["unlock",[[64,4],[64,34]],[[64,28],[64,34]],["snoopbus_d_cache"],["port","logic"]],["d_write_en",[[70,0],[70,28]],[[70,14],[70,24]],["snoopbus_d_cache"],["variable","logic"]],["data_in",[[71,0],[71,28]],[[71,14],[71,21]],["snoopbus_d_cache"],["variable","logic"]],["data_out",[[72,0],[72,28]],[[72,14],[72,22]],["snoopbus_d_cache"],["variable","logic"]],["cache_wmask",[[73,0],[73,25]],[[73,14],[73,25]],["snoopbus_d_cache"],["variable","logic"]],["d_write_en1",[[75,0],[75,30]],[[75,14],[75,25]],["snoopbus_d_cache"],["variable","logic"]],["data_in1",[[76,0],[76,30]],[[76,14],[76,22]],["snoopbus_d_cache"],["variable","logic"]],["data_out1",[[77,0],[77,30]],[[77,14],[77,23]],["snoopbus_d_cache"],["variable","logic"]],["cache_wmask1",[[78,0],[78,26]],[[78,14],[78,26]],["snoopbus_d_cache"],["variable","logic"]],["t_write_en",[[81,0],[81,28]],[[81,14],[81,24]],["snoopbus_d_cache"],["variable","logic"]],["tag_in",[[82,0],[82,28]],[[82,14],[82,20]],["snoopbus_d_cache"],["variable","logic"]],["tag_out",[[83,0],[83,28]],[[83,14],[83,21]],["snoopbus_d_cache"],["variable","logic"]],["t_write_en1",[[85,0],[85,29]],[[85,14],[85,25]],["snoopbus_d_cache"],["variable","logic"]],["tag_in1",[[86,0],[86,29]],[[86,14],[86,21]],["snoopbus_d_cache"],["variable","logic"]],["tag_out1",[[87,0],[87,29]],[[87,14],[87,22]],["snoopbus_d_cache"],["variable","logic"]],["v_write_en",[[90,0],[90,28]],[[90,14],[90,24]],["snoopbus_d_cache"],["variable","logic"]],["v_write_en1",[[91,0],[91,29]],[[91,14],[91,25]],["snoopbus_d_cache"],["variable","logic"]],["valid_in",[[92,0],[92,28]],[[92,14],[92,22]],["snoopbus_d_cache"],["variable","logic"]],["valid_out",[[93,0],[93,28]],[[93,14],[93,23]],["snoopbus_d_cache"],["variable","logic"]],["valid_out1",[[95,0],[95,29]],[[95,14],[95,24]],["snoopbus_d_cache"],["variable","logic"]],["load_lru",[[99,0],[99,22]],[[99,14],[99,22]],["snoopbus_d_cache"],["variable","logic"]],["lru_in",[[100,0],[100,20]],[[100,14],[100,20]],["snoopbus_d_cache"],["variable","logic"]],["lru_out",[[100,0],[100,29]],[[100,22],[100,29]],["snoopbus_d_cache"],["variable","lru_in"]],["PLRU_way",[[101,0],[101,22]],[[101,14],[101,22]],["snoopbus_d_cache"],["variable","logic"]],["way_index",[[103,0],[103,21]],[[103,12],[103,21]],["snoopbus_d_cache"],["variable","logic"]],["idle",[[107,4],[107,8]],[[107,4],[107,8]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["compare",[[108,4],[108,11]],[[108,4],[108,11]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["write_back",[[109,4],[109,14]],[[109,4],[109,14]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["allocate",[[110,4],[110,12]],[[110,4],[110,12]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["stall",[[111,4],[111,9]],[[111,4],[111,9]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["acquire_bus_write",[[112,4],[112,21]],[[112,4],[112,21]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["broadcast_write",[[113,4],[113,19]],[[113,4],[113,19]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["acquire_bus_read",[[114,4],[114,20]],[[114,4],[114,20]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["bus_read",[[115,4],[115,12]],[[115,4],[115,12]],["snoopbus_d_cache"],["enum_member","#AnonymousEnum7"]],["state",[[106,0],[116,7]],[[116,2],[116,7]],["snoopbus_d_cache"],["variable","#AnonymousEnum7"]],["next_state",[[106,0],[116,19]],[[116,9],[116,19]],["snoopbus_d_cache"],["variable","#AnonymousEnum7"]],["cache_hit",[[122,0],[122,15]],[[122,6],[122,15]],["snoopbus_d_cache"],["variable","logic"]],["way_hit",[[123,0],[123,19]],[[123,12],[123,19]],["snoopbus_d_cache"],["variable","logic"]],["lol0",[[204,0],[204,16]],[[204,12],[204,16]],["snoopbus_d_cache"],["variable","logic"]],["lol1",[[205,0],[205,16]],[[205,12],[205,16]],["snoopbus_d_cache"],["variable","logic"]],["lol2",[[206,0],[206,16]],[[206,12],[206,16]],["snoopbus_d_cache"],["variable","logic"]],["lol3",[[207,0],[207,16]],[[207,12],[207,16]],["snoopbus_d_cache"],["variable","logic"]],["tag",[[215,0],[215,16]],[[215,13],[215,16]],["snoopbus_d_cache"],["variable","logic"]],["set_index",[[216,0],[216,22]],[[216,13],[216,22]],["snoopbus_d_cache"],["variable","logic"]],["offset",[[217,0],[217,19]],[[217,13],[217,19]],["snoopbus_d_cache"],["variable","logic"]],["w_maskEXT",[[219,0],[219,22]],[[219,13],[219,22]],["snoopbus_d_cache"],["variable","logic"]],["r_maskEXT",[[219,0],[219,33]],[[219,24],[219,33]],["snoopbus_d_cache"],["variable","w_maskEXT"]],["mask_ufp_resp",[[221,0],[221,19]],[[221,6],[221,19]],["snoopbus_d_cache"],["variable","logic"]],["bus_way_hit",[[437,0],[437,23]],[[437,12],[437,23]],["snoopbus_d_cache"],["variable","logic"]],["bus_way_index",[[438,0],[438,25]],[[438,12],[438,25]],["snoopbus_d_cache"],["variable","logic"]],["data_array",[[512,4],[528,5]],[[512,24],[512,34]],["snoopbus_d_cache"],["instance","mp_cache_data_array"]],["tag_array",[[529,4],[543,5]],[[529,23],[529,32]],["snoopbus_d_cache"],["instance","mp_cache_tag_array"]],["valid_array",[[544,4],[556,5]],[[544,27],[544,38]],["snoopbus_d_cache"],["instance","ff_array1"]],["lru_array",[[559,0],[567,5]],[[559,22],[559,31]],["snoopbus_d_cache"],["instance","ff_array"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hdl/snoopbus.sv",[[[[[["snoopbus",[[0,0],[66,2]],[[0,7],[0,15]],[],["module"]],[180,8]],[[["clk",[[3,4],[3,31]],[[3,28],[3,31]],["snoopbus"],["port","logic"]],["rst",[[4,4],[4,31]],[[4,28],[4,31]],["snoopbus"],["port","logic"]],["ooo_d_addr",[[37,4],[37,38]],[[37,28],[37,38]],["snoopbus"],["port","logic"]],["ooo_d_command",[[38,4],[38,41]],[[38,28],[38,41]],["snoopbus"],["port","logic"]],["ooo_d_data",[[39,4],[39,38]],[[39,28],[39,38]],["snoopbus"],["port","logic"]],["ooo_d_bus_query",[[41,4],[41,43]],[[41,28],[41,43]],["snoopbus"],["port","logic"]],["ooo_d_bus_data",[[43,4],[43,42]],[[43,28],[43,42]],["snoopbus"],["port","logic"]],["ppl_d_addr",[[45,4],[45,38]],[[45,28],[45,38]],["snoopbus"],["port","logic"]],["ppl_d_command",[[46,4],[46,41]],[[46,28],[46,41]],["snoopbus"],["port","logic"]],["ppl_d_data",[[47,4],[47,38]],[[47,28],[47,38]],["snoopbus"],["port","logic"]],["ppl_d_bus_query",[[49,4],[49,43]],[[49,28],[49,43]],["snoopbus"],["port","logic"]],["ppl_d_bus_data",[[51,4],[51,42]],[[51,28],[51,42]],["snoopbus"],["port","logic"]],["bus_command_address",[[53,4],[53,47]],[[53,28],[53,47]],["snoopbus"],["port","logic"]],["bus_command_command",[[54,4],[54,47]],[[54,28],[54,47]],["snoopbus"],["port","logic"]],["bus_command_data",[[55,4],[55,44]],[[55,28],[55,44]],["snoopbus"],["port","logic"]],["bus_resp_address",[[57,4],[57,44]],[[57,28],[57,44]],["snoopbus"],["port","logic"]],["bus_resp_command",[[58,4],[58,44]],[[58,28],[58,44]],["snoopbus"],["port","logic"]],["bus_resp_data",[[59,4],[59,41]],[[59,28],[59,41]],["snoopbus"],["port","logic"]],["ppl_cache_hit",[[61,4],[61,41]],[[61,28],[61,41]],["snoopbus"],["port","logic"]],["ooo_cache_hit",[[62,4],[62,41]],[[62,28],[62,41]],["snoopbus"],["port","logic"]],["bus_ready",[[64,4],[64,37]],[[64,28],[64,37]],["snoopbus"],["port","logic"]],["bus_resp",[[65,4],[65,36]],[[65,28],[65,36]],["snoopbus"],["port","logic"]],["bus_free",[[69,4],[69,12]],[[69,4],[69,12]],["snoopbus"],["enum_member","#AnonymousEnum8"]],["bus_serving_ooo_d",[[70,4],[70,21]],[[70,4],[70,21]],["snoopbus"],["enum_member","#AnonymousEnum8"]],["bus_serving_ooo_d_response",[[71,4],[71,30]],[[71,4],[71,30]],["snoopbus"],["enum_member","#AnonymousEnum8"]],["bus_serving_ppl_d",[[72,4],[72,21]],[[72,4],[72,21]],["snoopbus"],["enum_member","#AnonymousEnum8"]],["bus_serving_ppl_d_response",[[73,4],[73,30]],[[73,4],[73,30]],["snoopbus"],["enum_member","#AnonymousEnum8"]],["state",[[68,0],[74,7]],[[74,2],[74,7]],["snoopbus"],["variable","#AnonymousEnum8"]],["bus_next_state",[[68,0],[74,23]],[[74,9],[74,23]],["snoopbus"],["variable","#AnonymousEnum8"]]],[["rv32i_types",["*"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/banked_mem_itf.sv",[[[[[["banked_mem_itf",[[0,0],[3,2]],[[0,10],[0,24]],[],["interface"]],[66,12]],[[["clk",[[1,4],[1,27]],[[1,24],[1,27]],["banked_mem_itf"],["port","bit"]],["rst",[[2,4],[2,27]],[[2,24],[2,27]],["banked_mem_itf"],["port","bit"]],["addr",[[5,4],[5,28]],[[5,24],[5,28]],["banked_mem_itf"],["variable","logic"]],["read",[[6,4],[6,28]],[[6,24],[6,28]],["banked_mem_itf"],["variable","logic"]],["write",[[7,4],[7,29]],[[7,24],[7,29]],["banked_mem_itf"],["variable","logic"]],["wdata",[[8,4],[8,29]],[[8,24],[8,29]],["banked_mem_itf"],["variable","logic"]],["ready",[[9,4],[9,29]],[[9,24],[9,29]],["banked_mem_itf"],["variable","logic"]],["raddr",[[11,4],[11,29]],[[11,24],[11,29]],["banked_mem_itf"],["variable","logic"]],["rdata",[[12,4],[12,29]],[[12,24],[12,29]],["banked_mem_itf"],["variable","logic"]],["rvalid",[[13,4],[13,30]],[[13,24],[13,30]],["banked_mem_itf"],["variable","logic"]],["error",[[15,4],[15,36]],[[15,24],[15,29]],["banked_mem_itf"],["variable","bit"]]],[],[[[["dut",[[17,12],[30,5]],[[17,12],[17,15]],["banked_mem_itf"],["modport"]],[30,4]],[[["clk",[[18,8],[18,27]],[[18,24],[18,27]],["banked_mem_itf","dut"],["port","input"]],["rst",[[19,8],[19,27]],[[19,24],[19,27]],["banked_mem_itf","dut"],["port","input"]],["addr",[[21,8],[21,28]],[[21,24],[21,28]],["banked_mem_itf","dut"],["port","output"]],["read",[[22,8],[22,28]],[[22,24],[22,28]],["banked_mem_itf","dut"],["port","output"]],["write",[[23,8],[23,29]],[[23,24],[23,29]],["banked_mem_itf","dut"],["port","output"]],["wdata",[[24,8],[24,29]],[[24,24],[24,29]],["banked_mem_itf","dut"],["port","output"]],["ready",[[25,8],[25,29]],[[25,24],[25,29]],["banked_mem_itf","dut"],["port","input"]],["raddr",[[27,8],[27,29]],[[27,24],[27,29]],["banked_mem_itf","dut"],["port","input"]],["rdata",[[28,8],[28,29]],[[28,24],[28,29]],["banked_mem_itf","dut"],["port","input"]],["rvalid",[[29,8],[29,30]],[[29,24],[29,30]],["banked_mem_itf","dut"],["port","input"]]]]],[[["mem",[[32,12],[47,5]],[[32,12],[32,15]],["banked_mem_itf"],["modport"]],[47,4]],[[["clk",[[33,8],[33,27]],[[33,24],[33,27]],["banked_mem_itf","mem"],["port","input"]],["rst",[[34,8],[34,27]],[[34,24],[34,27]],["banked_mem_itf","mem"],["port","input"]],["addr",[[36,8],[36,28]],[[36,24],[36,28]],["banked_mem_itf","mem"],["port","input"]],["read",[[37,8],[37,28]],[[37,24],[37,28]],["banked_mem_itf","mem"],["port","input"]],["write",[[38,8],[38,29]],[[38,24],[38,29]],["banked_mem_itf","mem"],["port","input"]],["wdata",[[39,8],[39,29]],[[39,24],[39,29]],["banked_mem_itf","mem"],["port","input"]],["ready",[[40,8],[40,29]],[[40,24],[40,29]],["banked_mem_itf","mem"],["port","output"]],["rdata",[[42,8],[42,29]],[[42,24],[42,29]],["banked_mem_itf","mem"],["port","output"]],["raddr",[[43,8],[43,29]],[[43,24],[43,29]],["banked_mem_itf","mem"],["port","output"]],["rvalid",[[44,8],[44,30]],[[44,24],[44,30]],["banked_mem_itf","mem"],["port","output"]],["error",[[46,8],[46,29]],[[46,24],[46,29]],["banked_mem_itf","mem"],["port","output"]]]]],[[["mon",[[49,12],[64,5]],[[49,12],[49,15]],["banked_mem_itf"],["modport"]],[64,4]],[[["clk",[[50,8],[50,27]],[[50,24],[50,27]],["banked_mem_itf","mon"],["port","input"]],["rst",[[51,8],[51,27]],[[51,24],[51,27]],["banked_mem_itf","mon"],["port","input"]],["addr",[[53,8],[53,28]],[[53,24],[53,28]],["banked_mem_itf","mon"],["port","input"]],["read",[[54,8],[54,28]],[[54,24],[54,28]],["banked_mem_itf","mon"],["port","input"]],["write",[[55,8],[55,29]],[[55,24],[55,29]],["banked_mem_itf","mon"],["port","input"]],["wdata",[[56,8],[56,29]],[[56,24],[56,29]],["banked_mem_itf","mon"],["port","input"]],["ready",[[57,8],[57,29]],[[57,24],[57,29]],["banked_mem_itf","mon"],["port","input"]],["rdata",[[59,8],[59,29]],[[59,24],[59,29]],["banked_mem_itf","mon"],["port","input"]],["raddr",[[60,8],[60,29]],[[60,24],[60,29]],["banked_mem_itf","mon"],["port","input"]],["rvalid",[[61,8],[61,30]],[[61,24],[61,30]],["banked_mem_itf","mon"],["port","input"]],["error",[[63,8],[63,29]],[[63,24],[63,29]],["banked_mem_itf","mon"],["port","input"]]]]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/banked_memory.sv",[[],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/magic_dual_port.sv",[[[[[["magic_dual_port",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[111,8]],[[["MEMFILE",[[1,4],[1,38]],[[1,14],[1,21]],["magic_dual_port"],["parameter-port","parameter"]],["itf_i",[[3,4],[3,21]],[[3,16],[3,21]],["magic_dual_port"],["port","mem_itf.mem"]],["itf_d",[[4,4],[4,21]],[[4,16],[4,21]],["magic_dual_port"],["port","mem_itf.mem"]],["internal_memory_array",[[7,4],[7,53]],[[7,17],[7,38]],["magic_dual_port"],["variable","logic"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/mem_itf.sv",[[[[[["mem_itf",[[0,0],[3,2]],[[0,10],[0,17]],[],["interface"]],[49,12]],[[["clk",[[1,4],[1,27]],[[1,24],[1,27]],["mem_itf"],["port","bit"]],["rst",[[2,4],[2,27]],[[2,24],[2,27]],["mem_itf"],["port","bit"]],["addr",[[5,4],[5,28]],[[5,24],[5,28]],["mem_itf"],["variable","logic"]],["rmask",[[6,4],[6,29]],[[6,24],[6,29]],["mem_itf"],["variable","logic"]],["wmask",[[7,4],[7,29]],[[7,24],[7,29]],["mem_itf"],["variable","logic"]],["rdata",[[8,4],[8,29]],[[8,24],[8,29]],["mem_itf"],["variable","logic"]],["wdata",[[9,4],[9,29]],[[9,24],[9,29]],["mem_itf"],["variable","logic"]],["resp",[[10,4],[10,28]],[[10,24],[10,28]],["mem_itf"],["variable","logic"]],["error",[[12,4],[12,36]],[[12,24],[12,29]],["mem_itf"],["variable","bit"]]],[],[[[["dut",[[14,12],[23,5]],[[14,12],[14,15]],["mem_itf"],["modport"]],[23,4]],[[["clk",[[15,8],[15,27]],[[15,24],[15,27]],["mem_itf","dut"],["port","input"]],["rst",[[16,8],[16,27]],[[16,24],[16,27]],["mem_itf","dut"],["port","input"]],["addr",[[17,8],[17,28]],[[17,24],[17,28]],["mem_itf","dut"],["port","output"]],["rmask",[[18,8],[18,29]],[[18,24],[18,29]],["mem_itf","dut"],["port","output"]],["wmask",[[19,8],[19,29]],[[19,24],[19,29]],["mem_itf","dut"],["port","output"]],["rdata",[[20,8],[20,29]],[[20,24],[20,29]],["mem_itf","dut"],["port","input"]],["wdata",[[21,8],[21,29]],[[21,24],[21,29]],["mem_itf","dut"],["port","output"]],["resp",[[22,8],[22,28]],[[22,24],[22,28]],["mem_itf","dut"],["port","input"]]]]],[[["mem",[[25,12],[35,5]],[[25,12],[25,15]],["mem_itf"],["modport"]],[35,4]],[[["clk",[[26,8],[26,27]],[[26,24],[26,27]],["mem_itf","mem"],["port","input"]],["rst",[[27,8],[27,27]],[[27,24],[27,27]],["mem_itf","mem"],["port","input"]],["addr",[[28,8],[28,28]],[[28,24],[28,28]],["mem_itf","mem"],["port","input"]],["rmask",[[29,8],[29,29]],[[29,24],[29,29]],["mem_itf","mem"],["port","input"]],["wmask",[[30,8],[30,29]],[[30,24],[30,29]],["mem_itf","mem"],["port","input"]],["rdata",[[31,8],[31,29]],[[31,24],[31,29]],["mem_itf","mem"],["port","output"]],["wdata",[[32,8],[32,29]],[[32,24],[32,29]],["mem_itf","mem"],["port","input"]],["resp",[[33,8],[33,28]],[[33,24],[33,28]],["mem_itf","mem"],["port","output"]],["error",[[34,8],[34,29]],[[34,24],[34,29]],["mem_itf","mem"],["port","output"]]]]],[[["mon",[[37,12],[47,5]],[[37,12],[37,15]],["mem_itf"],["modport"]],[47,4]],[[["clk",[[38,8],[38,27]],[[38,24],[38,27]],["mem_itf","mon"],["port","input"]],["rst",[[39,8],[39,27]],[[39,24],[39,27]],["mem_itf","mon"],["port","input"]],["addr",[[40,8],[40,28]],[[40,24],[40,28]],["mem_itf","mon"],["port","input"]],["rmask",[[41,8],[41,29]],[[41,24],[41,29]],["mem_itf","mon"],["port","input"]],["wmask",[[42,8],[42,29]],[[42,24],[42,29]],["mem_itf","mon"],["port","input"]],["rdata",[[43,8],[43,29]],[[43,24],[43,29]],["mem_itf","mon"],["port","input"]],["wdata",[[44,8],[44,29]],[[44,24],[44,29]],["mem_itf","mon"],["port","input"]],["resp",[[45,8],[45,28]],[[45,24],[45,28]],["mem_itf","mon"],["port","input"]],["error",[[46,8],[46,29]],[[46,24],[46,29]],["mem_itf","mon"],["port","output"]]]]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/mon_itf.sv",[[[[[["mon_itf",[[0,0],[3,2]],[[0,10],[0,17]],[],["interface"]],[25,12]],[[["clk",[[1,4],[1,31]],[[1,28],[1,31]],["mon_itf"],["port","bit"]],["rst",[[2,4],[2,31]],[[2,28],[2,31]],["mon_itf"],["port","bit"]],["valid",[[5,12],[5,37]],[[5,28],[5,33]],["mon_itf"],["variable","logic"]],["order",[[6,12],[6,37]],[[6,28],[6,33]],["mon_itf"],["variable","logic"]],["inst",[[7,12],[7,36]],[[7,28],[7,32]],["mon_itf"],["variable","logic"]],["halt",[[8,12],[8,36]],[[8,28],[8,32]],["mon_itf"],["variable","logic"]],["rs1_addr",[[9,12],[9,40]],[[9,28],[9,36]],["mon_itf"],["variable","logic"]],["rs2_addr",[[10,12],[10,40]],[[10,28],[10,36]],["mon_itf"],["variable","logic"]],["rs1_rdata",[[11,12],[11,41]],[[11,28],[11,37]],["mon_itf"],["variable","logic"]],["rs2_rdata",[[12,12],[12,41]],[[12,28],[12,37]],["mon_itf"],["variable","logic"]],["rd_addr",[[13,12],[13,39]],[[13,28],[13,35]],["mon_itf"],["variable","logic"]],["rd_wdata",[[14,12],[14,40]],[[14,28],[14,36]],["mon_itf"],["variable","logic"]],["pc_rdata",[[15,12],[15,40]],[[15,28],[15,36]],["mon_itf"],["variable","logic"]],["pc_wdata",[[16,12],[16,40]],[[16,28],[16,36]],["mon_itf"],["variable","logic"]],["mem_addr",[[17,12],[17,40]],[[17,28],[17,36]],["mon_itf"],["variable","logic"]],["mem_rmask",[[18,12],[18,41]],[[18,28],[18,37]],["mon_itf"],["variable","logic"]],["mem_wmask",[[19,12],[19,41]],[[19,28],[19,37]],["mon_itf"],["variable","logic"]],["mem_rdata",[[20,12],[20,41]],[[20,28],[20,37]],["mon_itf"],["variable","logic"]],["mem_wdata",[[21,12],[21,41]],[[21,28],[21,37]],["mon_itf"],["variable","logic"]],["error",[[23,12],[23,40]],[[23,28],[23,33]],["mon_itf"],["variable","bit"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/monitor.sv",[[[[[["monitor",[[0,0],[2,2]],[[0,7],[0,14]],[],["module"]],[337,9]],[[["itf",[[1,4],[1,15]],[[1,12],[1,15]],["monitor"],["port","mon_itf"]],["rvfi_valid",[[4,4],[4,26]],[[4,16],[4,26]],["monitor"],["variable","logic"]],["rvfi_order",[[5,4],[5,28]],[[5,18],[5,28]],["monitor"],["variable","logic"]],["rvfi_insn",[[6,4],[6,27]],[[6,18],[6,27]],["monitor"],["variable","logic"]],["rvfi_trap",[[7,4],[7,25]],[[7,16],[7,25]],["monitor"],["variable","logic"]],["rvfi_halt",[[8,4],[8,25]],[[8,16],[8,25]],["monitor"],["variable","logic"]],["rvfi_intr",[[9,4],[9,25]],[[9,16],[9,25]],["monitor"],["variable","logic"]],["rvfi_mode",[[10,4],[10,26]],[[10,17],[10,26]],["monitor"],["variable","logic"]],["rvfi_rs1_addr",[[11,4],[11,30]],[[11,17],[11,30]],["monitor"],["variable","logic"]],["rvfi_rs2_addr",[[12,4],[12,30]],[[12,17],[12,30]],["monitor"],["variable","logic"]],["rvfi_rs1_rdata",[[13,4],[13,32]],[[13,18],[13,32]],["monitor"],["variable","logic"]],["rvfi_rs2_rdata",[[14,4],[14,32]],[[14,18],[14,32]],["monitor"],["variable","logic"]],["rvfi_rd_addr",[[15,4],[15,29]],[[15,17],[15,29]],["monitor"],["variable","logic"]],["rvfi_rd_wdata",[[16,4],[16,31]],[[16,18],[16,31]],["monitor"],["variable","logic"]],["rvfi_pc_rdata",[[17,4],[17,31]],[[17,18],[17,31]],["monitor"],["variable","logic"]],["rvfi_pc_wdata",[[18,4],[18,31]],[[18,18],[18,31]],["monitor"],["variable","logic"]],["rvfi_mem_addr",[[19,4],[19,31]],[[19,18],[19,31]],["monitor"],["variable","logic"]],["rvfi_mem_rmask",[[20,4],[20,31]],[[20,17],[20,31]],["monitor"],["variable","logic"]],["rvfi_mem_wmask",[[21,4],[21,31]],[[21,17],[21,31]],["monitor"],["variable","logic"]],["rvfi_mem_rdata",[[22,4],[22,32]],[[22,18],[22,32]],["monitor"],["variable","logic"]],["rvfi_mem_wdata",[[23,4],[23,32]],[[23,18],[23,32]],["monitor"],["variable","logic"]],["rvfi_mem_extamo",[[24,4],[24,31]],[[24,16],[24,31]],["monitor"],["variable","logic"]],["errcode",[[26,4],[26,24]],[[26,17],[26,24]],["monitor"],["variable","logic"]],["time_fd",[[175,4],[175,15]],[[175,8],[175,15]],["monitor"],["variable","int"]],["inst_count",[[178,4],[178,36]],[[178,12],[178,22]],["monitor"],["variable","longint"]],["cycle_count",[[179,4],[179,37]],[[179,12],[179,23]],["monitor"],["variable","longint"]],["start_time",[[180,4],[180,36]],[[180,12],[180,22]],["monitor"],["variable","longint"]],["total_time",[[181,4],[181,36]],[[181,12],[181,22]],["monitor"],["variable","longint"]],["done_print_ipc",[[182,4],[182,29]],[[182,8],[182,22]],["monitor"],["variable","bit"]],["ipc",[[183,4],[183,23]],[[183,9],[183,12]],["monitor"],["variable","real"]],["power_start_time",[[184,4],[184,42]],[[184,12],[184,28]],["monitor"],["variable","longint"]],["done_print_power",[[185,4],[185,31]],[[185,8],[185,24]],["monitor"],["variable","bit"]],["ooo_monitor",[[242,4],[267,5]],[[242,33],[242,44]],["monitor"],["instance","riscv_formal_monitor_rv32imc"]],["spike_fd",[[269,4],[269,16]],[[269,8],[269,16]],["monitor"],["variable","int"]]],[],[[[["is_halt",[[156,4],[156,69]],[[156,17],[156,24]],["monitor"],["function"]],[158,14]],[[["pc_rdata",[[156,25],[156,52]],[[156,44],[156,52]],["monitor","is_halt"],["port","logic"]],["pc_wdata",[[156,54],[156,62]],[[156,54],[156,62]],["monitor","is_halt"],["port","pc_rdata"]],["inst",[[156,64],[156,68]],[[156,64],[156,68]],["monitor","is_halt"],["port","pc_wdata"]]]]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/monitor1.sv",[[[[[["monitor1",[[0,0],[2,2]],[[0,7],[0,15]],[],["module"]],[337,9]],[[["itf",[[1,4],[1,15]],[[1,12],[1,15]],["monitor1"],["port","mon_itf"]],["rvfi_valid",[[4,4],[4,26]],[[4,16],[4,26]],["monitor1"],["variable","logic"]],["rvfi_order",[[5,4],[5,28]],[[5,18],[5,28]],["monitor1"],["variable","logic"]],["rvfi_insn",[[6,4],[6,27]],[[6,18],[6,27]],["monitor1"],["variable","logic"]],["rvfi_trap",[[7,4],[7,25]],[[7,16],[7,25]],["monitor1"],["variable","logic"]],["rvfi_halt",[[8,4],[8,25]],[[8,16],[8,25]],["monitor1"],["variable","logic"]],["rvfi_intr",[[9,4],[9,25]],[[9,16],[9,25]],["monitor1"],["variable","logic"]],["rvfi_mode",[[10,4],[10,26]],[[10,17],[10,26]],["monitor1"],["variable","logic"]],["rvfi_rs1_addr",[[11,4],[11,30]],[[11,17],[11,30]],["monitor1"],["variable","logic"]],["rvfi_rs2_addr",[[12,4],[12,30]],[[12,17],[12,30]],["monitor1"],["variable","logic"]],["rvfi_rs1_rdata",[[13,4],[13,32]],[[13,18],[13,32]],["monitor1"],["variable","logic"]],["rvfi_rs2_rdata",[[14,4],[14,32]],[[14,18],[14,32]],["monitor1"],["variable","logic"]],["rvfi_rd_addr",[[15,4],[15,29]],[[15,17],[15,29]],["monitor1"],["variable","logic"]],["rvfi_rd_wdata",[[16,4],[16,31]],[[16,18],[16,31]],["monitor1"],["variable","logic"]],["rvfi_pc_rdata",[[17,4],[17,31]],[[17,18],[17,31]],["monitor1"],["variable","logic"]],["rvfi_pc_wdata",[[18,4],[18,31]],[[18,18],[18,31]],["monitor1"],["variable","logic"]],["rvfi_mem_addr",[[19,4],[19,31]],[[19,18],[19,31]],["monitor1"],["variable","logic"]],["rvfi_mem_rmask",[[20,4],[20,31]],[[20,17],[20,31]],["monitor1"],["variable","logic"]],["rvfi_mem_wmask",[[21,4],[21,31]],[[21,17],[21,31]],["monitor1"],["variable","logic"]],["rvfi_mem_rdata",[[22,4],[22,32]],[[22,18],[22,32]],["monitor1"],["variable","logic"]],["rvfi_mem_wdata",[[23,4],[23,32]],[[23,18],[23,32]],["monitor1"],["variable","logic"]],["rvfi_mem_extamo",[[24,4],[24,31]],[[24,16],[24,31]],["monitor1"],["variable","logic"]],["errcode",[[26,4],[26,24]],[[26,17],[26,24]],["monitor1"],["variable","logic"]],["time_fd",[[175,4],[175,15]],[[175,8],[175,15]],["monitor1"],["variable","int"]],["inst_count",[[178,4],[178,36]],[[178,12],[178,22]],["monitor1"],["variable","longint"]],["cycle_count",[[179,4],[179,37]],[[179,12],[179,23]],["monitor1"],["variable","longint"]],["start_time",[[180,4],[180,36]],[[180,12],[180,22]],["monitor1"],["variable","longint"]],["total_time",[[181,4],[181,36]],[[181,12],[181,22]],["monitor1"],["variable","longint"]],["done_print_ipc",[[182,4],[182,29]],[[182,8],[182,22]],["monitor1"],["variable","bit"]],["ipc",[[183,4],[183,23]],[[183,9],[183,12]],["monitor1"],["variable","real"]],["power_start_time",[[184,4],[184,42]],[[184,12],[184,28]],["monitor1"],["variable","longint"]],["done_print_power",[[185,4],[185,31]],[[185,8],[185,24]],["monitor1"],["variable","bit"]],["ooo_monitor",[[242,4],[267,5]],[[242,33],[242,44]],["monitor1"],["instance","riscv_formal_monitor_rv32imc"]],["spike_fd",[[269,4],[269,16]],[[269,8],[269,16]],["monitor1"],["variable","int"]]],[],[[[["is_halt",[[156,4],[156,69]],[[156,17],[156,24]],["monitor1"],["function"]],[158,14]],[[["pc_rdata",[[156,25],[156,52]],[[156,44],[156,52]],["monitor1","is_halt"],["port","logic"]],["pc_wdata",[[156,54],[156,62]],[[156,54],[156,62]],["monitor1","is_halt"],["port","pc_rdata"]],["inst",[[156,64],[156,68]],[[156,64],[156,68]],["monitor1","is_halt"],["port","pc_wdata"]]]]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/random_tb.sv",[[[[[["random_tb",[[13,0],[21,2]],[[13,7],[13,16]],[],["module"]],[111,20]],[[["itf_i",[[18,2],[18,19]],[[18,14],[18,19]],["random_tb"],["port","mem_itf.mem"]],["itf_d",[[19,2],[19,19]],[[19,14],[19,19]],["random_tb"],["port","mem_itf.mem"]],["gen",[[25,2],[25,22]],[[25,11],[25,14]],["random_tb"],["instance","RandInst"]]],[["rv32i_types_1",["*"]]],[[[["nop",[[27,2],[27,12]],[[27,7],[27,10]],["random_tb"],["task"]],[31,8]],[]],[[["init_register_state",[[34,2],[34,28]],[[34,7],[34,26]],["random_tb"],["task"]],[51,8]],[]],[[["run_random_instrs",[[55,2],[55,26]],[[55,7],[55,24]],["random_tb"],["task"]],[92,8]],[]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/top_tb.sv",[[],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/ventilator/ventilator_monitor.sv",[[[[[["ventilator_monitor",[[0,0],[2,2]],[[0,7],[0,25]],[],["module"]],[307,9]],[[["itf",[[1,4],[1,15]],[[1,12],[1,15]],["ventilator_monitor"],["port","mon_itf"]],["rvfi_valid",[[4,4],[4,26]],[[4,16],[4,26]],["ventilator_monitor"],["variable","logic"]],["rvfi_order",[[5,4],[5,28]],[[5,18],[5,28]],["ventilator_monitor"],["variable","logic"]],["rvfi_insn",[[6,4],[6,27]],[[6,18],[6,27]],["ventilator_monitor"],["variable","logic"]],["rvfi_trap",[[7,4],[7,25]],[[7,16],[7,25]],["ventilator_monitor"],["variable","logic"]],["rvfi_halt",[[8,4],[8,25]],[[8,16],[8,25]],["ventilator_monitor"],["variable","logic"]],["rvfi_intr",[[9,4],[9,25]],[[9,16],[9,25]],["ventilator_monitor"],["variable","logic"]],["rvfi_mode",[[10,4],[10,26]],[[10,17],[10,26]],["ventilator_monitor"],["variable","logic"]],["rvfi_rs1_addr",[[11,4],[11,30]],[[11,17],[11,30]],["ventilator_monitor"],["variable","logic"]],["rvfi_rs2_addr",[[12,4],[12,30]],[[12,17],[12,30]],["ventilator_monitor"],["variable","logic"]],["rvfi_rs1_rdata",[[13,4],[13,32]],[[13,18],[13,32]],["ventilator_monitor"],["variable","logic"]],["rvfi_rs2_rdata",[[14,4],[14,32]],[[14,18],[14,32]],["ventilator_monitor"],["variable","logic"]],["rvfi_rd_addr",[[15,4],[15,29]],[[15,17],[15,29]],["ventilator_monitor"],["variable","logic"]],["rvfi_rd_wdata",[[16,4],[16,31]],[[16,18],[16,31]],["ventilator_monitor"],["variable","logic"]],["rvfi_pc_rdata",[[17,4],[17,31]],[[17,18],[17,31]],["ventilator_monitor"],["variable","logic"]],["rvfi_pc_wdata",[[18,4],[18,31]],[[18,18],[18,31]],["ventilator_monitor"],["variable","logic"]],["rvfi_mem_addr",[[19,4],[19,31]],[[19,18],[19,31]],["ventilator_monitor"],["variable","logic"]],["rvfi_mem_rmask",[[20,4],[20,31]],[[20,17],[20,31]],["ventilator_monitor"],["variable","logic"]],["rvfi_mem_wmask",[[21,4],[21,31]],[[21,17],[21,31]],["ventilator_monitor"],["variable","logic"]],["rvfi_mem_rdata",[[22,4],[22,32]],[[22,18],[22,32]],["ventilator_monitor"],["variable","logic"]],["rvfi_mem_wdata",[[23,4],[23,32]],[[23,18],[23,32]],["ventilator_monitor"],["variable","logic"]],["rvfi_mem_extamo",[[24,4],[24,31]],[[24,16],[24,31]],["ventilator_monitor"],["variable","logic"]],["errcode",[[26,4],[26,24]],[[26,17],[26,24]],["ventilator_monitor"],["variable","logic"]],["inst_count",[[176,4],[176,36]],[[176,12],[176,22]],["ventilator_monitor"],["variable","longint"]],["cycle_count",[[177,4],[177,37]],[[177,12],[177,23]],["ventilator_monitor"],["variable","longint"]],["start_time",[[178,4],[178,36]],[[178,12],[178,22]],["ventilator_monitor"],["variable","longint"]],["total_time",[[179,4],[179,36]],[[179,12],[179,22]],["ventilator_monitor"],["variable","longint"]],["done_print_ipc",[[180,4],[180,29]],[[180,8],[180,22]],["ventilator_monitor"],["variable","bit"]],["ipc",[[181,4],[181,23]],[[181,9],[181,12]],["ventilator_monitor"],["variable","real"]],["monitor",[[215,4],[240,5]],[[215,33],[215,40]],["ventilator_monitor"],["instance","riscv_formal_monitor_rv32imc"]],["fd",[[242,4],[242,10]],[[242,8],[242,10]],["ventilator_monitor"],["variable","int"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/hvl/ventilator/verilator_tb.sv",[[[[[["verilator_tb",[[0,0],[18,2]],[[0,7],[0,19]],[],["module"]],[84,9]],[[["clk",[[2,2],[2,19]],[[2,16],[2,19]],["verilator_tb"],["port","input"]],["rst",[[3,2],[3,19]],[[3,16],[3,19]],["verilator_tb"],["port","input"]],["rdy",[[5,2],[5,19]],[[5,16],[5,19]],["verilator_tb"],["port","input"]],["bmem_resp",[[6,2],[6,25]],[[6,16],[6,25]],["verilator_tb"],["port","input"]],["bmem_rdata",[[7,2],[7,26]],[[7,16],[7,26]],["verilator_tb"],["port","input"]],["bmem_read",[[9,2],[9,25]],[[9,16],[9,25]],["verilator_tb"],["port","output"]],["bmem_write",[[10,2],[10,26]],[[10,16],[10,26]],["verilator_tb"],["port","output"]],["bmem_wdata",[[11,2],[11,26]],[[11,16],[11,26]],["verilator_tb"],["port","output"]],["raddr",[[13,2],[13,21]],[[13,16],[13,21]],["verilator_tb"],["port","input"]],["bmem_address",[[14,2],[14,28]],[[14,16],[14,28]],["verilator_tb"],["port","output"]],["halt",[[16,2],[16,19]],[[16,15],[16,19]],["verilator_tb"],["port","logic"]],["error",[[17,2],[17,20]],[[17,15],[17,20]],["verilator_tb"],["port","logic"]],["RVFI_COMMITS",[[19,4],[19,33]],[[19,16],[19,28]],["verilator_tb"],["localparam"]],["mon_itf",[[21,4],[21,23]],[[21,12],[21,19]],["verilator_tb"],["instance","mon_itf"]],["monitor",[[22,4],[22,45]],[[22,23],[22,30]],["verilator_tb"],["instance","ventilator_monitor"]],["dut",[[24,4],[38,5]],[[24,8],[24,11]],["verilator_tb"],["instance","cpu"]],["lcom",[[52,3],[52,15]],[[52,11],[52,15]],["verilator_tb"],["variable","longint"]],["cycles",[[53,3],[53,17]],[[53,11],[53,17]],["verilator_tb"],["variable","longint"]],["total_cycles",[[54,3],[54,23]],[[54,11],[54,23]],["verilator_tb"],["variable","longint"]],["fd",[[81,3],[81,9]],[[81,7],[81,9]],["verilator_tb"],["variable","int"]]]]]]],null,0]],["/home/cudia2/Desktop/ECE498HK/Canary/pkg/types.sv",[[[[[["rv32i_types",[[5,0],[5,20]],[[5,8],[5,19]],[],["package"]],[529,0]],[[["op_b_lui",[[10,8],[10,31]],[[10,8],[10,16]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_auipc",[[11,8],[11,31]],[[11,8],[11,18]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_jal",[[12,8],[12,31]],[[12,8],[12,16]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_jalr",[[13,8],[13,31]],[[13,8],[13,17]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_br",[[14,8],[14,31]],[[14,8],[14,15]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_load",[[15,8],[15,31]],[[15,8],[15,17]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_store",[[16,8],[16,31]],[[16,8],[16,18]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_imm",[[17,8],[17,31]],[[17,8],[17,16]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_reg",[[18,8],[18,31]],[[18,8],[18,16]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_csr",[[20,8],[20,31]],[[20,8],[20,16]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["op_b_atom",[[21,8],[21,31]],[[21,8],[21,17]],["rv32i_types"],["enum_member","#AnonymousEnum9"]],["rv32i_op_b_t",[[9,4],[22,19]],[[22,6],[22,18]],["rv32i_types"],["typedef","#AnonymousEnum9"]],["beq",[[25,8],[25,21]],[[25,8],[25,11]],["rv32i_types"],["enum_member","#AnonymousEnum10"]],["bne",[[26,8],[26,21]],[[26,8],[26,11]],["rv32i_types"],["enum_member","#AnonymousEnum10"]],["blt",[[27,8],[27,21]],[[27,8],[27,11]],["rv32i_types"],["enum_member","#AnonymousEnum10"]],["bge",[[28,8],[28,21]],[[28,8],[28,11]],["rv32i_types"],["enum_member","#AnonymousEnum10"]],["bltu",[[29,8],[29,21]],[[29,8],[29,12]],["rv32i_types"],["enum_member","#AnonymousEnum10"]],["bgeu",[[30,8],[30,21]],[[30,8],[30,12]],["rv32i_types"],["enum_member","#AnonymousEnum10"]],["branch_funct3_t",[[24,4],[31,22]],[[31,6],[31,21]],["rv32i_types"],["typedef","#AnonymousEnum10"]],["lb",[[34,8],[34,20]],[[34,8],[34,10]],["rv32i_types"],["enum_member","#AnonymousEnum11"]],["lh",[[35,8],[35,20]],[[35,8],[35,10]],["rv32i_types"],["enum_member","#AnonymousEnum11"]],["lw",[[36,8],[36,20]],[[36,8],[36,10]],["rv32i_types"],["enum_member","#AnonymousEnum11"]],["lbu",[[37,8],[37,20]],[[37,8],[37,11]],["rv32i_types"],["enum_member","#AnonymousEnum11"]],["lhu",[[38,8],[38,20]],[[38,8],[38,11]],["rv32i_types"],["enum_member","#AnonymousEnum11"]],["load_funct3_t",[[33,4],[39,20]],[[39,6],[39,19]],["rv32i_types"],["typedef","#AnonymousEnum11"]],["lrw",[[43,8],[43,26]],[[43,8],[43,11]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["scw",[[44,8],[44,26]],[[44,8],[44,11]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["swapw",[[45,8],[45,26]],[[45,8],[45,13]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["addw",[[46,8],[46,26]],[[46,8],[46,12]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["xorw",[[47,8],[47,26]],[[47,8],[47,12]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["andw",[[48,8],[48,26]],[[48,8],[48,12]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["orw",[[49,8],[49,26]],[[49,8],[49,11]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["min",[[50,8],[50,26]],[[50,8],[50,11]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["max",[[51,8],[51,26]],[[51,8],[51,11]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["minu",[[52,8],[52,26]],[[52,8],[52,12]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["maxu",[[53,8],[53,26]],[[53,8],[53,12]],["rv32i_types"],["enum_member","#AnonymousEnum12"]],["atomic_funct7_t",[[41,4],[55,22]],[[55,6],[55,21]],["rv32i_types"],["typedef","#AnonymousEnum12"]],["sb",[[58,8],[58,19]],[[58,8],[58,10]],["rv32i_types"],["enum_member","#AnonymousEnum13"]],["sh",[[59,8],[59,19]],[[59,8],[59,10]],["rv32i_types"],["enum_member","#AnonymousEnum13"]],["sw",[[60,8],[60,19]],[[60,8],[60,10]],["rv32i_types"],["enum_member","#AnonymousEnum13"]],["store_funct3_t",[[57,4],[61,21]],[[61,6],[61,20]],["rv32i_types"],["typedef","#AnonymousEnum13"]],["add",[[64,8],[64,21]],[[64,8],[64,11]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["sll",[[65,8],[65,21]],[[65,8],[65,11]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["slt",[[66,8],[66,21]],[[66,8],[66,11]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["sltu",[[67,8],[67,21]],[[67,8],[67,12]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["axor",[[68,8],[68,21]],[[68,8],[68,12]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["sr",[[69,8],[69,21]],[[69,8],[69,10]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["aor",[[70,8],[70,21]],[[70,8],[70,11]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["aand",[[71,8],[71,21]],[[71,8],[71,12]],["rv32i_types"],["enum_member","#AnonymousEnum14"]],["arith_funct3_t",[[63,4],[72,21]],[[72,6],[72,20]],["rv32i_types"],["typedef","#AnonymousEnum14"]],["alu_add",[[75,8],[75,24]],[[75,8],[75,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_sll",[[76,8],[76,24]],[[76,8],[76,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_sra",[[77,8],[77,24]],[[77,8],[77,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_sub",[[78,8],[78,24]],[[78,8],[78,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_xor",[[79,8],[79,24]],[[79,8],[79,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_srl",[[80,8],[80,24]],[[80,8],[80,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_or",[[81,8],[81,24]],[[81,8],[81,14]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_and",[[82,8],[82,24]],[[82,8],[82,15]],["rv32i_types"],["enum_member","#AnonymousEnum15"]],["alu_ops",[[74,4],[83,14]],[[83,6],[83,13]],["rv32i_types"],["typedef","#AnonymousEnum15"]],["mesi_i",[[86,8],[86,22]],[[86,8],[86,14]],["rv32i_types"],["enum_member","#AnonymousEnum16"]],["mesi_s",[[87,8],[87,22]],[[87,8],[87,14]],["rv32i_types"],["enum_member","#AnonymousEnum16"]],["mesi_e",[[88,8],[88,22]],[[88,8],[88,14]],["rv32i_types"],["enum_member","#AnonymousEnum16"]],["mesi_m",[[89,8],[89,22]],[[89,8],[89,14]],["rv32i_types"],["enum_member","#AnonymousEnum16"]],["mesi_states_t",[[85,4],[90,20]],[[90,6],[90,19]],["rv32i_types"],["typedef","#AnonymousEnum16"]],["no_op",[[93,8],[93,22]],[[93,8],[93,13]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["pr_rd",[[94,8],[94,22]],[[94,8],[94,13]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["pr_wr",[[95,8],[95,22]],[[95,8],[95,13]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["bus_rd",[[96,8],[96,23]],[[96,8],[96,14]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["bus_write",[[97,8],[97,26]],[[97,8],[97,17]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["bus_upgrade",[[98,8],[98,28]],[[98,8],[98,19]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["flush",[[99,8],[99,22]],[[99,8],[99,13]],["rv32i_types"],["enum_member","#AnonymousEnum17"]],["bus_operation_t",[[92,4],[100,22]],[[100,6],[100,21]],["rv32i_types"],["typedef","#AnonymousEnum17"]],["rvfi_data_t",[[104,4],[122,18]],[[122,6],[122,17]],["rv32i_types"],["typedef","#AnonymousStructUnion2"]],["if_id_reg_t",[[126,4],[132,18]],[[132,6],[132,17]],["rv32i_types"],["typedef","#AnonymousStructUnion3"]],["id_ex_reg_t",[[134,4],[171,18]],[[171,6],[171,17]],["rv32i_types"],["typedef","#AnonymousStructUnion4"]],["ex_mem_reg_t",[[175,4],[194,19]],[[194,6],[194,18]],["rv32i_types"],["typedef","#AnonymousStructUnion5"]],["mem_wb_reg_t",[[196,4],[210,19]],[[210,6],[210,18]],["rv32i_types"],["typedef","#AnonymousStructUnion6"]],["IQ_DATA_WIDTH",[[214,4],[214,33]],[[214,14],[214,27]],["rv32i_types"],["parameter"]],["IQ_DEPTH",[[215,4],[215,28]],[[215,14],[215,22]],["rv32i_types"],["parameter"]],["NUM_REGS",[[216,4],[216,28]],[[216,14],[216,22]],["rv32i_types"],["parameter"]],["ROB_SIZE",[[217,4],[217,28]],[[217,14],[217,22]],["rv32i_types"],["parameter"]],["ALU_STATION_DEPTH",[[218,4],[218,37]],[[218,14],[218,31]],["rv32i_types"],["parameter"]],["LD_ST_QUEUE_DEPTH",[[219,4],[219,37]],[[219,14],[219,31]],["rv32i_types"],["parameter"]],["reservation_station_entry_t",[[222,4],[245,34]],[[245,6],[245,33]],["rv32i_types"],["typedef","#AnonymousStructUnion7"]],["rvfi_commit_packet_t",[[247,4],[264,27]],[[264,6],[264,26]],["rv32i_types"],["typedef","#AnonymousStructUnion8"]],["data_bus_package_t",[[266,4],[277,25]],[[277,6],[277,24]],["rv32i_types"],["typedef","#AnonymousStructUnion9"]],["rob_entry_t",[[279,4],[288,18]],[[288,6],[288,17]],["rv32i_types"],["typedef","#AnonymousStructUnion10"]],["instr_t",[[290,4],[347,14]],[[347,6],[347,13]],["rv32i_types"],["typedef","#AnonymousStructUnion11"]],["ld_st_queue_t",[[349,4],[375,20]],[[375,6],[375,19]],["rv32i_types"],["typedef","#AnonymousStructUnion18"]],["SETS",[[379,4],[379,25]],[[379,15],[379,19]],["rv32i_types"],["localparam"]],["hit_check_stage_t",[[380,4],[391,24]],[[391,6],[391,23]],["rv32i_types"],["typedef","#AnonymousStructUnion19"]],["allocate_stage_t",[[393,4],[405,23]],[[405,6],[405,22]],["rv32i_types"],["typedef","#AnonymousStructUnion20"]]],[],[[[["#AnonymousStructUnion2",[[104,12],[122,5]],[[104,12],[104,18]],["rv32i_types"],["struct"]],[122,4]],[[["monitor_valid",[[105,8],[105,37]],[[105,24],[105,37]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_order",[[106,8],[106,37]],[[106,24],[106,37]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_inst",[[107,8],[107,36]],[[107,24],[107,36]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_rs1_addr",[[108,8],[108,40]],[[108,24],[108,40]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_rs2_addr",[[109,8],[109,40]],[[109,24],[109,40]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_rs1_rdata",[[110,8],[110,41]],[[110,24],[110,41]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_rs2_rdata",[[111,8],[111,41]],[[111,24],[111,41]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_regf_we",[[112,8],[112,39]],[[112,24],[112,39]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_rd_addr",[[113,8],[113,39]],[[113,24],[113,39]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_rd_wdata",[[114,8],[114,40]],[[114,24],[114,40]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_pc_rdata",[[115,8],[115,40]],[[115,24],[115,40]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_pc_wdata",[[116,8],[116,40]],[[116,24],[116,40]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_mem_addr",[[117,8],[117,40]],[[117,24],[117,40]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_mem_rmask",[[118,8],[118,41]],[[118,24],[118,41]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_mem_wmask",[[119,8],[119,41]],[[119,24],[119,41]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_mem_rdata",[[120,8],[120,41]],[[120,24],[120,41]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]],["monitor_mem_wdata",[[121,8],[121,41]],[[121,24],[121,41]],["rv32i_types","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",[[126,12],[132,5]],[[126,12],[126,18]],["rv32i_types"],["struct"]],[132,4]],[[["pc",[[127,8],[127,21]],[[127,19],[127,21]],["rv32i_types","#AnonymousStructUnion3"],["struct_union_member"]],["branch_pred",[[128,8],[128,30]],[[128,19],[128,30]],["rv32i_types","#AnonymousStructUnion3"],["struct_union_member"]],["predicted_pc",[[129,8],[129,31]],[[129,19],[129,31]],["rv32i_types","#AnonymousStructUnion3"],["struct_union_member"]],["rvfi",[[131,8],[131,24]],[[131,20],[131,24]],["rv32i_types","#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",[[134,12],[171,5]],[[134,12],[134,18]],["rv32i_types"],["struct"]],[171,4]],[[["pc",[[136,8],[136,22]],[[136,20],[136,22]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["branch_pred",[[137,8],[137,31]],[[137,20],[137,31]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["predicted_pc",[[138,8],[138,32]],[[138,20],[138,32]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["regf_we",[[140,8],[140,27]],[[140,20],[140,27]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["mem_read",[[142,8],[142,28]],[[142,20],[142,28]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["mem_write",[[143,8],[143,29]],[[143,20],[143,29]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["branch",[[144,8],[144,26]],[[144,20],[144,26]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["jalr",[[145,8],[145,24]],[[145,20],[145,24]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["jal",[[146,8],[146,23]],[[146,20],[146,23]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["alu_src",[[148,8],[148,27]],[[148,20],[148,27]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["alu_op",[[149,8],[149,26]],[[149,20],[149,26]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["alu_or_cmp",[[150,8],[150,30]],[[150,20],[150,30]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["rs1_v",[[152,8],[152,25]],[[152,20],[152,25]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["rs2_v",[[153,8],[153,25]],[[153,20],[153,25]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["imm",[[154,8],[154,23]],[[154,20],[154,23]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["rd_s",[[156,8],[156,24]],[[156,20],[156,24]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["rs1_s",[[157,8],[157,25]],[[157,20],[157,25]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["rs2_s",[[158,8],[158,25]],[[158,20],[158,25]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["funct7_bit",[[160,8],[160,30]],[[160,20],[160,30]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["funct3",[[161,8],[161,26]],[[161,20],[161,26]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["opcode",[[163,8],[163,26]],[[163,20],[163,26]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["jalr_imm",[[165,8],[165,28]],[[165,20],[165,28]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["jal_imm",[[166,8],[166,27]],[[166,20],[166,27]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["funct7",[[168,8],[168,26]],[[168,20],[168,26]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]],["rvfi",[[170,8],[170,24]],[[170,20],[170,24]],["rv32i_types","#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",[[175,12],[194,5]],[[175,12],[175,18]],["rv32i_types"],["struct"]],[194,4]],[[["regf_we",[[177,8],[177,27]],[[177,20],[177,27]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["mem_read",[[178,8],[178,28]],[[178,20],[178,28]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["mem_write",[[179,8],[179,29]],[[179,20],[179,29]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["opcode",[[181,8],[181,26]],[[181,20],[181,26]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["funct7",[[183,8],[183,26]],[[183,20],[183,26]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["alu_result",[[185,8],[185,30]],[[185,20],[185,30]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["rs2_v",[[186,8],[186,25]],[[186,20],[186,25]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["rd_s",[[188,8],[188,24]],[[188,20],[188,24]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["funct3",[[190,8],[190,26]],[[190,20],[190,26]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]],["rvfi",[[192,8],[192,24]],[[192,20],[192,24]],["rv32i_types","#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",[[196,12],[210,5]],[[196,12],[196,18]],["rv32i_types"],["struct"]],[210,4]],[[["regf_we",[[198,8],[198,27]],[[198,20],[198,27]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]],["funct7",[[200,8],[200,26]],[[200,20],[200,26]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]],["rd_s",[[202,8],[202,24]],[[202,20],[202,24]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]],["mem_read",[[204,8],[204,28]],[[204,20],[204,28]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]],["rd_v",[[205,8],[205,24]],[[205,20],[205,24]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]],["read_data",[[206,8],[206,29]],[[206,20],[206,29]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]],["rvfi",[[208,8],[208,24]],[[208,20],[208,24]],["rv32i_types","#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",[[222,12],[245,5]],[[222,12],[222,18]],["rv32i_types"],["struct"]],[245,4]],[[["busy",[[223,8],[223,22]],[[223,18],[223,22]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["opcode",[[224,8],[224,24]],[[224,18],[224,24]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["phys_rd",[[225,8],[225,42]],[[225,35],[225,42]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["funct3",[[226,8],[226,24]],[[226,18],[226,24]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["phys_rs1",[[227,8],[227,43]],[[227,35],[227,43]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["rs1_valid",[[228,8],[228,27]],[[228,18],[228,27]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["phys_rs2",[[229,8],[229,43]],[[229,35],[229,43]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["rs2_valid",[[230,8],[230,27]],[[230,18],[230,27]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["rob_index",[[231,8],[231,44]],[[231,35],[231,44]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["imm",[[232,8],[232,22]],[[232,19],[232,22]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["arch_rs1",[[233,8],[233,26]],[[233,18],[233,26]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["arch_rs2",[[234,8],[234,26]],[[234,18],[234,26]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["arch_rd",[[235,8],[235,25]],[[235,18],[235,25]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["regf_we",[[236,8],[236,25]],[[236,18],[236,25]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["aluc",[[237,8],[237,22]],[[237,18],[237,22]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["funct7",[[238,8],[238,24]],[[238,18],[238,24]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["pc",[[239,8],[239,21]],[[239,19],[239,21]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["order",[[240,8],[240,24]],[[240,19],[240,24]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["inst",[[241,8],[241,23]],[[241,19],[241,23]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]],["branch_pred",[[242,8],[242,23]],[[242,12],[242,23]],["rv32i_types","#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",[[247,12],[264,5]],[[247,12],[247,18]],["rv32i_types"],["struct"]],[264,4]],[[["valid",[[248,8],[248,17]],[[248,12],[248,17]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["order",[[249,8],[249,24]],[[249,19],[249,24]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["inst",[[250,8],[250,23]],[[250,19],[250,23]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["rs1_addr",[[251,8],[251,26]],[[251,18],[251,26]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["rs2_addr",[[252,8],[252,26]],[[252,18],[252,26]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["rs1_rdata",[[253,8],[253,28]],[[253,19],[253,28]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["rs2_rdata",[[254,8],[254,28]],[[254,19],[254,28]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["rd_addr",[[255,8],[255,25]],[[255,18],[255,25]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["rd_wdata",[[256,8],[256,27]],[[256,19],[256,27]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["pc_rdata",[[257,8],[257,27]],[[257,19],[257,27]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["pc_wdata",[[258,8],[258,27]],[[258,19],[258,27]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["mem_addr",[[259,8],[259,27]],[[259,19],[259,27]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["mem_rmask",[[260,8],[260,27]],[[260,18],[260,27]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["mem_wmask",[[261,8],[261,27]],[[261,18],[261,27]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["mem_rdata",[[262,8],[262,28]],[[262,19],[262,28]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]],["mem_wdata",[[263,8],[263,28]],[[263,19],[263,28]],["rv32i_types","#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",[[266,12],[277,5]],[[266,12],[266,18]],["rv32i_types"],["struct"]],[277,4]],[[["phys_rd",[[267,8],[267,42]],[[267,35],[267,42]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["phys_rd_val",[[268,8],[268,30]],[[268,19],[268,30]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["rob_index",[[269,8],[269,44]],[[269,35],[269,44]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["arch_rd",[[270,8],[270,25]],[[270,18],[270,25]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["regf_we",[[271,8],[271,25]],[[271,18],[271,25]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["alu_or_cmp_op",[[272,8],[272,31]],[[272,18],[272,31]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["execute_valid",[[273,8],[273,25]],[[273,12],[273,25]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["branch_mismatch",[[274,8],[274,27]],[[274,12],[274,27]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]],["rvfi",[[276,8],[276,33]],[[276,29],[276,33]],["rv32i_types","#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",[[279,12],[288,5]],[[279,12],[279,18]],["rv32i_types"],["struct"]],[288,4]],[[["done",[[280,8],[280,22]],[[280,18],[280,22]],["rv32i_types","#AnonymousStructUnion10"],["struct_union_member"]],["pc",[[281,8],[281,21]],[[281,19],[281,21]],["rv32i_types","#AnonymousStructUnion10"],["struct_union_member"]],["instruction",[[282,8],[282,30]],[[282,19],[282,30]],["rv32i_types","#AnonymousStructUnion10"],["struct_union_member"]],["phys_rd",[[283,8],[283,42]],[[283,35],[283,42]],["rv32i_types","#AnonymousStructUnion10"],["struct_union_member"]],["arch_rd",[[284,8],[284,25]],[[284,18],[284,25]],["rv32i_types","#AnonymousStructUnion10"],["struct_union_member"]],["branch_mismatch",[[285,8],[285,27]],[[285,12],[285,27]],["rv32i_types","#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["#AnonymousStructUnion11",[[290,12],[347,5]],[[290,12],[290,17]],["rv32i_types"],["union"]],[347,4]],[[["word",[[291,8],[291,23]],[[291,19],[291,23]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]],["i_type",[[293,8],[300,16]],[[300,10],[300,16]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]],["r_type",[[302,8],[309,16]],[[309,10],[309,16]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]],["s_type",[[311,8],[319,16]],[[319,10],[319,16]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]],["b_type",[[321,8],[329,16]],[[329,10],[329,16]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]],["j_type",[[331,8],[336,16]],[[336,10],[336,16]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]],["a_type",[[338,8],[345,16]],[[345,10],[345,16]],["rv32i_types","#AnonymousStructUnion11"],["struct_union_member"]]],[],[[[["#AnonymousStructUnion12",[[293,8],[300,9]],[[293,8],[293,14]],["rv32i_types","#AnonymousStructUnion11"],["struct"]],[300,8]],[[["extra",[[294,12],[294,27]],[[294,22],[294,27]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion12"],["struct_union_member"]],["i_imm",[[295,12],[295,28]],[[295,23],[295,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion12"],["struct_union_member"]],["rs1",[[296,12],[296,25]],[[296,22],[296,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion12"],["struct_union_member"]],["funct3",[[297,12],[297,28]],[[297,22],[297,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion12"],["struct_union_member"]],["rd",[[298,12],[298,24]],[[298,22],[298,24]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion12"],["struct_union_member"]],["opcode",[[299,12],[299,28]],[[299,22],[299,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion12"],["struct_union_member"]]]]],[[["#AnonymousStructUnion13",[[302,8],[309,9]],[[302,8],[302,14]],["rv32i_types","#AnonymousStructUnion11"],["struct"]],[309,8]],[[["funct7",[[303,12],[303,28]],[[303,22],[303,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion13"],["struct_union_member"]],["rs2",[[304,12],[304,25]],[[304,22],[304,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion13"],["struct_union_member"]],["rs1",[[305,12],[305,25]],[[305,22],[305,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion13"],["struct_union_member"]],["funct3",[[306,12],[306,28]],[[306,22],[306,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion13"],["struct_union_member"]],["rd",[[307,12],[307,24]],[[307,22],[307,24]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion13"],["struct_union_member"]],["opcode",[[308,12],[308,28]],[[308,22],[308,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion13"],["struct_union_member"]]]]],[[["#AnonymousStructUnion14",[[311,8],[319,9]],[[311,8],[311,14]],["rv32i_types","#AnonymousStructUnion11"],["struct"]],[319,8]],[[["extra",[[312,12],[312,27]],[[312,22],[312,27]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]],["imm_s_top",[[313,12],[313,32]],[[313,23],[313,32]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]],["rs2",[[314,12],[314,26]],[[314,23],[314,26]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]],["rs1",[[315,12],[315,26]],[[315,23],[315,26]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]],["funct3",[[316,12],[316,29]],[[316,23],[316,29]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]],["imm_s_bot",[[317,12],[317,32]],[[317,23],[317,32]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]],["opcode",[[318,12],[318,28]],[[318,22],[318,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion14"],["struct_union_member"]]]]],[[["#AnonymousStructUnion15",[[321,8],[329,9]],[[321,8],[321,14]],["rv32i_types","#AnonymousStructUnion11"],["struct"]],[329,8]],[[["extra",[[322,12],[322,27]],[[322,22],[322,27]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]],["imm_b_top",[[323,12],[323,31]],[[323,22],[323,31]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]],["rs2",[[324,12],[324,25]],[[324,22],[324,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]],["rs1",[[325,12],[325,25]],[[325,22],[325,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]],["funct3",[[326,12],[326,28]],[[326,22],[326,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]],["imm_b_bot",[[327,12],[327,31]],[[327,22],[327,31]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]],["opcode",[[328,12],[328,28]],[[328,22],[328,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion15"],["struct_union_member"]]]]],[[["#AnonymousStructUnion16",[[331,8],[336,9]],[[331,8],[331,14]],["rv32i_types","#AnonymousStructUnion11"],["struct"]],[336,8]],[[["extra",[[332,12],[332,27]],[[332,22],[332,27]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion16"],["struct_union_member"]],["imm",[[333,12],[333,26]],[[333,23],[333,26]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion16"],["struct_union_member"]],["rd",[[334,12],[334,25]],[[334,23],[334,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion16"],["struct_union_member"]],["opcode",[[335,12],[335,28]],[[335,22],[335,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion16"],["struct_union_member"]]]]],[[["#AnonymousStructUnion17",[[338,8],[345,9]],[[338,8],[338,14]],["rv32i_types","#AnonymousStructUnion11"],["struct"]],[345,8]],[[["funct7",[[339,12],[339,28]],[[339,22],[339,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion17"],["struct_union_member"]],["rs2",[[340,12],[340,25]],[[340,22],[340,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion17"],["struct_union_member"]],["rs1",[[341,12],[341,25]],[[341,22],[341,25]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion17"],["struct_union_member"]],["funct3",[[342,12],[342,28]],[[342,22],[342,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion17"],["struct_union_member"]],["rd",[[343,12],[343,24]],[[343,22],[343,24]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion17"],["struct_union_member"]],["opcode",[[344,12],[344,28]],[[344,22],[344,28]],["rv32i_types","#AnonymousStructUnion11","#AnonymousStructUnion17"],["struct_union_member"]]]]]]]],[[["#AnonymousStructUnion18",[[349,12],[375,5]],[[349,12],[349,18]],["rv32i_types"],["struct"]],[375,4]],[[["opcode",[[350,8],[350,24]],[[350,18],[350,24]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["funct3",[[351,8],[351,24]],[[351,18],[351,24]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["rs1_ready",[[353,8],[353,21]],[[353,12],[353,21]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["pr1_s_ld_st",[[354,8],[354,46]],[[354,35],[354,46]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["arch_rs1",[[355,8],[355,26]],[[355,18],[355,26]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["rs2_ready",[[357,8],[357,21]],[[357,12],[357,21]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["pr2_s_ld_st",[[358,8],[358,46]],[[358,35],[358,46]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["arch_rs2",[[359,8],[359,26]],[[359,18],[359,26]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["phys_rd",[[361,8],[361,42]],[[361,35],[361,42]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["arch_rd",[[362,8],[362,25]],[[362,18],[362,25]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["rob_index",[[364,8],[364,44]],[[364,35],[364,44]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["pc",[[365,8],[365,21]],[[365,19],[365,21]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["imm",[[366,8],[366,22]],[[366,19],[366,22]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["order",[[367,8],[367,24]],[[367,19],[367,24]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["inst",[[368,8],[368,23]],[[368,19],[368,23]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["amo",[[371,8],[371,22]],[[371,19],[371,22]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]],["funct7",[[372,8],[372,25]],[[372,19],[372,25]],["rv32i_types","#AnonymousStructUnion18"],["struct_union_member"]]]]],[[["#AnonymousStructUnion19",[[380,12],[391,5]],[[380,12],[380,18]],["rv32i_types"],["struct"]],[391,4]],[[["valid",[[381,8],[381,17]],[[381,12],[381,17]],["rv32i_types","#AnonymousStructUnion19"],["struct_union_member"]],["offset",[[382,8],[382,24]],[[382,18],[382,24]],["rv32i_types","#AnonymousStructUnion19"],["struct_union_member"]],["set",[[383,8],[383,34]],[[383,31],[383,34]],["rv32i_types","#AnonymousStructUnion19"],["struct_union_member"]],["tag",[[384,8],[384,35]],[[384,32],[384,35]],["rv32i_types","#AnonymousStructUnion19"],["struct_union_member"]],["rdata_fwd",[[385,8],[385,29]],[[385,20],[385,29]],["rv32i_types","#AnonymousStructUnion19"],["struct_union_member"]],["fwd",[[386,8],[386,15]],[[386,12],[386,15]],["rv32i_types","#AnonymousStructUnion19"],["struct_union_member"]]]]],[[["#AnonymousStructUnion20",[[393,12],[405,5]],[[393,12],[393,18]],["rv32i_types"],["struct"]],[405,4]],[[["valid",[[394,8],[394,17]],[[394,12],[394,17]],["rv32i_types","#AnonymousStructUnion20"],["struct_union_member"]],["cache_hit",[[395,8],[395,21]],[[395,12],[395,21]],["rv32i_types","#AnonymousStructUnion20"],["struct_union_member"]],["offset",[[396,8],[396,24]],[[396,18],[396,24]],["rv32i_types","#AnonymousStructUnion20"],["struct_union_member"]],["set",[[397,8],[397,34]],[[397,31],[397,34]],["rv32i_types","#AnonymousStructUnion20"],["struct_union_member"]],["tag",[[398,8],[398,35]],[[398,32],[398,35]],["rv32i_types","#AnonymousStructUnion20"],["struct_union_member"]],["rdata",[[399,8],[399,25]],[[399,20],[399,25]],["rv32i_types","#AnonymousStructUnion20"],["struct_union_member"]]]]]]]],[[["pcmux",[[530,0],[530,14]],[[530,8],[530,13]],[],["package"]],[537,0]],[[["pc_plus4",[[532,8],[532,25]],[[532,8],[532,16]],["pcmux"],["enum_member","#AnonymousEnum18"]],["alu_out",[[533,9],[533,25]],[[533,9],[533,16]],["pcmux"],["enum_member","#AnonymousEnum18"]],["alu_mod2",[[534,9],[534,25]],[[534,9],[534,17]],["pcmux"],["enum_member","#AnonymousEnum18"]],["pcmux_sel_t",[[531,4],[535,18]],[[535,6],[535,17]],["pcmux"],["typedef","#AnonymousEnum18"]]]]],[[["marmux",[[538,0],[538,15]],[[538,8],[538,14]],[],["package"]],[544,0]],[[["pc_out",[[540,8],[540,21]],[[540,8],[540,14]],["marmux"],["enum_member","#AnonymousEnum19"]],["alu_out",[[541,9],[541,23]],[[541,9],[541,16]],["marmux"],["enum_member","#AnonymousEnum19"]],["marmux_sel_t",[[539,4],[542,19]],[[542,6],[542,18]],["marmux"],["typedef","#AnonymousEnum19"]]]]],[[["cmpmux",[[545,0],[545,15]],[[545,8],[545,14]],[],["package"]],[551,0]],[[["rs2_out",[[547,8],[547,22]],[[547,8],[547,15]],["cmpmux"],["enum_member","#AnonymousEnum20"]],["i_imm",[[548,9],[548,21]],[[548,9],[548,14]],["cmpmux"],["enum_member","#AnonymousEnum20"]],["cmpmux_sel_t",[[546,4],[549,19]],[[549,6],[549,18]],["cmpmux"],["typedef","#AnonymousEnum20"]]]]],[[["alumux",[[552,0],[552,15]],[[552,8],[552,14]],[],["package"]],[567,0]],[[["rs1_out",[[554,8],[554,22]],[[554,8],[554,15]],["alumux"],["enum_member","#AnonymousEnum21"]],["pc_out",[[555,9],[555,22]],[[555,9],[555,15]],["alumux"],["enum_member","#AnonymousEnum21"]],["alumux1_sel_t",[[553,4],[556,20]],[[556,6],[556,19]],["alumux"],["typedef","#AnonymousEnum21"]],["i_imm",[[559,8],[559,25]],[[559,8],[559,13]],["alumux"],["enum_member","#AnonymousEnum22"]],["u_imm",[[560,9],[560,25]],[[560,9],[560,14]],["alumux"],["enum_member","#AnonymousEnum22"]],["b_imm",[[561,9],[561,25]],[[561,9],[561,14]],["alumux"],["enum_member","#AnonymousEnum22"]],["s_imm",[[562,9],[562,25]],[[562,9],[562,14]],["alumux"],["enum_member","#AnonymousEnum22"]],["j_imm",[[563,9],[563,25]],[[563,9],[563,14]],["alumux"],["enum_member","#AnonymousEnum22"]],["rs2_out",[[564,9],[564,25]],[[564,9],[564,16]],["alumux"],["enum_member","#AnonymousEnum22"]],["alumux2_sel_t",[[558,4],[565,20]],[[565,6],[565,19]],["alumux"],["typedef","#AnonymousEnum22"]]]]],[[["regfilemux",[[568,0],[568,19]],[[568,8],[568,18]],[],["package"]],[582,0]],[[["alu_out",[[570,8],[570,27]],[[570,8],[570,15]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["br_en",[[571,9],[571,27]],[[571,9],[571,14]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["u_imm",[[572,9],[572,27]],[[572,9],[572,14]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["lw",[[573,9],[573,27]],[[573,9],[573,11]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["pc_plus4",[[574,9],[574,27]],[[574,9],[574,17]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["lb",[[575,9],[575,28]],[[575,9],[575,11]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["lbu",[[576,9],[576,28]],[[576,9],[576,12]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["lh",[[577,9],[577,28]],[[577,9],[577,11]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["lhu",[[578,9],[578,28]],[[578,9],[578,12]],["regfilemux"],["enum_member","#AnonymousEnum23"]],["regfilemux_sel_t",[[569,4],[579,23]],[[579,6],[579,22]],["regfilemux"],["typedef","#AnonymousEnum23"]]]]],[[["rv32i_types_1",[[583,0],[583,22]],[[583,8],[583,21]],[],["package"]],[651,25]],[[["op_lui",[[595,8],[595,29]],[[595,8],[595,14]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_auipc",[[596,8],[596,29]],[[596,8],[596,16]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_jal",[[597,8],[597,29]],[[597,8],[597,14]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_jalr",[[598,8],[598,29]],[[598,8],[598,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_br",[[599,8],[599,29]],[[599,8],[599,13]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_load",[[600,8],[600,29]],[[600,8],[600,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_store",[[601,8],[601,29]],[[601,8],[601,16]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_imm",[[602,8],[602,29]],[[602,8],[602,14]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["op_reg",[[603,8],[603,29]],[[603,8],[603,14]],["rv32i_types_1"],["enum_member","#AnonymousEnum24"]],["rv32i_opcode",[[594,4],[604,19]],[[604,6],[604,18]],["rv32i_types_1"],["typedef","#AnonymousEnum24"]],["beq",[[607,8],[607,21]],[[607,8],[607,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum25"]],["bne",[[608,8],[608,21]],[[608,8],[608,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum25"]],["blt",[[609,8],[609,21]],[[609,8],[609,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum25"]],["bge",[[610,8],[610,21]],[[610,8],[610,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum25"]],["bltu",[[611,8],[611,21]],[[611,8],[611,12]],["rv32i_types_1"],["enum_member","#AnonymousEnum25"]],["bgeu",[[612,8],[612,21]],[[612,8],[612,12]],["rv32i_types_1"],["enum_member","#AnonymousEnum25"]],["branch_funct3_t",[[606,4],[613,22]],[[613,6],[613,21]],["rv32i_types_1"],["typedef","#AnonymousEnum25"]],["lb",[[616,8],[616,20]],[[616,8],[616,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum26"]],["lh",[[617,8],[617,20]],[[617,8],[617,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum26"]],["lw",[[618,8],[618,20]],[[618,8],[618,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum26"]],["lbu",[[619,8],[619,20]],[[619,8],[619,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum26"]],["lhu",[[620,8],[620,20]],[[620,8],[620,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum26"]],["load_funct3_t",[[615,4],[621,20]],[[621,6],[621,19]],["rv32i_types_1"],["typedef","#AnonymousEnum26"]],["sb",[[624,8],[624,19]],[[624,8],[624,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum27"]],["sh",[[625,8],[625,19]],[[625,8],[625,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum27"]],["sw",[[626,8],[626,19]],[[626,8],[626,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum27"]],["store_funct3_t",[[623,4],[627,21]],[[627,6],[627,20]],["rv32i_types_1"],["typedef","#AnonymousEnum27"]],["add",[[630,8],[630,21]],[[630,8],[630,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["sll",[[631,8],[631,21]],[[631,8],[631,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["slt",[[632,8],[632,21]],[[632,8],[632,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["sltu",[[633,8],[633,21]],[[633,8],[633,12]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["axor",[[634,8],[634,21]],[[634,8],[634,12]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["sr",[[635,8],[635,21]],[[635,8],[635,10]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["aor",[[636,8],[636,21]],[[636,8],[636,11]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["aand",[[637,8],[637,21]],[[637,8],[637,12]],["rv32i_types_1"],["enum_member","#AnonymousEnum28"]],["arith_funct3_t",[[629,4],[638,21]],[[638,6],[638,20]],["rv32i_types_1"],["typedef","#AnonymousEnum28"]],["alu_add",[[641,8],[641,24]],[[641,8],[641,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_sll",[[642,8],[642,24]],[[642,8],[642,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_sra",[[643,8],[643,24]],[[643,8],[643,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_sub",[[644,8],[644,24]],[[644,8],[644,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_xor",[[645,8],[645,24]],[[645,8],[645,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_srl",[[646,8],[646,24]],[[646,8],[646,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_or",[[647,8],[647,24]],[[647,8],[647,14]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_and",[[648,8],[648,24]],[[648,8],[648,15]],["rv32i_types_1"],["enum_member","#AnonymousEnum29"]],["alu_ops",[[640,4],[649,14]],[[649,6],[649,13]],["rv32i_types_1"],["typedef","#AnonymousEnum29"]]],[["pcmux",["*"]],["marmux",["*"]],["cmpmux",["*"]],["alumux",["*"]],["regfilemux",["*"]]]]]]],["pcmux","marmux","cmpmux","alumux","regfilemux"],0]]]}