#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jul 18 22:49:08 2022
# Process ID: 13168
# Current directory: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.runs/synth_1
# Command line: vivado.exe -log Risc_16_bit.vds -mode batch -messageDb vivado.pb -notrace -source Risc_16_bit.tcl
# Log file: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.runs/synth_1/Risc_16_bit.vds
# Journal file: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Risc_16_bit.tcl -notrace
Command: synth_design -top Risc_16_bit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.402 ; gain = 67.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Risc_16_bit' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:584]
INFO: [Synth 8-638] synthesizing module 'Datapath_Unit' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:460]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:28]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (1#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:28]
INFO: [Synth 8-638] synthesizing module 'GPRs' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:56]
INFO: [Synth 8-256] done synthesizing module 'GPRs' (2#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:56]
INFO: [Synth 8-638] synthesizing module 'alu_control' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:178]
INFO: [Synth 8-256] done synthesizing module 'alu_control' (3#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:178]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:150]
INFO: [Synth 8-226] default block is never used [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:160]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:150]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:115]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (5#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:115]
INFO: [Synth 8-256] done synthesizing module 'Datapath_Unit' (6#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:460]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:217]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (7#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:217]
INFO: [Synth 8-256] done synthesizing module 'Risc_16_bit' (8#1) [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/sources_1/new/Risc_16_bit.v:584]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port function_code[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port function_code[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port function_code[0]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[8]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port mem_access_addr[7]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 311.770 ; gain = 104.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 311.770 ; gain = 104.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA/SingleCycle_16bit_Risc_FPGA.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Risc_16_bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Risc_16_bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 613.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "instruction_memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
Module GPRs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Datapath_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP DU/alu_unit/result0, operation Mode is: A*B.
DSP Report: operator DU/alu_unit/result0 is absorbed into DSP DU/alu_unit/result0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 613.512 ; gain = 406.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+-----------+----------------------+------------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------+-----------+----------------------+------------------+
|Risc_16_bit | DU/dm/data_memory_reg | Implied   | 128 x 16             | RAM128X1S x 16   | 
+------------+-----------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 613.512 ; gain = 406.496
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 613.512 ; gain = 406.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 637.230 ; gain = 430.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/pc_current_reg[8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][7]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][6]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][5]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][4]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][3]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][2]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][1]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[6][0]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][7]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][6]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][5]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][4]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][3]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][2]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][1]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[5][0]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][7]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][6]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][5]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][4]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][3]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][2]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][1]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[4][0]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][7]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][6]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][5]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][4]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][3]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][2]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][1]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[3][0]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][7]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][6]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][5]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][4]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][3]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][2]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][1]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[2][0]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][15]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][14]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][13]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][12]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][11]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][10]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][9]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][8]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][7]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][6]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][5]) is unused and will be removed from module Risc_16_bit.
WARNING: [Synth 8-3332] Sequential element (DU/reg_file/reg_array_reg[1][4]) is unused and will be removed from module Risc_16_bit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 706.566 ; gain = 499.551

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     8|
|4     |LUT3   |     5|
|5     |LUT4   |    22|
|6     |LUT5   |     6|
|7     |LUT6   |     2|
|8     |FDRE   |     8|
|9     |IBUF   |     1|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    75|
|2     |  DU     |Datapath_Unit |    57|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 706.566 ; gain = 197.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 706.566 ; gain = 499.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 706.566 ; gain = 499.551
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 706.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 22:49:44 2022...
