<profile>

<section name = "Vivado HLS Report for 'thresholding'" level="0">
<item name = "Date">Fri Jul 12 17:42:49 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">edge_detector</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z015clg485-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 5.043, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2073603, 2073603, 2073603, 2073603, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2073601, 2073601, 3, 1, 1, 2073600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 58</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 27</column>
<column name="Register">-, -, 48, -</column>
<specialColumn name="Available">200, 160, 93600, 46800</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_132_p2">+, 0, 0, 21, 21, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_flatten_fu_126_p2">icmp, 0, 0, 9, 21, 16</column>
<column name="tmp_i_fu_120_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="ult_fu_138_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="storemerge_cast_i_fu_149_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_1_fu_157_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="rev2_fu_143_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">3, 4, 1, 4</column>
<column name="ap_done">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">3, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="indvar_flatten_reg_109">3, 2, 21, 42</column>
<column name="real_start">3, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="threshold_blk_n">3, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_174">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_174_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_109">21, 0, 21, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="threshold_read_reg_164">8, 0, 8, 0</column>
<column name="tmp_1_reg_183">8, 0, 8, 0</column>
<column name="tmp_i_reg_169">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, thresholding, return value</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="threshold_dout">in, 8, ap_fifo, threshold, pointer</column>
<column name="threshold_empty_n">in, 1, ap_fifo, threshold, pointer</column>
<column name="threshold_read">out, 1, ap_fifo, threshold, pointer</column>
</table>
</item>
</section>
</profile>
