#Start recording tcl command: 7/3/2022 12:16:13
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_run PAR -impl clkdivtwo
prj_run Map -impl clkdivtwo
prj_run Map -impl clkdivtwo
prj_run Map -impl clkdivtwo -task MapTrace
prj_run Map -impl clkdivtwo -task MapVHDLSimFile
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clktest/clktest.spf"
#Stop recording: 7/3/2022 13:38:29
