
*** Running vivado
    with args -log design_1_dlmb_bram_if_cntlr_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dlmb_bram_if_cntlr_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_dlmb_bram_if_cntlr_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:01:19 . Memory (MB): peak = 342.730 ; gain = 132.098
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (4#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:22 . Memory (MB): peak = 382.055 ; gain = 171.422
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:22 . Memory (MB): peak = 382.055 ; gain = 171.422
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 775.934 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:02:10 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:02:10 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:02:10 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:02:10 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:02:11 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:02:31 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:02:31 . Memory (MB): peak = 775.934 ; gain = 565.301
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:02:31 . Memory (MB): peak = 784.496 ; gain = 573.863
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:02:32 . Memory (MB): peak = 784.496 ; gain = 573.863
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:02:21 . Memory (MB): peak = 813.762 ; gain = 550.688
