# slang-demos
Quick demonstrations/references of slang SystemVerilog parser outputs

## Sources

* [ultraembedded/riscv](https://github.com/ultraembedded/riscv) core at 7ae6f80
    * Especially looked at the `riscv_exec.sv` module
