#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr  6 15:28:43 2022
# Process ID: 8368
# Current directory: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/top.vds
# Journal file: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 711.723 ; gain = 177.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:30]
INFO: [Synth 8-3491] module 'Prescaler25' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/.Xil/Vivado-8368-DESKTOP-2II8BHC/realtime/Prescaler25_stub.vhdl:5' bound to instance 'Pre0' of component 'Prescaler25' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Prescaler25' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/.Xil/Vivado-8368-DESKTOP-2II8BHC/realtime/Prescaler25_stub.vhdl:14]
INFO: [Synth 8-3491] module 'sprites' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:17' bound to instance 'SP0' of component 'sprites' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'sprites' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:30]
WARNING: [Synth 8-614] signal 'enSig' is read in the process but is not in the sensitivity list [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'sprites' (1#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:30]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:7' bound to instance 'receiver' of component 'UART_rx' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:24]
	Parameter BAUD_X16_CLK_TICKS bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:80]
WARNING: [Synth 8-3848] Net enSig in module/entity UART_rx does not have driver. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:15]
WARNING: [Synth 8-3848] Net avSig in module/entity UART_rx does not have driver. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:16]
WARNING: [Synth 8-3848] Net rx_audio_out in module/entity UART_rx does not have driver. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (2#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:24]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:17' bound to instance 'VGA0' of component 'VGA' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:28]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1333]
WARNING: [Synth 8-6014] Unused sequential element tempX_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1351]
WARNING: [Synth 8-6014] Unused sequential element tempY_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1352]
WARNING: [Synth 8-6014] Unused sequential element code_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1356]
WARNING: [Synth 8-6014] Unused sequential element ColoursIn_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1360]
INFO: [Synth 8-256] done synthesizing module 'VGA' (3#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:28]
WARNING: [Synth 8-3848] Net tmp_en in module/entity top does not have driver. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:30]
WARNING: [Synth 8-3331] design UART_rx has unconnected port enSig
WARNING: [Synth 8-3331] design UART_rx has unconnected port avSig
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[6]
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[5]
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[4]
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[3]
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[2]
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[1]
WARNING: [Synth 8-3331] design UART_rx has unconnected port rx_audio_out[0]
WARNING: [Synth 8-3331] design sprites has unconnected port reset
WARNING: [Synth 8-3331] design sprites has unconnected port enable
WARNING: [Synth 8-3331] design sprites has unconnected port b1
WARNING: [Synth 8-3331] design sprites has unconnected port b2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 889.859 ; gain = 355.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 889.859 ; gain = 355.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 889.859 ; gain = 355.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc] for cell 'Pre0'
Finished Parsing XDC File [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc] for cell 'Pre0'
Parsing XDC File [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:53]
Finished Parsing XDC File [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1115.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1115.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Pre0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sprites__GB0  |           1|     30817|
|2     |sprites__GB1  |           1|     11767|
|3     |sprites__GB2  |           1|     10832|
|4     |sprites__GB3  |           1|     29052|
|5     |sprites__GB4  |           1|     21140|
|6     |top__GC0      |           1|     33571|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1542  
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	 400 Input      3 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	 400 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 131   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	 400 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sprites 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1537  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 126   
Module UART_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	 400 Input      3 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 1     
	 400 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	 400 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port button1
WARNING: [Synth 8-3331] design top has unconnected port button2
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][7]' (FDE) to 'conf_array_reg[23,19][8]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][8]' (FDE) to 'conf_array_reg[23,19][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][9]' (FDE) to 'conf_array_reg[23,19][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][10]' (FDE) to 'conf_array_reg[23,19][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][11]' (FDE) to 'conf_array_reg[23,19][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][12]' (FDE) to 'conf_array_reg[23,19][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][13]' (FDE) to 'conf_array_reg[23,19][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][14]' (FDE) to 'conf_array_reg[23,19][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][15]' (FDE) to 'conf_array_reg[23,19][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][16]' (FDE) to 'conf_array_reg[23,19][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][17]' (FDE) to 'conf_array_reg[23,19][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][18]' (FDE) to 'conf_array_reg[23,19][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][19]' (FDE) to 'conf_array_reg[23,19][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][20]' (FDE) to 'conf_array_reg[23,19][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][21]' (FDE) to 'conf_array_reg[23,19][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][22]' (FDE) to 'conf_array_reg[23,19][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][23]' (FDE) to 'conf_array_reg[23,19][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][24]' (FDE) to 'conf_array_reg[23,19][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][25]' (FDE) to 'conf_array_reg[23,19][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][26]' (FDE) to 'conf_array_reg[23,19][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][27]' (FDE) to 'conf_array_reg[23,19][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][28]' (FDE) to 'conf_array_reg[23,19][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][29]' (FDE) to 'conf_array_reg[23,19][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,19][30]' (FDE) to 'conf_array_reg[23,19][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,19][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][7]' (FDE) to 'conf_array_reg[23,20][8]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][8]' (FDE) to 'conf_array_reg[23,20][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][9]' (FDE) to 'conf_array_reg[23,20][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][10]' (FDE) to 'conf_array_reg[23,20][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][11]' (FDE) to 'conf_array_reg[23,20][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][12]' (FDE) to 'conf_array_reg[23,20][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][13]' (FDE) to 'conf_array_reg[23,20][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][14]' (FDE) to 'conf_array_reg[23,20][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][15]' (FDE) to 'conf_array_reg[23,20][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][16]' (FDE) to 'conf_array_reg[23,20][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][17]' (FDE) to 'conf_array_reg[23,20][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][18]' (FDE) to 'conf_array_reg[23,20][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][19]' (FDE) to 'conf_array_reg[23,20][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][20]' (FDE) to 'conf_array_reg[23,20][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][21]' (FDE) to 'conf_array_reg[23,20][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][22]' (FDE) to 'conf_array_reg[23,20][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][23]' (FDE) to 'conf_array_reg[23,20][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][24]' (FDE) to 'conf_array_reg[23,20][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][25]' (FDE) to 'conf_array_reg[23,20][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][26]' (FDE) to 'conf_array_reg[23,20][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][27]' (FDE) to 'conf_array_reg[23,20][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][28]' (FDE) to 'conf_array_reg[23,20][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][29]' (FDE) to 'conf_array_reg[23,20][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[23,20][30]' (FDE) to 'conf_array_reg[23,20][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,20][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][7]' (FDE) to 'conf_array_reg[8,12][8]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][8]' (FDE) to 'conf_array_reg[8,12][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][9]' (FDE) to 'conf_array_reg[8,12][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][10]' (FDE) to 'conf_array_reg[8,12][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][11]' (FDE) to 'conf_array_reg[8,12][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][12]' (FDE) to 'conf_array_reg[8,12][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][13]' (FDE) to 'conf_array_reg[8,12][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][14]' (FDE) to 'conf_array_reg[8,12][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][15]' (FDE) to 'conf_array_reg[8,12][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][16]' (FDE) to 'conf_array_reg[8,12][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][17]' (FDE) to 'conf_array_reg[8,12][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][18]' (FDE) to 'conf_array_reg[8,12][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][19]' (FDE) to 'conf_array_reg[8,12][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][20]' (FDE) to 'conf_array_reg[8,12][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][21]' (FDE) to 'conf_array_reg[8,12][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][22]' (FDE) to 'conf_array_reg[8,12][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][23]' (FDE) to 'conf_array_reg[8,12][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][24]' (FDE) to 'conf_array_reg[8,12][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][25]' (FDE) to 'conf_array_reg[8,12][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][26]' (FDE) to 'conf_array_reg[8,12][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][27]' (FDE) to 'conf_array_reg[8,12][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][28]' (FDE) to 'conf_array_reg[8,12][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][29]' (FDE) to 'conf_array_reg[8,12][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,12][30]' (FDE) to 'conf_array_reg[8,12][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,12][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][7]' (FDE) to 'conf_array_reg[8,15][8]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][8]' (FDE) to 'conf_array_reg[8,15][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][9]' (FDE) to 'conf_array_reg[8,15][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][10]' (FDE) to 'conf_array_reg[8,15][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][11]' (FDE) to 'conf_array_reg[8,15][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][12]' (FDE) to 'conf_array_reg[8,15][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][13]' (FDE) to 'conf_array_reg[8,15][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][14]' (FDE) to 'conf_array_reg[8,15][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][15]' (FDE) to 'conf_array_reg[8,15][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][16]' (FDE) to 'conf_array_reg[8,15][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][17]' (FDE) to 'conf_array_reg[8,15][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][18]' (FDE) to 'conf_array_reg[8,15][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][19]' (FDE) to 'conf_array_reg[8,15][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][20]' (FDE) to 'conf_array_reg[8,15][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][21]' (FDE) to 'conf_array_reg[8,15][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][22]' (FDE) to 'conf_array_reg[8,15][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][23]' (FDE) to 'conf_array_reg[8,15][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][24]' (FDE) to 'conf_array_reg[8,15][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][25]' (FDE) to 'conf_array_reg[8,15][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][26]' (FDE) to 'conf_array_reg[8,15][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][27]' (FDE) to 'conf_array_reg[8,15][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][28]' (FDE) to 'conf_array_reg[8,15][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][29]' (FDE) to 'conf_array_reg[8,15][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[8,15][30]' (FDE) to 'conf_array_reg[8,15][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,15][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][7]' (FDE) to 'conf_array_reg[24,2][8]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][8]' (FDE) to 'conf_array_reg[24,2][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][9]' (FDE) to 'conf_array_reg[24,2][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][10]' (FDE) to 'conf_array_reg[24,2][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[12,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[12,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[19,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[12,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[12,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[19,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[19,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[19,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,19][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[22,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[22,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[22,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[17,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[22,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,11][31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|VGA         | SpaceshipBlue[0]  | 512x2         | LUT            | 
|VGA         | SpaceshipRed[0]   | 512x2         | LUT            | 
|VGA         | MushroomRed[0]    | 512x2         | LUT            | 
|VGA         | MushroomYellow[0] | 512x2         | LUT            | 
|VGA         | HartEmpty[0]      | 512x1         | LUT            | 
|VGA         | InstaKill[0]      | 512x1         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sprites__GB0  |           1|      3477|
|2     |sprites__GB1  |           1|      1626|
|3     |sprites__GB2  |           1|      1482|
|4     |sprites__GB3  |           1|      3786|
|5     |sprites__GB4  |           1|      2485|
|6     |top__GC0      |           1|     27851|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Pre0/clk_25' to pin 'Pre0/bbstub_clk_25/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:16 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sprites__GB0  |           1|      3477|
|2     |sprites__GB1  |           1|      1626|
|3     |sprites__GB2  |           1|      1482|
|4     |sprites__GB3  |           1|      3786|
|5     |sprites__GB4  |           1|      2485|
|6     |top__GC0      |           1|      8651|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:27 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Prescaler25   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Prescaler25_bbox_0 |     1|
|2     |LUT1               |     2|
|3     |LUT2               |     5|
|4     |LUT3               |     6|
|5     |LUT4               |     6|
|6     |LUT5               |    14|
|7     |LUT6               |    37|
|8     |FDCE               |    20|
|9     |FDRE               |    30|
|10    |FDSE               |     4|
|11    |IBUF               |     2|
|12    |OBUF               |    13|
|13    |OBUFT              |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |   142|
|2     |  VGA0     |VGA     |    57|
|3     |  receiver |UART_rx |    67|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1115.258 ; gain = 580.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:02:16 . Memory (MB): peak = 1115.258 ; gain = 355.227
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:30 . Memory (MB): peak = 1115.258 ; gain = 580.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:36 . Memory (MB): peak = 1115.258 ; gain = 814.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1115.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 15:31:23 2022...
