<stg><name>rv32i_npp_ip</name>


<trans_list>

<trans id="517" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %nbi = alloca i32 1

]]></Node>
<StgValue><ssdm name="nbi"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="32">
<![CDATA[
entry:1 %pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %reg_file = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %reg_file_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %reg_file_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %reg_file_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %reg_file_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %reg_file_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %reg_file_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %reg_file_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %reg_file_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %reg_file_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %reg_file_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %reg_file_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %reg_file_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %reg_file_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %reg_file_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %reg_file_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:18 %reg_file_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_16"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %reg_file_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %reg_file_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_18"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %reg_file_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_19"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:22 %reg_file_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %reg_file_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_21"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %reg_file_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_22"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %reg_file_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %reg_file_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %reg_file_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %reg_file_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %reg_file_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %reg_file_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %reg_file_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %reg_file_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %reg_file_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_31"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:34 %spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln24"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:46 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc

]]></Node>
<StgValue><ssdm name="start_pc_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="32">
<![CDATA[
entry:48 %trunc_ln43 = trunc i32 %start_pc_read

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %store_ln36 = store i32 0, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %store_ln36 = store i32 0, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %store_ln36 = store i32 0, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %store_ln36 = store i32 0, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %store_ln36 = store i32 0, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %store_ln36 = store i32 0, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %store_ln36 = store i32 0, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %store_ln36 = store i32 0, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %store_ln36 = store i32 0, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %store_ln36 = store i32 0, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %store_ln36 = store i32 0, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %store_ln36 = store i32 0, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %store_ln36 = store i32 0, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %store_ln36 = store i32 0, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %store_ln36 = store i32 0, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64 %store_ln36 = store i32 0, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %store_ln36 = store i32 0, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %store_ln36 = store i32 0, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %store_ln36 = store i32 0, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %store_ln36 = store i32 0, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %store_ln36 = store i32 0, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %store_ln36 = store i32 0, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %store_ln36 = store i32 0, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %store_ln36 = store i32 0, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %store_ln36 = store i32 0, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %store_ln36 = store i32 0, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %store_ln36 = store i32 0, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %store_ln36 = store i32 0, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %store_ln36 = store i32 0, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %store_ln36 = store i32 0, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %store_ln36 = store i32 0, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %store_ln36 = store i32 0, i32 %reg_file

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:81 %store_ln126 = store i15 %trunc_ln43, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %store_ln40 = store i32 1, i32 %nbi

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
entry:83 %br_ln45 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
do.body:0 %pc_1 = load i15 %pc

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="15">
<![CDATA[
do.body:35 %zext_ln12 = zext i15 %pc_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.body:36 %code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="code_ram_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="15">
<![CDATA[
do.body:37 %instruction = load i15 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:1 %reg_file_32 = load i32 %reg_file

]]></Node>
<StgValue><ssdm name="reg_file_32"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:2 %reg_file_33 = load i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="reg_file_33"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:3 %reg_file_34 = load i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="reg_file_34"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:4 %reg_file_35 = load i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="reg_file_35"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:5 %reg_file_36 = load i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="reg_file_36"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:6 %reg_file_37 = load i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="reg_file_37"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:7 %reg_file_38 = load i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="reg_file_38"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:8 %reg_file_39 = load i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="reg_file_39"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:9 %reg_file_40 = load i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="reg_file_40"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:10 %reg_file_41 = load i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="reg_file_41"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:11 %reg_file_42 = load i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="reg_file_42"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:12 %reg_file_43 = load i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="reg_file_43"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:13 %reg_file_44 = load i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="reg_file_44"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:14 %reg_file_45 = load i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="reg_file_45"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:15 %reg_file_46 = load i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="reg_file_46"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:16 %reg_file_47 = load i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="reg_file_47"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:17 %reg_file_48 = load i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="reg_file_48"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:18 %reg_file_49 = load i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="reg_file_49"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:19 %reg_file_50 = load i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="reg_file_50"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:20 %reg_file_51 = load i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="reg_file_51"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:21 %reg_file_52 = load i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="reg_file_52"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:22 %reg_file_53 = load i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="reg_file_53"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:23 %reg_file_54 = load i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="reg_file_54"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:24 %reg_file_55 = load i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="reg_file_55"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:25 %reg_file_56 = load i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="reg_file_56"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:26 %reg_file_57 = load i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="reg_file_57"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:27 %reg_file_58 = load i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="reg_file_58"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:28 %reg_file_59 = load i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="reg_file_59"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:29 %reg_file_60 = load i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="reg_file_60"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:30 %reg_file_61 = load i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="reg_file_61"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:31 %reg_file_62 = load i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="reg_file_62"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:32 %reg_file_63 = load i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="reg_file_63"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.body:33 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body:34 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="15">
<![CDATA[
do.body:37 %instruction = load i15 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:38 %d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="d_i_opcode"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:39 %d_i_rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="d_i_rd"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:40 %d_imm_inst_19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="d_imm_inst_19_12"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:41 %d_i_func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="d_i_func3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:42 %d_i_rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="d_i_rs1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:43 %d_i_rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24

]]></Node>
<StgValue><ssdm name="d_i_rs2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:44 %f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30

]]></Node>
<StgValue><ssdm name="f7_6"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:45 %d_i_is_load = icmp_eq  i5 %d_i_opcode, i5 0

]]></Node>
<StgValue><ssdm name="d_i_is_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:46 %d_i_is_store = icmp_eq  i5 %d_i_opcode, i5 8

]]></Node>
<StgValue><ssdm name="d_i_is_store"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:47 %d_i_is_jalr = icmp_eq  i5 %d_i_opcode, i5 25

]]></Node>
<StgValue><ssdm name="d_i_is_jalr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:48 %d_i_is_lui = icmp_eq  i5 %d_i_opcode, i5 13

]]></Node>
<StgValue><ssdm name="d_i_is_lui"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:49 %d_i_is_op_imm = icmp_eq  i5 %d_i_opcode, i5 4

]]></Node>
<StgValue><ssdm name="d_i_is_op_imm"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:50 %opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:51 %opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
do.body:52 %switch_ln58 = switch i2 %opch, void %sw.bb5.i.i.i, i2 0, void %sw.bb.i.i.i55, i2 1, void %sw.bb1.i.i.i56, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="switch_ln58"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb1.i.i.i56:0 %switch_ln17 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i, i3 0, void %sw.bb.i40.i.i.i, i3 5, void %sw.bb5.i55.i.i.i, i3 4, void %sw.bb4.i52.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i52.i.i.i:0 %br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i55.i.i.i:0 %br_ln23 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i40.i.i.i:0 %br_ln18 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb.i.i.i55:0 %switch_ln4 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i, i3 0, void %sw.bb.i70.i.i.i, i3 5, void %sw.bb5.i85.i.i.i, i3 4, void %sw.bb4.i82.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln4"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i82.i.i.i:0 %br_ln9 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i85.i.i.i:0 %br_ln10 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i70.i.i.i:0 %br_ln5 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb5.i.i.i:0 %switch_ln43 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i, i3 0, void %sw.bb.i.i.i.i, i3 1, void %sw.bb1.i.i.i.i, i3 3, void %sw.bb3.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i.i.i:0 %br_ln47 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i.i.i:0 %br_ln45 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i.i.i:0 %br_ln44 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i:0 %d_i_type = phi i3 6, void %sw.bb3.i.i.i.i, i3 2, void %sw.bb1.i.i.i.i, i3 4, void %sw.bb.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i, i3 1, void %sw.bb4.i52.i.i.i, i3 3, void %sw.bb.i40.i.i.i, i3 5, void %sw.bb5.i85.i.i.i, i3 2, void %sw.bb4.i82.i.i.i, i3 2, void %sw.bb.i70.i.i.i, i3 7, void %do.body, i3 7, void %sw.bb.i.i.i55, i3 7, void %sw.bb1.i.i.i56, i3 7, void %sw.bb5.i.i.i

]]></Node>
<StgValue><ssdm name="d_i_type"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i:1 %d_i_is_r_type = icmp_eq  i3 %d_i_type, i3 1

]]></Node>
<StgValue><ssdm name="d_i_is_r_type"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i:2 %d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i:3 %d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i:4 %d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i:5 %switch_ln34 = switch i3 %d_i_type, void %_Z6decodejP21decoded_instruction_s.95.exit, i3 6, void %sw.bb35.i.i, i3 5, void %sw.bb31.i.i74, i3 2, void %sw.bb17.i.i, i3 3, void %sw.bb21.i.i69, i3 4, void %sw.bb26.i.i

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i.i:1 %d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8

]]></Node>
<StgValue><ssdm name="d_i_imm_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i.i:2 %sext_ln39 = sext i12 %d_i_imm_4

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i.i:3 %br_ln39 = br void %_Z6decodejP21decoded_instruction_s.95.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i.i69:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i.i69:1 %d_i_imm_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %d_i_rd

]]></Node>
<StgValue><ssdm name="d_i_imm_3"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i.i69:2 %sext_ln38 = sext i12 %d_i_imm_3

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i.i69:3 %br_ln38 = br void %_Z6decodejP21decoded_instruction_s.95.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i.i:0 %d_i_imm_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="d_i_imm_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i.i:1 %sext_ln37 = sext i12 %d_i_imm_2

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i:2 %br_ln37 = br void %_Z6decodejP21decoded_instruction_s.95.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i.i74:0 %d_i_imm_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="d_i_imm_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i74:1 %br_ln40 = br void %_Z6decodejP21decoded_instruction_s.95.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb35.i.i:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i.i:2 %d_i_imm = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %d_imm_inst_19_12, i1 %tmp_6, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="d_i_imm"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i.i:3 %br_ln41 = br void %_Z6decodejP21decoded_instruction_s.95.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:0 %d_i_imm_5 = phi i20 %d_i_imm, void %sw.bb35.i.i, i20 %d_i_imm_1, void %sw.bb31.i.i74, i20 %sext_ln39, void %sw.bb26.i.i, i20 %sext_ln38, void %sw.bb21.i.i69, i20 %sext_ln37, void %sw.bb17.i.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i

]]></Node>
<StgValue><ssdm name="d_i_imm_5"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="5" op_18_bw="32" op_19_bw="5" op_20_bw="32" op_21_bw="5" op_22_bw="32" op_23_bw="5" op_24_bw="32" op_25_bw="5" op_26_bw="32" op_27_bw="5" op_28_bw="32" op_29_bw="5" op_30_bw="32" op_31_bw="5" op_32_bw="32" op_33_bw="5" op_34_bw="32" op_35_bw="5" op_36_bw="32" op_37_bw="5" op_38_bw="32" op_39_bw="5" op_40_bw="32" op_41_bw="5" op_42_bw="32" op_43_bw="5" op_44_bw="32" op_45_bw="5" op_46_bw="32" op_47_bw="5" op_48_bw="32" op_49_bw="5" op_50_bw="32" op_51_bw="5" op_52_bw="32" op_53_bw="5" op_54_bw="32" op_55_bw="5" op_56_bw="32" op_57_bw="5" op_58_bw="32" op_59_bw="5" op_60_bw="32" op_61_bw="5" op_62_bw="32" op_63_bw="5" op_64_bw="32" op_65_bw="32" op_66_bw="5">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:1 %rv1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %d_i_rs1

]]></Node>
<StgValue><ssdm name="rv1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="32">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:2 %trunc_ln251 = trunc i32 %rv1

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="5" op_18_bw="32" op_19_bw="5" op_20_bw="32" op_21_bw="5" op_22_bw="32" op_23_bw="5" op_24_bw="32" op_25_bw="5" op_26_bw="32" op_27_bw="5" op_28_bw="32" op_29_bw="5" op_30_bw="32" op_31_bw="5" op_32_bw="32" op_33_bw="5" op_34_bw="32" op_35_bw="5" op_36_bw="32" op_37_bw="5" op_38_bw="32" op_39_bw="5" op_40_bw="32" op_41_bw="5" op_42_bw="32" op_43_bw="5" op_44_bw="32" op_45_bw="5" op_46_bw="32" op_47_bw="5" op_48_bw="32" op_49_bw="5" op_50_bw="32" op_51_bw="5" op_52_bw="32" op_53_bw="5" op_54_bw="32" op_55_bw="5" op_56_bw="32" op_57_bw="5" op_58_bw="32" op_59_bw="5" op_60_bw="32" op_61_bw="5" op_62_bw="32" op_63_bw="5" op_64_bw="32" op_65_bw="32" op_66_bw="5">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:3 %rv2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="rv2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="20">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:4 %sext_ln85 = sext i20 %d_i_imm_5

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:5 %imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_5, i12 0

]]></Node>
<StgValue><ssdm name="imm12"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:6 %pc4 = shl i15 %pc_1, i15 2

]]></Node>
<StgValue><ssdm name="pc4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:7 %npc4 = add i15 %pc4, i15 4

]]></Node>
<StgValue><ssdm name="npc4"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
_Z6decodejP21decoded_instruction_s.95.exit:8 %switch_ln89 = switch i3 %d_i_type, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i, i3 1, void %sw.bb.i124.i, i3 2, void %sw.bb3.i.i, i3 3, void %sw.bb25.i.i, i3 4, void %sw.bb30.i135.i_ifconv, i3 5, void %sw.bb34.i139.i, i3 6, void %sw.bb43.i.i

]]></Node>
<StgValue><ssdm name="switch_ln89"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="15">
<![CDATA[
sw.bb43.i.i:0 %zext_ln117 = zext i15 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
sw.bb43.i.i:1 %br_ln118 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
<literal name="d_i_is_lui" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="15">
<![CDATA[
sw.bb34.i139.i:0 %zext_ln114 = zext i15 %pc4

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
<literal name="d_i_is_lui" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34.i139.i:1 %result_2 = add i32 %imm12, i32 %zext_ln114

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb34.i139.i:2 %result_3 = select i1 %d_i_is_lui, i32 %imm12, i32 %result_2

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i135.i_ifconv:0 %icmp_ln39 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i135.i_ifconv:1 %xor_ln39 = xor i1 %icmp_ln39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i135.i_ifconv:2 %icmp_ln32 = icmp_eq  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i135.i_ifconv:3 %icmp_ln33 = icmp_ne  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i135.i_ifconv:4 %icmp_ln36 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i135.i_ifconv:5 %icmp_ln37 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i135.i_ifconv:6 %xor_ln37 = xor i1 %icmp_ln37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i135.i_ifconv:7 %icmp_ln38 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:8 %icmp_ln31 = icmp_eq  i3 %d_i_func3, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:9 %icmp_ln31_1 = icmp_eq  i3 %d_i_func3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:10 %icmp_ln31_2 = icmp_eq  i3 %d_i_func3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:11 %icmp_ln31_3 = icmp_eq  i3 %d_i_func3, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:12 %icmp_ln31_4 = icmp_eq  i3 %d_i_func3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:13 %icmp_ln31_5 = icmp_eq  i3 %d_i_func3, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i135.i_ifconv:14 %icmp_ln31_6 = icmp_eq  i3 %d_i_func3, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i135.i_ifconv:15 %or_ln31 = or i1 %icmp_ln31_5, i1 %icmp_ln31_6

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
sw.bb30.i135.i_ifconv:16 %sel_tmp4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln31, i1 %icmp_ln31_1, i1 %icmp_ln31_2, i1 %icmp_ln31_3, i1 %icmp_ln31_4, i1 %or_ln31

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="6" op_6_bw="1" op_7_bw="6" op_8_bw="1" op_9_bw="6" op_10_bw="1" op_11_bw="6" op_12_bw="1" op_13_bw="6" op_14_bw="1" op_15_bw="1" op_16_bw="6">
<![CDATA[
sw.bb30.i135.i_ifconv:17 %result_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.7i1.i1.i6, i6 32, i1 %icmp_ln38, i6 16, i1 %xor_ln37, i6 8, i1 %icmp_ln36, i6 4, i1 %icmp_ln33, i6 2, i1 %icmp_ln32, i6 1, i1 0, i6 0, i1 %xor_ln39, i1 0, i6 %sel_tmp4

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25.i.i:0 %result = add i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3.i.i:0 %br_ln94 = br i1 %d_i_is_jalr, void %if.else.i.i, void %if.then.i125.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i:0 %br_ln96 = br i1 %d_i_is_load, void %if.else13.i.i, void %if.then9.i.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else13.i.i:0 %br_ln98 = br i1 %d_i_is_op_imm, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i, void %if.then16.i.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_is_r_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="20">
<![CDATA[
if.then16.i.i:0 %shift_2 = trunc i20 %d_i_imm_5

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then16.i.i:1 %shift_3 = select i1 %d_i_is_r_type, i5 %shift_2, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="shift_3"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then16.i.i:2 %switch_ln54 = switch i3 %d_i_func3, void %sw.bb30.i.i.i, i3 0, void %sw.bb.i25.i.i, i3 1, void %sw.bb11.i.i.i, i3 2, void %sw.bb13.i.i.i, i3 3, void %sw.bb14.i.i.i, i3 4, void %sw.bb17.i.i.i, i3 5, void %sw.bb18.i.i.i, i3 6, void %sw.bb29.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i.i.i:0 %result_29 = or i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i.i.i:0 %zext_ln69_1 = zext i5 %shift_3

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i.i:1 %result_26 = ashr i32 %rv1, i32 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i.i:2 %result_27 = lshr i32 %rv1, i32 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i.i.i:3 %result_28 = select i1 %f7_6, i32 %result_26, i32 %result_27

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i.i.i:0 %result_25 = xor i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i.i.i:0 %result_24 = icmp_ult  i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i.i.i:0 %result_23 = icmp_slt  i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i.i.i:0 %zext_ln60_1 = zext i5 %shift_3

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i.i.i:1 %result_22 = shl i32 %rv1, i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i25.i.i:0 %and_ln55_1 = and i1 %d_i_is_r_type, i1 %f7_6

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i25.i.i:1 %result_19 = sub i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i25.i.i:2 %result_20 = add i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i25.i.i:3 %result_21 = select i1 %and_ln55_1, i32 %result_19, i32 %result_20

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i.i.i:0 %result_18 = and i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then9.i.i:0 %result_17 = add i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="15">
<![CDATA[
if.then.i125.i:0 %zext_ln95 = zext i15 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
if.then.i125.i:1 %br_ln95 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_is_r_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="32">
<![CDATA[
sw.bb.i124.i:0 %shift = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
sw.bb.i124.i:1 %shift_1 = select i1 %d_i_is_r_type, i5 %shift, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb.i124.i:2 %switch_ln54 = switch i3 %d_i_func3, void %sw.bb30.i117.i.i, i3 0, void %sw.bb.i76.i.i, i3 1, void %sw.bb11.i90.i.i, i3 2, void %sw.bb13.i93.i.i, i3 3, void %sw.bb14.i96.i.i, i3 4, void %sw.bb17.i98.i.i, i3 5, void %sw.bb18.i101.i.i, i3 6, void %sw.bb29.i115.i.i

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i115.i.i:0 %result_16 = or i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i101.i.i:0 %zext_ln69 = zext i5 %shift_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i101.i.i:1 %result_13 = ashr i32 %rv1, i32 %zext_ln69

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i101.i.i:2 %result_14 = lshr i32 %rv1, i32 %zext_ln69

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i101.i.i:3 %result_15 = select i1 %f7_6, i32 %result_13, i32 %result_14

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i98.i.i:0 %result_12 = xor i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i96.i.i:0 %result_11 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i93.i.i:0 %result_10 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i90.i.i:0 %zext_ln60 = zext i5 %shift_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i90.i.i:1 %result_9 = shl i32 %rv1, i32 %zext_ln60

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i76.i.i:0 %and_ln55 = and i1 %d_i_is_r_type, i1 %f7_6

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i76.i.i:1 %result_6 = sub i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i76.i.i:2 %result_7 = add i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i76.i.i:3 %result_8 = select i1 %and_ln55, i32 %result_6, i32 %result_7

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i117.i.i:0 %result_5 = and i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i139.i:3 %br_ln115 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1">
<![CDATA[
sw.bb30.i135.i_ifconv:18 %zext_ln108 = zext i1 %result_1

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i135.i_ifconv:19 %br_ln109 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25.i.i:1 %br_ln105 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i.i:1 %br_ln74 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i.i.i:4 %br_ln72 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i.i:1 %br_ln67 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i.i.i:1 %zext_ln64_1 = zext i1 %result_24

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i.i.i:2 %br_ln65 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i.i.i:1 %zext_ln62_1 = zext i1 %result_23

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.i.i:2 %br_ln63 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i.i.i:2 %br_ln61 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i25.i.i:4 %br_ln59 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i.i:1 %br_ln76 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i:1 %br_ln97 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i115.i.i:1 %br_ln74 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i101.i.i:4 %br_ln72 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i98.i.i:1 %br_ln67 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i96.i.i:1 %zext_ln64 = zext i1 %result_11

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i96.i.i:2 %br_ln65 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i93.i.i:1 %zext_ln62 = zext i1 %result_10

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i93.i.i:2 %br_ln63 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i90.i.i:2 %br_ln61 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i76.i.i:4 %br_ln59 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i117.i.i:1 %br_ln76 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0">
<![CDATA[
_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i:0 %result_30 = phi i32 %zext_ln117, void %sw.bb43.i.i, i32 %result_3, void %sw.bb34.i139.i, i32 %zext_ln108, void %sw.bb30.i135.i_ifconv, i32 %result, void %sw.bb25.i.i, i32 %zext_ln95, void %if.then.i125.i, i32 %result_17, void %if.then9.i.i, i32 %result_18, void %sw.bb30.i.i.i, i32 %result_29, void %sw.bb29.i.i.i, i32 %result_28, void %sw.bb18.i.i.i, i32 %result_25, void %sw.bb17.i.i.i, i32 %zext_ln64_1, void %sw.bb14.i.i.i, i32 %zext_ln62_1, void %sw.bb13.i.i.i, i32 %result_22, void %sw.bb11.i.i.i, i32 %result_21, void %sw.bb.i25.i.i, i32 %result_5, void %sw.bb30.i117.i.i, i32 %result_16, void %sw.bb29.i115.i.i, i32 %result_15, void %sw.bb18.i101.i.i, i32 %result_12, void %sw.bb17.i98.i.i, i32 %zext_ln64, void %sw.bb14.i96.i.i, i32 %zext_ln62, void %sw.bb13.i93.i.i, i32 %result_9, void %sw.bb11.i90.i.i, i32 %result_8, void %sw.bb.i76.i.i, i32 0, void %_Z6decodejP21decoded_instruction_s.95.exit, i32 0, void %if.else13.i.i

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="32">
<![CDATA[
_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i:1 %a01 = trunc i32 %result_30

]]></Node>
<StgValue><ssdm name="a01"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i:2 %br_ln256 = br i1 %d_i_is_store, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:0 %msize = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="msize"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:1 %a1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_30, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:2 %rv2_0 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_0"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="32">
<![CDATA[
if.then.i:3 %rv2_01 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_01"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i:4 %switch_ln231 = switch i2 %msize, void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i, i2 0, void %sw.bb.i91.i, i2 1, void %sw.bb4.i.i, i2 2, void %sw.bb6.i.i

]]></Node>
<StgValue><ssdm name="switch_ln231"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="15">
<![CDATA[
sw.bb6.i.i:0 %zext_ln239 = zext i15 %a1

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb6.i.i:1 %data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="data_ram_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i:2 %store_ln239 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i:3 %br_ln240 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="16">
<![CDATA[
sw.bb4.i.i:0 %zext_ln236 = zext i16 %rv2_01

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb4.i.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_30, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb4.i.i:2 %and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="2">
<![CDATA[
sw.bb4.i.i:3 %zext_ln236_1 = zext i2 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln236_1"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb4.i.i:4 %shl_ln236 = shl i4 3, i4 %zext_ln236_1

]]></Node>
<StgValue><ssdm name="shl_ln236"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
sw.bb4.i.i:5 %shl_ln236_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln236_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
sw.bb4.i.i:6 %zext_ln236_2 = zext i5 %shl_ln236_1

]]></Node>
<StgValue><ssdm name="zext_ln236_2"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i.i:7 %shl_ln236_2 = shl i32 %zext_ln236, i32 %zext_ln236_2

]]></Node>
<StgValue><ssdm name="shl_ln236_2"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="8">
<![CDATA[
sw.bb.i91.i:0 %zext_ln233 = zext i8 %rv2_0

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="2">
<![CDATA[
sw.bb.i91.i:1 %zext_ln233_1 = zext i2 %a01

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb.i91.i:2 %shl_ln233 = shl i4 1, i4 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="shl_ln233"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
sw.bb.i91.i:3 %shl_ln233_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln233_1"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="5">
<![CDATA[
sw.bb.i91.i:4 %zext_ln233_2 = zext i5 %shl_ln233_1

]]></Node>
<StgValue><ssdm name="zext_ln233_2"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i91.i:5 %shl_ln233_2 = shl i32 %zext_ln233, i32 %zext_ln233_2

]]></Node>
<StgValue><ssdm name="shl_ln233_2"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="15">
<![CDATA[
sw.bb.i91.i:6 %zext_ln233_3 = zext i15 %a1

]]></Node>
<StgValue><ssdm name="zext_ln233_3"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i91.i:7 %data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln233_3

]]></Node>
<StgValue><ssdm name="data_ram_addr"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i91.i:8 %store_ln233 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln233_2, i4 %shl_ln233

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i91.i:9 %br_ln234 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:1 %a2_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_30, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="a2_1"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="15">
<![CDATA[
if.then9.i_ifconv:2 %zext_ln175 = zext i15 %a2_1

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then9.i_ifconv:3 %data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="data_ram_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="15">
<![CDATA[
if.then9.i_ifconv:4 %w = load i15 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="15">
<![CDATA[
sw.bb4.i.i:8 %zext_ln236_3 = zext i15 %a1

]]></Node>
<StgValue><ssdm name="zext_ln236_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb4.i.i:9 %data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln236_3

]]></Node>
<StgValue><ssdm name="data_ram_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i:10 %store_ln236 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr_1, i32 %shl_ln236_2, i4 %shl_ln236

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i.i:11 %br_ln237 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i:0 %br_ln257 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:0 %br_ln258 = br i1 %d_i_is_load, void %if.end14.i, void %if.then9.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then9.i_ifconv:0 %a1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_30, i32 1

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="15">
<![CDATA[
if.then9.i_ifconv:4 %w = load i15 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="32">
<![CDATA[
if.then9.i_ifconv:5 %b0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:6 %b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32">
<![CDATA[
if.then9.i_ifconv:7 %h0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:8 %b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:9 %b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:10 %h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:11 %icmp_ln188 = icmp_eq  i2 %a01, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:12 %icmp_ln188_1 = icmp_eq  i2 %a01, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:13 %icmp_ln188_2 = icmp_eq  i2 %a01, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.then9.i_ifconv:14 %sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln188, i1 %icmp_ln188_1, i1 %icmp_ln188_2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
if.then9.i_ifconv:15 %b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %b2, i3 2, i8 %b1, i3 1, i8 %b0, i3 0, i8 %b3, i8 0, i3 %sel_tmp3

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="8">
<![CDATA[
if.then9.i_ifconv:16 %sext_ln195 = sext i8 %b

]]></Node>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
if.then9.i_ifconv:17 %zext_ln196 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then9.i_ifconv:18 %h = select i1 %a1_1, i16 %h1, i16 %h0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:19 %sext_ln199 = sext i16 %h

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:20 %zext_ln200 = zext i16 %h

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then9.i_ifconv:21 %switch_ln201 = switch i3 %d_i_func3, void %sw.bb34.i.i, i3 0, void %sw.bb28.i.i, i3 1, void %sw.bb29.i.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %if.end14.i

]]></Node>
<StgValue><ssdm name="switch_ln201"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32.i.i:0 %br_ln211 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i:0 %br_ln209 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i:0 %br_ln207 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i:0 %br_ln205 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
sw.bb28.i.i:0 %br_ln203 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i.i:0 %br_ln216 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
if.end14.i:0 %result_35 = phi i32 0, void %sw.bb34.i.i, i32 %zext_ln196, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln199, void %sw.bb29.i.i, i32 %sext_ln195, void %sw.bb28.i.i, i32 %result_30, void %if.end.i, i32 %zext_ln200, void %if.then9.i_ifconv

]]></Node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end14.i:1 %icmp_ln22 = icmp_ne  i5 %d_i_rd, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end14.i:2 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
if.end14.i:3 %or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %tmp_8

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end14.i:4 %icmp_ln22_1 = icmp_ne  i5 %or_ln, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:5 %and_ln22 = and i1 %icmp_ln22, i1 %icmp_ln22_1

]]></Node>
<StgValue><ssdm name="and_ln22"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end14.i:6 %br_ln22 = br i1 %and_ln22, void %_ZL9write_regPi21decoded_instruction_si.41.exit.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln25 = switch i5 %d_i_rd, void %arrayidx.i23.i240.case.31, i5 0, void %arrayidx.i23.i240.case.0, i5 1, void %arrayidx.i23.i240.case.1, i5 2, void %arrayidx.i23.i240.case.2, i5 3, void %arrayidx.i23.i240.case.3, i5 4, void %arrayidx.i23.i240.case.4, i5 5, void %arrayidx.i23.i240.case.5, i5 6, void %arrayidx.i23.i240.case.6, i5 7, void %arrayidx.i23.i240.case.7, i5 8, void %arrayidx.i23.i240.case.8, i5 9, void %arrayidx.i23.i240.case.9, i5 10, void %arrayidx.i23.i240.case.10, i5 11, void %arrayidx.i23.i240.case.11, i5 12, void %arrayidx.i23.i240.case.12, i5 13, void %arrayidx.i23.i240.case.13, i5 14, void %arrayidx.i23.i240.case.14, i5 15, void %arrayidx.i23.i240.case.15, i5 16, void %arrayidx.i23.i240.case.16, i5 17, void %arrayidx.i23.i240.case.17, i5 18, void %arrayidx.i23.i240.case.18, i5 19, void %arrayidx.i23.i240.case.19, i5 20, void %arrayidx.i23.i240.case.20, i5 21, void %arrayidx.i23.i240.case.21, i5 22, void %arrayidx.i23.i240.case.22, i5 23, void %arrayidx.i23.i240.case.23, i5 24, void %arrayidx.i23.i240.case.24, i5 25, void %arrayidx.i23.i240.case.25, i5 26, void %arrayidx.i23.i240.case.26, i5 27, void %arrayidx.i23.i240.case.27, i5 28, void %arrayidx.i23.i240.case.28, i5 29, void %arrayidx.i23.i240.case.29, i5 30, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.41.exit.i_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.41.exit.i_crit_edge:0 %store_ln36 = store i32 %result_35, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.41.exit.i_crit_edge:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.29:0 %store_ln36 = store i32 %result_35, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.29:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.28:0 %store_ln36 = store i32 %result_35, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.28:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.27:0 %store_ln36 = store i32 %result_35, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.27:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.26:0 %store_ln36 = store i32 %result_35, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.26:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.25:0 %store_ln36 = store i32 %result_35, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.25:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.24:0 %store_ln36 = store i32 %result_35, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.24:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.23:0 %store_ln36 = store i32 %result_35, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.23:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.22:0 %store_ln36 = store i32 %result_35, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.22:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.21:0 %store_ln36 = store i32 %result_35, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.21:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.20:0 %store_ln36 = store i32 %result_35, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.20:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.19:0 %store_ln36 = store i32 %result_35, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.19:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.18:0 %store_ln36 = store i32 %result_35, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.18:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.17:0 %store_ln36 = store i32 %result_35, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.17:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.16:0 %store_ln36 = store i32 %result_35, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.16:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.15:0 %store_ln36 = store i32 %result_35, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.15:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.14:0 %store_ln36 = store i32 %result_35, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.14:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.13:0 %store_ln36 = store i32 %result_35, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.13:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.12:0 %store_ln36 = store i32 %result_35, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.12:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.11:0 %store_ln36 = store i32 %result_35, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.11:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.10:0 %store_ln36 = store i32 %result_35, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.10:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.9:0 %store_ln36 = store i32 %result_35, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.9:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.8:0 %store_ln36 = store i32 %result_35, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.8:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.7:0 %store_ln36 = store i32 %result_35, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.7:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.6:0 %store_ln36 = store i32 %result_35, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.6:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.5:0 %store_ln36 = store i32 %result_35, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.5:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.4:0 %store_ln36 = store i32 %result_35, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.4:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.3:0 %store_ln36 = store i32 %result_35, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.3:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.2:0 %store_ln36 = store i32 %result_35, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.2:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.1:0 %store_ln36 = store i32 %result_35, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.1:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.0:0 %store_ln36 = store i32 %result_35, i32 %reg_file

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.0:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i23.i240.case.31:0 %store_ln36 = store i32 %result_35, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln22" val="1"/>
<literal name="d_i_rd" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i23.i240.case.31:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="32">
<![CDATA[
_ZL9write_regPi21decoded_instruction_si.41.exit.i:0 %cond = trunc i32 %result_35

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
_ZL9write_regPi21decoded_instruction_si.41.exit.i:1 %switch_ln131 = switch i3 %d_i_type, void %sw.default.i.i, i3 1, void %sw.bb.i.i, i3 2, void %sw.bb2.i.i, i3 3, void %sw.bb7.i.i, i3 4, void %sw.bb10.i.i_ifconv, i3 5, void %sw.bb33.i.i, i3 6, void %sw.bb36.i.i

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36.i.i:0 %trunc_ln6 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %d_i_imm_5, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb36.i.i:1 %add_ln153 = add i15 %trunc_ln6, i15 %pc_1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb36.i.i:2 %store_ln126 = store i15 %add_ln153, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36.i.i:3 %br_ln154 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb33.i.i:0 %add_ln150 = add i15 %pc_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb33.i.i:1 %store_ln126 = store i15 %add_ln150, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
sw.bb33.i.i:2 %br_ln151 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb10.i.i_ifconv:0 %trunc_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %d_i_imm_5, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
sw.bb10.i.i_ifconv:1 %conv25_i110_i_i_pn = select i1 %cond, i15 %trunc_ln5, i15 1

]]></Node>
<StgValue><ssdm name="conv25_i110_i_i_pn"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb10.i.i_ifconv:2 %add_ln147 = add i15 %conv25_i110_i_i_pn, i15 %pc_1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb10.i.i_ifconv:3 %store_ln126 = store i15 %add_ln147, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
sw.bb10.i.i_ifconv:4 %br_ln148 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb7.i.i:0 %add_ln142 = add i15 %pc_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb7.i.i:1 %store_ln126 = store i15 %add_ln142, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i:2 %br_ln143 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="17" op_0_bw="20">
<![CDATA[
sw.bb2.i.i:0 %trunc_ln138 = trunc i20 %d_i_imm_5

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb2.i.i:1 %add_ln138 = add i17 %trunc_ln251, i17 %trunc_ln138

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="15" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb2.i.i:2 %trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln138, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb2.i.i:3 %add_ln139 = add i15 %pc_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
sw.bb2.i.i:4 %select_ln136 = select i1 %d_i_is_jalr, i15 %trunc_ln4, i15 %add_ln139

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb2.i.i:5 %store_ln126 = store i15 %select_ln136, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i.i:6 %br_ln140 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb.i.i:0 %add_ln133 = add i15 %pc_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.i.i:1 %store_ln126 = store i15 %add_ln133, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i:2 %br_ln134 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-1"/>
</and_exp><and_exp><literal name="d_i_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.default.i.i:0 %add_ln156 = add i15 %pc_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-1"/>
</and_exp><and_exp><literal name="d_i_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.default.i.i:1 %store_ln126 = store i15 %add_ln156, i15 %pc

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-1"/>
</and_exp><and_exp><literal name="d_i_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
sw.default.i.i:2 %br_ln157 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit:1 %icmp_ln18 = icmp_ne  i32 %instruction, i32 32871

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit:0 %next_pc = load i15 %pc

]]></Node>
<StgValue><ssdm name="next_pc"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit:2 %icmp_ln18_1 = icmp_ne  i15 %next_pc, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit:3 %or_ln18 = or i1 %icmp_ln18, i1 %icmp_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit:4 %br_ln18 = br i1 %or_ln18, void %do.end, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body.backedge:0 %nbi_load = load i32 %nbi

]]></Node>
<StgValue><ssdm name="nbi_load"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body.backedge:1 %add_ln40 = add i32 %nbi_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body.backedge:2 %store_ln40 = store i32 %add_ln40, i32 %nbi

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
do.body.backedge:3 %br_ln40 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.end:0 %nbi_load_1 = load i32 %nbi

]]></Node>
<StgValue><ssdm name="nbi_load_1"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end:1 %write_ln58 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_load_1

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0">
<![CDATA[
do.end:2 %ret_ln64 = ret

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
