// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
assign out = in;

// create a 2-input AND gate
// the common output of the AND gates must be kept in the signal

// pass the first and the second inputs to the AND gates
// and put the result in the third output

// graphviz creates a nice looking circuit diagram

// the other way around, create an 8-input OR gate
// the common output of the OR gates puts the original xor output
// into the xor input
// and all the inputs are added to the xor input abd xor it

// this gives you a 2-to-1 mux


endmodule
