Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Dec  4 15:15:39 2025
| Host         : Karim running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                          Instance                                         |                                        Module                                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| nexys4ddr                                                                                 |                                                                               (top) |      14122 |      12966 |    1150 |    6 | 12845 |     44 |     17 |          8 |
|   (nexys4ddr)                                                                             |                                                                               (top) |       4415 |       3687 |     724 |    4 |  4663 |     36 |      5 |          0 |
|   VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1 |       9728 |       9300 |     426 |    2 |  8182 |      8 |     12 |          8 |
|     (VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1) | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1 |        334 |        334 |       0 |    0 |  2159 |      0 |      0 |          0 |
|     clint_logic                                                                           |                                                                            BmbClint |        171 |        171 |       0 |    0 |   229 |      0 |      0 |          0 |
|     cores_0_cpu_logic_cpu                                                                 |                                                                            VexRiscv |       3041 |       2995 |      46 |    0 |  2263 |      4 |      6 |          4 |
|       (cores_0_cpu_logic_cpu)                                                             |                                                                            VexRiscv |       1223 |       1179 |      44 |    0 |  1879 |      0 |      0 |          4 |
|       IBusCachedPlugin_cache                                                              |                                                                InstructionCache_1_5 |        690 |        690 |       0 |    0 |    99 |      2 |      2 |          0 |
|       dataCache_2                                                                         |                                                                       DataCache_1_6 |       1156 |       1154 |       2 |    0 |   285 |      2 |      4 |          0 |
|         (dataCache_2)                                                                     |                                                                       DataCache_1_6 |       1004 |       1002 |       2 |    0 |   285 |      0 |      4 |          0 |
|         ways_1_data                                                                       |                                                                        Ram_1w_1rs_8 |        131 |        131 |       0 |    0 |     0 |      1 |      0 |          0 |
|     cores_1_cpu_logic_cpu                                                                 |                                                                          VexRiscv_1 |       3123 |       3077 |      46 |    0 |  2304 |      4 |      6 |          4 |
|       (cores_1_cpu_logic_cpu)                                                             |                                                                          VexRiscv_1 |       1235 |       1191 |      44 |    0 |  1886 |      0 |      0 |          4 |
|       IBusCachedPlugin_cache                                                              |                                                                  InstructionCache_1 |        693 |        693 |       0 |    0 |    99 |      2 |      2 |          0 |
|       dataCache_2                                                                         |                                                                         DataCache_1 |       1221 |       1219 |       2 |    0 |   319 |      2 |      4 |          0 |
|         (dataCache_2)                                                                     |                                                                         DataCache_1 |       1068 |       1066 |       2 |    0 |   319 |      0 |      4 |          0 |
|         ways_1_data                                                                       |                                                                        Ram_1w_1rs_4 |        126 |        126 |       0 |    0 |     0 |      1 |      0 |          0 |
|     customDebug_debugBridge_logic_debugger                                                |                                                                      SystemDebugger |         36 |         34 |       0 |    2 |    72 |      0 |      0 |          0 |
|     dBridge_logic                                                                         |                                                                     BmbToLiteDram_1 |        696 |        600 |      96 |    0 |   120 |      0 |      0 |          0 |
|       (dBridge_logic)                                                                     |                                                                     BmbToLiteDram_1 |        364 |        364 |       0 |    0 |    40 |      0 |      0 |          0 |
|       io_input_unburstify                                                                 |                                                                       BmbUnburstify |         75 |         75 |       0 |    0 |    32 |      0 |      0 |          0 |
|       io_output_rdata_fifo                                                                |                                                            StreamFifoLowLatency_3_2 |         57 |         13 |      44 |    0 |    12 |      0 |      0 |          0 |
|         fifo                                                                              |                                                                      StreamFifo_8_3 |         57 |         13 |      44 |    0 |    12 |      0 |      0 |          0 |
|       streamFifoLowLatency_4                                                              |                                                                StreamFifoLowLatency |        169 |        121 |      48 |    0 |    12 |      0 |      0 |          0 |
|         fifo                                                                              |                                                                        StreamFifo_6 |        169 |        121 |      48 |    0 |    12 |      0 |      0 |          0 |
|     dBusCoherent_bmb_arbiter                                                              |                                                                        BmbArbiter_1 |        212 |        212 |       0 |    0 |    19 |      0 |      0 |          0 |
|       memory_arbiter                                                                      |                                                                     StreamArbiter_1 |        198 |        198 |       0 |    0 |     4 |      0 |      0 |          0 |
|     dBusCoherent_bmb_syncRemover                                                          |                                                                      BmbSyncRemover |        267 |        221 |      46 |    0 |    15 |      0 |      0 |          0 |
|       io_output_rsp_fifo                                                                  |                                                              StreamFifoLowLatency_2 |        265 |        219 |      46 |    0 |     8 |      0 |      0 |          0 |
|         fifo                                                                              |                                                                        StreamFifo_7 |        265 |        219 |      46 |    0 |     8 |      0 |      0 |          0 |
|     dBusNonCoherent_bmb_decoder                                                           |                                                                BmbDecoderOutOfOrder |        519 |        385 |     134 |    0 |   418 |      0 |      0 |          0 |
|       (dBusNonCoherent_bmb_decoder)                                                       |                                                                BmbDecoderOutOfOrder |         32 |         32 |       0 |    0 |   268 |      0 |      0 |          0 |
|       portsLogic_0_rspFifo                                                                |                                                 StreamFifoMultiChannelSharedSpace_1 |        202 |        152 |      50 |    0 |    56 |      0 |      0 |          0 |
|       portsLogic_1_rspFifo                                                                |                                               StreamFifoMultiChannelSharedSpace_1_1 |        132 |         82 |      50 |    0 |    56 |      0 |      0 |          0 |
|       sourceOrderingFifo                                                                  |                                                   StreamFifoMultiChannelSharedSpace |        157 |        123 |      34 |    0 |    38 |      0 |      0 |          0 |
|     dBusNonCoherent_bmb_downSizer                                                         |                                                                  BmbDownSizerBridge |         82 |         82 |       0 |    0 |    36 |      0 |      0 |          0 |
|     iBridge_logic                                                                         |                                                                       BmbToLiteDram |        376 |        328 |      48 |    0 |    95 |      0 |      0 |          0 |
|       (iBridge_logic)                                                                     |                                                                       BmbToLiteDram |         90 |         90 |       0 |    0 |    31 |      0 |      0 |          0 |
|       io_output_rdata_fifo                                                                |                                                              StreamFifoLowLatency_3 |        217 |        173 |      44 |    0 |    12 |      0 |      0 |          0 |
|         fifo                                                                              |                                                                        StreamFifo_8 |        217 |        173 |      44 |    0 |    12 |      0 |      0 |          0 |
|     peripheralBridge_logic                                                                |                                                                       BmbToWishbone |        472 |        472 |       0 |    0 |   119 |      0 |      0 |          0 |
|     smp_exclusiveMonitor_logic                                                            |                                                                 BmbExclusiveMonitor |        208 |        208 |       0 |    0 |   188 |      0 |      0 |          0 |
|       (smp_exclusiveMonitor_logic)                                                        |                                                                 BmbExclusiveMonitor |        105 |        105 |       0 |    0 |   182 |      0 |      0 |          0 |
|       logic_exclusiveReadArbiter                                                          |                                                                     StreamArbiter_2 |         82 |         82 |       0 |    0 |     3 |      0 |      0 |          0 |
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


