// Seed: 107828063
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wire id_2,
    input wand id_3,
    output wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri id_8,
    output tri0 id_9,
    input supply0 id_10
);
  logic id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    inout tri id_2,
    output tri0 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    output logic id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input uwire id_13,
    output tri1 id_14,
    input wor id_15,
    output supply1 id_16,
    input uwire id_17
);
  always id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_14,
      id_2,
      id_2,
      id_13,
      id_4,
      id_14,
      id_11,
      id_16,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
