18:18:28 **** Incremental Build of configuration Nios II for project fpga_synth ****
make all 
Info: Building ../fpga_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../fpga_synth_bsp/
[BSP build complete]
Info: Compiling src/main.c to obj/default/src/main.o
nios2-elf-gcc -xc -MP -MMD -c -I../fpga_synth_bsp//HAL/inc -I../fpga_synth_bsp/ -I../fpga_synth_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/src/main.o src/main.c
Info: Linking fpga_synth.elf
nios2-elf-g++  -T'../fpga_synth_bsp//linker.x' -msys-crt0='../fpga_synth_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../fpga_synth_bsp/   -Wl,-Map=fpga_synth.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o fpga_synth.elf obj/default/src/main.o -lm -msys-lib=m
nios2-elf-insert fpga_synth.elf --thread_model hal --cpu_name cpu --qsys true --simulation_enabled false --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name DE2_115_SOPC --quartus_project_dir "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth3" --jdi C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth3/software/fpga_synth_bsp/../../Ver2.jdi --sopcinfo C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth3/software/fpga_synth_bsp/../../DE2_115_SOPC.sopcinfo
Info: (fpga_synth.elf) 16 KBytes program size (code + initialized data).
Info:                  177 KBytes free for stack + heap.
Info: Creating fpga_synth.objdump
nios2-elf-objdump --disassemble --syms --all-header --source fpga_synth.elf >fpga_synth.objdump
[fpga_synth build complete]
18:18:36 **** Build of configuration Nios II for project fpga_synth ****
make all 
Info: Building ../fpga_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../fpga_synth_bsp/
[BSP build complete]
[fpga_synth build complete]
18:18:38 **** Incremental Build of configuration Nios II for project fpga_synth ****
make all 
Info: Building ../fpga_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../fpga_synth_bsp/
[BSP build complete]
[fpga_synth build complete]
