============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Mon Mar 18 14:31:45 2024

   Run on =     CHOCODESKTOP
============================================================
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : undeclared symbol 'sysclk', assumed default net type 'wire' in src/soc_top.v(14)
HDL-1007 : undeclared symbol 'soc_clk', assumed default net type 'wire' in src/soc_top.v(16)
HDL-1007 : undeclared symbol 'swclk', assumed default net type 'wire' in src/soc_top.v(27)
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : undeclared symbol 'soc_clk', assumed default net type 'wire' in src/soc_top.v(19)
HDL-1007 : undeclared symbol 'swclk', assumed default net type 'wire' in src/soc_top.v(30)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : undeclared symbol 'soc_clk', assumed default net type 'wire' in src/soc_top.v(19)
HDL-1007 : undeclared symbol 'swclk', assumed default net type 'wire' in src/soc_top.v(30)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(56)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(128)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(129)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(159)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : undeclared symbol 'soc_clk', assumed default net type 'wire' in src/soc_top.v(19)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.394974s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 250 MB, reserved memory is 175 MB, peak memory is 284 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.624963s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (1.0%)

RUN-1004 : used memory is 250 MB, reserved memory is 175 MB, peak memory is 284 MB
GUI-1001 : Downloading succeeded!
