\subsection{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs Struct Reference}
\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs}\index{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}


U\+D\+M\+A\+C\+C26\+X\+X hardware attributes.  




{\ttfamily \#include $<$U\+D\+M\+A\+C\+C26\+X\+X.\+h$>$}

\subsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a62ff254a8b85ecced4f749c35065515d}{base\+Addr}
\item 
\hyperlink{_power_c_c26_x_x_8h_a2e11676879f87f39c099719d717dd04e}{Power\+C\+C26\+X\+X\+\_\+\+Resource} \hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a77e02a4666668a7d35d012e5dd7b2d24}{power\+Mngr\+Id}
\item 
uint8\+\_\+t \hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a842b5f7c2c0a2563eaf6f037cff07785}{int\+Num}
\item 
uint8\+\_\+t \hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a56b5f00f14e051a08329130b6d2c6fe6}{int\+Priority}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+X\+X error interrupt priority. int\+Priority is the D\+M\+A peripheral\textquotesingle{}s interrupt priority, as defined by the underlying O\+S. It is passed unmodified to the underlying O\+S\textquotesingle{}s interrupt handler creation code, so you need to refer to the O\+S documentation for usage. For example, for S\+Y\+S/\+B\+I\+O\+S applications, refer to the ti.\+sysbios.\+family.\+arm.\+m3.\+Hwi documentation for S\+Y\+S/\+B\+I\+O\+S usage of interrupt priorities. If the driver uses the ti.\+drivers.\+ports interface instead of making O\+S calls directly, then the Hwi\+P port handles the interrupt priority in an O\+S specific way. In the case of the S\+Y\+S/\+B\+I\+O\+S port, int\+Priority is passed unmodified to Hwi\+\_\+create(). \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
U\+D\+M\+A\+C\+C26\+X\+X hardware attributes. 

\subsubsection{Field Documentation}
\index{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}!base\+Addr@{base\+Addr}}
\index{base\+Addr@{base\+Addr}!U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}
\paragraph[{base\+Addr}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::base\+Addr}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a62ff254a8b85ecced4f749c35065515d}
Base adddress for U\+D\+M\+A\+C\+C26\+X\+X 

Referenced by U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Disable(), U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Done(), U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Enable(), and U\+D\+M\+A\+C\+C26\+X\+X\+\_\+clear\+Interrupt().

\index{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}!power\+Mngr\+Id@{power\+Mngr\+Id}}
\index{power\+Mngr\+Id@{power\+Mngr\+Id}!U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}
\paragraph[{power\+Mngr\+Id}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Power\+C\+C26\+X\+X\+\_\+\+Resource} U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::power\+Mngr\+Id}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a77e02a4666668a7d35d012e5dd7b2d24}
U\+D\+M\+A\+C\+C26\+X\+X Peripheral\textquotesingle{}s power manager I\+D \index{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}!int\+Num@{int\+Num}}
\index{int\+Num@{int\+Num}!U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}
\paragraph[{int\+Num}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::int\+Num}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a842b5f7c2c0a2563eaf6f037cff07785}
U\+D\+M\+A\+C\+C26\+X\+X error interrupt number \index{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}!int\+Priority@{int\+Priority}}
\index{int\+Priority@{int\+Priority}!U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs@{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}
\paragraph[{int\+Priority}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::int\+Priority}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a56b5f00f14e051a08329130b6d2c6fe6}


U\+D\+M\+A\+C\+C26\+X\+X error interrupt priority. int\+Priority is the D\+M\+A peripheral\textquotesingle{}s interrupt priority, as defined by the underlying O\+S. It is passed unmodified to the underlying O\+S\textquotesingle{}s interrupt handler creation code, so you need to refer to the O\+S documentation for usage. For example, for S\+Y\+S/\+B\+I\+O\+S applications, refer to the ti.\+sysbios.\+family.\+arm.\+m3.\+Hwi documentation for S\+Y\+S/\+B\+I\+O\+S usage of interrupt priorities. If the driver uses the ti.\+drivers.\+ports interface instead of making O\+S calls directly, then the Hwi\+P port handles the interrupt priority in an O\+S specific way. In the case of the S\+Y\+S/\+B\+I\+O\+S port, int\+Priority is passed unmodified to Hwi\+\_\+create(). 

The C\+C26xx uses three of the priority bits, meaning $\sim$0 has the same effect as (7 $<$$<$ 5).

(7 $<$$<$ 5) will apply the lowest priority.

(1 $<$$<$ 5) will apply the highest priority.

Setting the priority to 0 is not supported by this driver.

H\+W\+I\textquotesingle{}s with priority 0 ignore the H\+W\+I dispatcher to support zero-\/latency interrupts, thus invalidating the critical sections in this driver. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{_u_d_m_a_c_c26_x_x_8h}{U\+D\+M\+A\+C\+C26\+X\+X.\+h}\end{DoxyCompactItemize}
