{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 07:49:48 2023 " "Info: Processing started: Thu Nov 30 07:49:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider -c divider --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Warning: Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_component " "Info: Found design unit 1: divider-divider_component" {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Info: Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_logic divider.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal \"debug_logic\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_sinyal_1 divider.vhd(163) " "Warning (10036): Verilog HDL or VHDL warning at divider.vhd(163): object \"buffer_sinyal_1\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_sinyal_2 divider.vhd(163) " "Warning (10036): Verilog HDL or VHDL warning at divider.vhd(163): object \"buffer_sinyal_2\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_sinyal_3 divider.vhd(163) " "Warning (10036): Verilog HDL or VHDL warning at divider.vhd(163): object \"buffer_sinyal_3\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dividerfsm.vhd 2 1 " "Warning: Using design file dividerfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dividerfsm-rtl " "Info: Found design unit 1: dividerfsm-rtl" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dividerfsm " "Info: Found entity 1: dividerfsm" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerfsm dividerfsm:FSMDivider " "Info: Elaborating entity \"dividerfsm\" for hierarchy \"dividerfsm:FSMDivider\"" {  } { { "divider.vhd" "FSMDivider" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_scount dividerfsm.vhd(46) " "Warning (10631): VHDL Process Statement warning at dividerfsm.vhd(46): inferring latch(es) for signal or variable \"add_scount\", which holds its previous value in one or more paths through the process" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signed_transfer.vhd 2 1 " "Warning: Using design file signed_transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_transfer-behavorial " "Info: Found design unit 1: signed_transfer-behavorial" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signed_transfer " "Info: Found entity 1: signed_transfer" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_transfer signed_transfer:unsigned_P " "Info: Elaborating entity \"signed_transfer\" for hierarchy \"signed_transfer:unsigned_P\"" {  } { { "divider.vhd" "unsigned_P" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_vector signed_transfer.vhd(22) " "Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(22): signal \"input_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_vector signed_transfer.vhd(29) " "Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(29): signal \"input_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_vector signed_transfer.vhd(17) " "Warning (10631): VHDL Process Statement warning at signed_transfer.vhd(17): inferring latch(es) for signal or variable \"output_vector\", which holds its previous value in one or more paths through the process" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_vector signed_transfer.vhd(35) " "Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(35): signal \"output_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[0\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[0\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[1\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[1\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[2\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[2\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[3\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[3\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[4\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[4\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[5\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[5\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[6\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[6\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[7\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[7\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[8\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[8\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[9\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[9\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[10\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[10\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[11\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[11\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[12\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[12\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[13\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[13\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[14\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[14\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[15\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[15\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[16\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[16\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[17\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[17\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[18\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[18\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[19\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[19\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[20\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[20\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[21\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[21\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[22\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[22\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[23\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[23\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[24\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[24\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[25\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[25\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[26\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[26\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[27\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[27\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[28\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[28\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[29\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[29\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[30\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[30\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[31\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[31\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[32\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[32\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[33\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[33\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[34\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[34\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[35\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[35\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[36\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[36\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[37\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[37\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[38\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[38\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[39\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[39\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_vector\[40\] signed_transfer.vhd(17) " "Info (10041): Inferred latch for \"output_vector\[40\]\" at signed_transfer.vhd(17)" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "get_signed.vhd 2 1 " "Warning: Using design file get_signed.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_signed-behavorial " "Info: Found design unit 1: get_signed-behavorial" {  } { { "get_signed.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/get_signed.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 get_signed " "Info: Found entity 1: get_signed" {  } { { "get_signed.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/get_signed.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_Signed get_Signed:get_signed_p " "Info: Elaborating entity \"get_Signed\" for hierarchy \"get_Signed:get_signed_p\"" {  } { { "divider.vhd" "get_signed_p" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signed_cheker.vhd 2 1 " "Warning: Using design file signed_cheker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_cheker-behavorial " "Info: Found design unit 1: signed_cheker-behavorial" {  } { { "signed_cheker.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_cheker.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signed_cheker " "Info: Found entity 1: signed_cheker" {  } { { "signed_cheker.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_cheker.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_cheker signed_cheker:signed_ceker " "Info: Elaborating entity \"signed_cheker\" for hierarchy \"signed_cheker:signed_ceker\"" {  } { { "divider.vhd" "signed_ceker" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregister.vhd 2 1 " "Warning: Using design file paralelregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegister-register_arc " "Info: Found design unit 1: ParalelRegister-register_arc" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister " "Info: Found entity 1: ParalelRegister" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister ParalelRegister:RegisterP " "Info: Elaborating entity \"ParalelRegister\" for hierarchy \"ParalelRegister:RegisterP\"" {  } { { "divider.vhd" "RegisterP" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister.vhd(24) " "Warning (10492): VHDL Process Statement warning at paralelregister.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister.vhd(20) " "Warning (10631): VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[0\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[1\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[2\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[3\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[4\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[5\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[6\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[7\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[8\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[9\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[10\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[11\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[12\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[13\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[14\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[15\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[16\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[17\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[18\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[19\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[20\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[21\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[22\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[23\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[24\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[25\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[26\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[27\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[28\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[29\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[30\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[31\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[32\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[33\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[34\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[35\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[36\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[37\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[38\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[39\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[40\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "function_r.vhd 2 1 " "Warning: Using design file function_r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_R-behavorial " "Info: Found design unit 1: function_R-behavorial" {  } { { "function_r.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/function_r.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_R " "Info: Found entity 1: function_R" {  } { { "function_r.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/function_r.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_R function_R:transferPtoR " "Info: Elaborating entity \"function_R\" for hierarchy \"function_R:transferPtoR\"" {  } { { "divider.vhd" "transferPtoR" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "function_s.vhd 2 1 " "Warning: Using design file function_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_S-behavorial " "Info: Found design unit 1: function_S-behavorial" {  } { { "function_s.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/function_s.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_S " "Info: Found entity 1: function_S" {  } { { "function_s.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/function_s.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_S function_S:transferQtoS " "Info: Elaborating entity \"function_S\" for hierarchy \"function_S:transferQtoS\"" {  } { { "divider.vhd" "transferQtoS" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Warning: Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Info: Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/mux21.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Info: Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/mux21.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:RInputSelector " "Info: Elaborating entity \"mux21\" for hierarchy \"mux21:RInputSelector\"" {  } { { "divider.vhd" "RInputSelector" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister ParalelRegister:RegisterR " "Info: Elaborating entity \"ParalelRegister\" for hierarchy \"ParalelRegister:RegisterR\"" {  } { { "divider.vhd" "RegisterR" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister.vhd(24) " "Warning (10492): VHDL Process Statement warning at paralelregister.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister.vhd(20) " "Warning (10631): VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[0\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[1\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[2\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[3\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[4\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[5\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[6\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[7\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[8\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[9\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[10\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[11\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[12\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[13\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[14\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[15\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[16\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[17\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[18\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[19\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[20\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[21\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[22\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[23\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[24\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[25\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[26\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[27\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[28\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[29\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[30\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[31\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[32\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[33\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[34\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[35\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[36\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[37\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[38\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[39\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[40\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[41\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[41\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[42\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[42\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[43\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[43\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[44\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[44\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[45\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[45\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[46\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[46\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[47\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[47\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[48\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[48\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[49\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[49\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[50\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[50\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[51\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[51\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[52\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[52\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[53\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[53\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[54\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[54\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[55\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[55\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[56\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[56\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[57\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[57\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[58\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[58\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[59\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[59\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[60\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[60\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[61\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[61\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[62\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[62\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[63\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[63\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[64\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[64\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[65\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[65\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[66\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[66\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[67\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[67\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[68\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[68\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[69\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[69\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[70\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[70\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[71\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[71\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[72\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[72\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[73\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[73\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[74\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[74\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[75\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[75\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[76\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[76\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[77\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[77\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[78\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[78\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[79\] paralelregister.vhd(20) " "Info (10041): Inferred latch for \"REG\[79\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registerserial.vhd 2 1 " "Warning: Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerial-register_arc " "Info: Found design unit 1: RegisterSerial-register_arc" {  } { { "registerserial.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserial.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerial " "Info: Found entity 1: RegisterSerial" {  } { { "registerserial.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserial.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial RegisterSerial:RegisterSerialS " "Info: Elaborating entity \"RegisterSerial\" for hierarchy \"RegisterSerial:RegisterSerialS\"" {  } { { "divider.vhd" "RegisterSerialS" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "comparatorreal.vhd 2 1 " "Warning: Using design file comparatorreal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparatorreal-comparator_arc " "Info: Found design unit 1: comparatorreal-comparator_arc" {  } { { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparatorreal " "Info: Found entity 1: comparatorreal" {  } { { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorreal comparatorreal:ComparatorRS " "Info: Elaborating entity \"comparatorreal\" for hierarchy \"comparatorreal:ComparatorRS\"" {  } { { "divider.vhd" "ComparatorRS" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registerserialkekiri.vhd 2 1 " "Warning: Using design file registerserialkekiri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerialkekiri-register_arc " "Info: Found design unit 1: RegisterSerialkekiri-register_arc" {  } { { "registerserialkekiri.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserialkekiri.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerialkekiri " "Info: Found entity 1: RegisterSerialkekiri" {  } { { "registerserialkekiri.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserialkekiri.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerialkekiri RegisterSerialkekiri:RegisterOutput " "Info: Elaborating entity \"RegisterSerialkekiri\" for hierarchy \"RegisterSerialkekiri:RegisterOutput\"" {  } { { "divider.vhd" "RegisterOutput" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 228 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift_checker.vhd 2 1 " "Warning: Using design file shift_checker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_checker-shift_checker_arc " "Info: Found design unit 1: shift_checker-shift_checker_arc" {  } { { "shift_checker.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/shift_checker.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_checker " "Info: Found entity 1: shift_checker" {  } { { "shift_checker.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/shift_checker.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_checker shift_checker:shift_cek " "Info: Elaborating entity \"shift_checker\" for hierarchy \"shift_checker:shift_cek\"" {  } { { "divider.vhd" "shift_cek" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor.vhd 2 1 " "Warning: Using design file addersubtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-AdderSubtractor_arc " "Info: Found design unit 1: AdderSubtractor-AdderSubtractor_arc" {  } { { "addersubtractor.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Info: Found entity 1: AdderSubtractor" {  } { { "addersubtractor.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor AdderSubtractor:Subtractor " "Info: Elaborating entity \"AdderSubtractor\" for hierarchy \"AdderSubtractor:Subtractor\"" {  } { { "divider.vhd" "Subtractor" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(94) " "Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(95) " "Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(95): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(98) " "Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(98): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Warning: Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_arc " "Info: Found design unit 1: FSM-FSM_arc" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor " "Info: Elaborating entity \"FSM\" for hierarchy \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\"" {  } { { "addersubtractor.vhd" "FSM_AdderSubtractor" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm.vhd(84) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm.vhd(85) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm.vhd(79) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm.vhd(79) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[41\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[42\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[43\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[44\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[45\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[46\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[47\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[48\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[49\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[50\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[51\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[52\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[53\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[54\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[55\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[56\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[57\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[58\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[59\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[60\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[61\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[62\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[63\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[64\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[64\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[65\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[65\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[66\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[66\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[67\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[67\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[68\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[68\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[69\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[69\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[70\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[70\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[71\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[71\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[72\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[72\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[73\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[73\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[74\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[74\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[75\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[75\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[76\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[76\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[77\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[77\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[78\] fsm.vhd(79) " "Info (10041): Inferred latch for \"Q\[78\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[41\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[41\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[42\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[42\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[43\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[43\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[44\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[44\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[45\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[45\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[46\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[46\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[47\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[47\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[48\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[48\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[49\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[49\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[50\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[50\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[51\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[51\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[52\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[52\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[53\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[53\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[54\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[54\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[55\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[55\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[56\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[56\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[57\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[57\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[58\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[58\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[59\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[59\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[60\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[60\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[61\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[61\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[62\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[62\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[63\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[63\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[64\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[64\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[65\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[65\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[66\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[66\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[67\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[67\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[68\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[68\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[69\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[69\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[70\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[70\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[71\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[71\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[72\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[72\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[73\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[73\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[74\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[74\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[75\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[75\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[76\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[76\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[77\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[77\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[78\] fsm.vhd(79) " "Info (10041): Inferred latch for \"P\[78\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|mux21:OUTP " "Info: Elaborating entity \"mux21\" for hierarchy \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|mux21:OUTP\"" {  } { { "fsm.vhd" "OUTP" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "s2comp.vhd 2 1 " "Warning: Using design file s2comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2Comp-S2Compp_arc " "Info: Found design unit 1: S2Comp-S2Compp_arc" {  } { { "s2comp.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/s2comp.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 S2Comp " "Info: Found entity 1: S2Comp" {  } { { "s2comp.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/s2comp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2Comp AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P " "Info: Elaborating entity \"S2Comp\" for hierarchy \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P\"" {  } { { "fsm.vhd" "COMP_P" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adderfsm.vhd 2 1 " "Warning: Using design file adderfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderFSM-adderFSM_arc " "Info: Found design unit 1: adderFSM-adderFSM_arc" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adderFSM " "Info: Found entity 1: adderFSM" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderFSM AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok " "Info: Elaborating entity \"adderFSM\" for hierarchy \"AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\"" {  } { { "addersubtractor.vhd" "AdderFSMBlok" { Text "C:/ITB/semester 3/NEW DIVIDER/addersubtractor.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "high adderfsm.vhd(43) " "Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal \"high\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low adderfsm.vhd(44) " "Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count adderfsm.vhd(135) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(152) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(152) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(157) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(157) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(162) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(162) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(167) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(167) " "Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|RegisterSerial:RegA " "Info: Elaborating entity \"RegisterSerial\" for hierarchy \"AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|RegisterSerial:RegA\"" {  } { { "adderfsm.vhd" "RegA" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[1\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[1\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[2\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[2\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[3\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[3\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[4\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[4\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[5\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[5\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[6\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[6\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[7\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[7\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[8\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[8\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[9\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[9\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[10\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[10\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[11\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[11\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[12\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[12\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[13\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[13\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[14\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[14\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[15\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[15\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[16\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[16\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[17\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[17\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[18\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[18\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[19\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[19\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[20\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[20\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[21\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[21\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[22\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[22\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[23\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[23\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[24\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[24\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[25\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[25\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[26\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[26\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[27\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[27\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[28\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[28\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[29\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[29\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[30\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[30\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[31\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[31\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[32\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[32\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[33\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[33\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[34\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[34\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[35\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[35\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[36\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[36\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[37\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[37\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[38\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[38\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[39\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[39\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[40\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[40\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:hasil\|output_vector\[0\] " "Warning: LATCH primitive \"signed_transfer:hasil\|output_vector\[0\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[1\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[1\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[2\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[2\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[3\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[3\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[4\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[4\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[5\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[5\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[6\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[6\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[7\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[7\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[8\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[8\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[9\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[9\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[10\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[10\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[11\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[11\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[12\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[12\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[13\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[13\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[14\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[14\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[15\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[15\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[16\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[16\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[17\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[17\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[18\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[18\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[19\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[19\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[20\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[20\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[21\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[21\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[22\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[22\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[23\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[23\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[24\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[24\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[25\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[25\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[26\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[26\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[27\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[27\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[28\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[28\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[29\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[29\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[30\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[30\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[31\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[31\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[32\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[32\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[33\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[33\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[34\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[34\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[35\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[35\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[36\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[36\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[37\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[37\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[38\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[38\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[39\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[39\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[40\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[40\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_Q\|output_vector\[0\] " "Warning: LATCH primitive \"signed_transfer:unsigned_Q\|output_vector\[0\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[1\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[1\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[2\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[2\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[3\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[3\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[4\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[4\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[5\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[5\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[6\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[6\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[7\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[7\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[8\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[8\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[9\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[9\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[10\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[10\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[11\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[11\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[12\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[12\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[13\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[13\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[14\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[14\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[15\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[15\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[16\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[16\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[17\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[17\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[18\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[18\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[19\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[19\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[20\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[20\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[21\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[21\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[22\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[22\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[23\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[23\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[24\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[24\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[25\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[25\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[26\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[26\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[27\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[27\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[28\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[28\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[29\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[29\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[30\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[30\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[31\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[31\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[32\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[32\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[33\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[33\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[34\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[34\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[35\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[35\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[36\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[36\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[37\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[37\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[38\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[38\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[39\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[39\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[40\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[40\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "signed_transfer:unsigned_P\|output_vector\[0\] " "Warning: LATCH primitive \"signed_transfer:unsigned_P\|output_vector\[0\]\" is permanently enabled" {  } { { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/signed_transfer.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 173 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 07:49:50 2023 " "Info: Processing ended: Thu Nov 30 07:49:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
