###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        70957   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        53411   # Number of read row buffer hits
num_read_cmds                  =        70957   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17567   # Number of ACT commands
num_pre_cmds                   =        17550   # Number of PRE commands
num_ondemand_pres              =         5726   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6375171   # Cyles of rank active rank.0
rank_active_cycles.1           =      5906371   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3624829   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4093629   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        65693   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          263   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           38   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         4842   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        32046   # Read request latency (cycles)
read_latency[40-59]            =        15149   # Read request latency (cycles)
read_latency[60-79]            =         9367   # Read request latency (cycles)
read_latency[80-99]            =         3362   # Read request latency (cycles)
read_latency[100-119]          =         2316   # Read request latency (cycles)
read_latency[120-139]          =         1406   # Read request latency (cycles)
read_latency[140-159]          =          782   # Read request latency (cycles)
read_latency[160-179]          =          621   # Read request latency (cycles)
read_latency[180-199]          =          552   # Read request latency (cycles)
read_latency[200-]             =         5356   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.86099e+08   # Read energy
act_energy                     =  4.80633e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.73992e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.96494e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.97811e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.68558e+09   # Active standby energy rank.1
average_read_latency           =      81.0382   # Average read request latency (cycles)
average_interarrival           =      140.917   # Average request interarrival latency (cycles)
total_energy                   =  1.24074e+10   # Total energy (pJ)
average_power                  =      1240.74   # Average power (mW)
average_bandwidth              =       0.6055   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        78407   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        59747   # Number of read row buffer hits
num_read_cmds                  =        78407   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18695   # Number of ACT commands
num_pre_cmds                   =        18676   # Number of PRE commands
num_ondemand_pres              =         5362   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6158845   # Cyles of rank active rank.0
rank_active_cycles.1           =      6078516   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3841155   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3921484   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        73165   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          262   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           58   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         4837   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        33451   # Read request latency (cycles)
read_latency[40-59]            =        15462   # Read request latency (cycles)
read_latency[60-79]            =        10709   # Read request latency (cycles)
read_latency[80-99]            =         4512   # Read request latency (cycles)
read_latency[100-119]          =         2853   # Read request latency (cycles)
read_latency[120-139]          =         1631   # Read request latency (cycles)
read_latency[140-159]          =          826   # Read request latency (cycles)
read_latency[160-179]          =          613   # Read request latency (cycles)
read_latency[180-199]          =          501   # Read request latency (cycles)
read_latency[200-]             =         7849   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.16137e+08   # Read energy
act_energy                     =  5.11495e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.84375e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.88231e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.84312e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.79299e+09   # Active standby energy rank.1
average_read_latency           =      97.5672   # Average read request latency (cycles)
average_interarrival           =      127.527   # Average request interarrival latency (cycles)
total_energy                   =  1.24341e+10   # Total energy (pJ)
average_power                  =      1243.41   # Average power (mW)
average_bandwidth              =     0.669073   # Average bandwidth
