# AUDIY_Verilog_IP
Verilog IP that AUDIY originally designed.
Code reviews are welcome!

## Module List
- DIFFERENTIATOR  
  Differentiator.
- I2S_PCM_BCLK  
  I2S to stereo PCM converter.
- INTEGRATOR  
  Forward & Back eular method integrator.
- Memory  
  Memory code examples.
- NRST_SYNCHRONIZER  
  Asynchronous Reset Synchronizer.
- \_\_Legacy\_\_  
  Modules no longer maintained.
