// Seed: 1683649694
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3
);
  always @(posedge 1 or 1) begin
    if (1)
      if (id_1 !=? 1) begin
        id_0 = id_2 + id_2;
      end else;
  end
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input logic id_7,
    input wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    output supply0 id_13,
    input wand id_14,
    input tri0 id_15
);
  always @(posedge 1 or posedge id_4) id_1 <= id_7;
  module_0(
      id_6, id_10, id_14, id_5
  );
  wire id_17;
  wire id_18;
  wire id_19, id_20;
endmodule
