[03/23 07:04:12      0s] 
[03/23 07:04:12      0s] Cadence Innovus(TM) Implementation System.
[03/23 07:04:12      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 07:04:12      0s] 
[03/23 07:04:12      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/23 07:04:12      0s] Options:	
[03/23 07:04:12      0s] Date:		Thu Mar 23 07:04:12 2023
[03/23 07:04:12      0s] Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/23 07:04:12      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/23 07:04:12      0s] 
[03/23 07:04:12      0s] License:
[03/23 07:04:12      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/23 07:04:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 07:04:29     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/23 07:04:29     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/23 07:04:29     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/23 07:04:29     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/23 07:04:29     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/23 07:04:29     14s] @(#)CDS: CPE v19.17-s044
[03/23 07:04:29     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/23 07:04:29     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/23 07:04:29     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 07:04:29     14s] @(#)CDS: RCDB 11.14.18
[03/23 07:04:29     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/23 07:04:29     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19784_ieng6-ece-03.ucsd.edu_agnaneswaran_q6KoKJ.

[03/23 07:04:29     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 07:04:30     15s] 
[03/23 07:04:30     15s] **INFO:  MMMC transition support version v31-84 
[03/23 07:04:30     15s] 
[03/23 07:04:30     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 07:04:30     15s] <CMD> suppressMessage ENCEXT-2799
[03/23 07:04:30     15s] <CMD> win
[03/23 07:04:45     18s] <CMD> is_common_ui_mode
[03/23 07:04:45     18s] <CMD> restoreDesign /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat dualcore
[03/23 07:04:45     18s] #% Begin load design ... (date=03/23 07:04:45, mem=490.3M)
[03/23 07:04:45     18s] Set Default Input Pin Transition as 0.1 ps.
[03/23 07:04:46     18s] Loading design 'dualcore' saved by 'Innovus' '19.17-s077_1' on 'Thu Mar 23 06:38:54 2023'.
[03/23 07:04:46     18s] % Begin Load MMMC data ... (date=03/23 07:04:46, mem=492.8M)
[03/23 07:04:46     18s] % End Load MMMC data ... (date=03/23 07:04:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=492.9M, current mem=492.9M)
[03/23 07:04:46     18s] 
[03/23 07:04:46     18s] Loading LEF file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/23 07:04:46     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/23 07:04:46     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/23 07:04:46     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/23 07:04:46     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/23 07:04:46     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/23 07:04:46     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/23 07:04:46     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/23 07:04:46     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/23 07:04:46     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 07:04:46     18s] The LEF parser will ignore this statement.
[03/23 07:04:46     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/23 07:04:46     18s] Set DBUPerIGU to M2 pitch 400.
[03/23 07:04:46     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 07:04:46     18s] Type 'man IMPLF-200' for more detail.
[03/23 07:04:46     18s] 
[03/23 07:04:46     18s] viaInitial starts at Thu Mar 23 07:04:46 2023
viaInitial ends at Thu Mar 23 07:04:46 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 07:04:46     18s] Loading view definition file from /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/viewDefinition.tcl
[03/23 07:04:46     18s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/23 07:04:47     20s] Read 811 cells in library 'tcbn65gpluswc' 
[03/23 07:04:47     20s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/23 07:04:48     21s] Read 811 cells in library 'tcbn65gplusbc' 
[03/23 07:04:49     21s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=610.1M, current mem=522.6M)
[03/23 07:04:49     21s] *** End library_loading (cpu=0.04min, real=0.05min, mem=37.0M, fe_cpu=0.36min, fe_real=0.62min, fe_mem=752.7M) ***
[03/23 07:04:49     21s] % Begin Load netlist data ... (date=03/23 07:04:49, mem=521.6M)
[03/23 07:04:49     21s] *** Begin netlist parsing (mem=752.7M) ***
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/23 07:04:49     21s] Type 'man IMPVL-159' for more detail.
[03/23 07:04:49     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 07:04:49     21s] To increase the message display limit, refer to the product command reference manual.
[03/23 07:04:49     21s] Created 811 new cells from 2 timing libraries.
[03/23 07:04:49     21s] Reading netlist ...
[03/23 07:04:49     21s] Backslashed names will retain backslash and a trailing blank character.
[03/23 07:04:49     21s] Reading verilogBinary netlist '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/vbin/dualcore.v.bin'
[03/23 07:04:49     21s] Reading binary database version 2 in 1-threaded mode
[03/23 07:04:49     21s] 
[03/23 07:04:49     21s] *** Memory Usage v#1 (Current mem = 772.738M, initial mem = 283.785M) ***
[03/23 07:04:49     21s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=772.7M) ***
[03/23 07:04:49     21s] % End Load netlist data ... (date=03/23 07:04:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=548.1M, current mem=548.1M)
[03/23 07:04:49     21s] Set top cell to dualcore.
[03/23 07:04:49     22s] Hooked 1622 DB cells to tlib cells.
[03/23 07:04:49     22s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=581.9M, current mem=581.9M)
[03/23 07:04:49     22s] Starting recursive module instantiation check.
[03/23 07:04:49     22s] No recursion found.
[03/23 07:04:49     22s] Building hierarchical netlist for Cell dualcore ...
[03/23 07:04:49     22s] *** Netlist is unique.
[03/23 07:04:49     22s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 07:04:49     22s] ** info: there are 2186 modules.
[03/23 07:04:49     22s] ** info: there are 41464 stdCell insts.
[03/23 07:04:49     22s] 
[03/23 07:04:49     22s] *** Memory Usage v#1 (Current mem = 849.664M, initial mem = 283.785M) ***
[03/23 07:04:49     22s] *info: set bottom ioPad orient R0
[03/23 07:04:49     22s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 07:04:49     22s] Type 'man IMPFP-3961' for more detail.
[03/23 07:04:49     22s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 07:04:49     22s] Type 'man IMPFP-3961' for more detail.
[03/23 07:04:49     22s] Set Default Net Delay as 1000 ps.
[03/23 07:04:49     22s] Set Default Net Load as 0.5 pF. 
[03/23 07:04:49     22s] Set Default Input Pin Transition as 0.1 ps.
[03/23 07:04:49     22s] Loading preference file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/gui.pref.tcl ...
[03/23 07:04:50     22s] ##  Process: 65            (User Set)               
[03/23 07:04:50     22s] ##     Node: (not set)                           
[03/23 07:04:50     22s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 07:04:50     22s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/23 07:04:50     22s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 07:04:50     22s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 07:04:50     22s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/23 07:04:50     22s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/23 07:04:50     22s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/23 07:04:50     22s] addStripe will allow jog to connect padcore ring and block ring.
[03/23 07:04:50     22s] 
[03/23 07:04:50     22s] Stripes will not extend to closest target.
[03/23 07:04:50     22s] When breaking rings, the power planner will consider the existence of blocks.
[03/23 07:04:50     22s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/23 07:04:50     22s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/23 07:04:50     22s] Stripes will not be created over regions without power planning wires.
[03/23 07:04:50     22s] Offset for stripe breaking is set to 0.
[03/23 07:04:50     22s] Stripes will stop at the boundary of the specified area.
[03/23 07:04:50     22s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/23 07:04:50     22s] Extraction setup Delayed 
[03/23 07:04:50     22s] *Info: initialize multi-corner CTS.
[03/23 07:04:50     23s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=786.1M, current mem=602.8M)
[03/23 07:04:50     23s] Reading timing constraints file '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/23 07:04:50     23s] Current (total cpu=0:00:23.3, real=0:00:38.0, peak res=793.2M, current mem=793.2M)
[03/23 07:04:50     23s] INFO (CTE): Constraints read successfully.
[03/23 07:04:50     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=838.5M, current mem=838.5M)
[03/23 07:04:51     23s] Current (total cpu=0:00:23.4, real=0:00:39.0, peak res=838.5M, current mem=838.5M)
[03/23 07:04:51     23s] Reading latency file '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/23 07:04:51     23s] Reading latency file '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/23 07:04:51     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 07:04:51     23s] Creating Cell Server ...(0, 1, 1, 1)
[03/23 07:04:51     23s] Summary for sequential cells identification: 
[03/23 07:04:51     23s]   Identified SBFF number: 199
[03/23 07:04:51     23s]   Identified MBFF number: 0
[03/23 07:04:51     23s]   Identified SB Latch number: 0
[03/23 07:04:51     23s]   Identified MB Latch number: 0
[03/23 07:04:51     23s]   Not identified SBFF number: 0
[03/23 07:04:51     23s]   Not identified MBFF number: 0
[03/23 07:04:51     23s]   Not identified SB Latch number: 0
[03/23 07:04:51     23s]   Not identified MB Latch number: 0
[03/23 07:04:51     23s]   Number of sequential cells which are not FFs: 104
[03/23 07:04:51     23s] Total number of combinational cells: 497
[03/23 07:04:51     23s] Total number of sequential cells: 303
[03/23 07:04:51     23s] Total number of tristate cells: 11
[03/23 07:04:51     23s] Total number of level shifter cells: 0
[03/23 07:04:51     23s] Total number of power gating cells: 0
[03/23 07:04:51     23s] Total number of isolation cells: 0
[03/23 07:04:51     23s] Total number of power switch cells: 0
[03/23 07:04:51     23s] Total number of pulse generator cells: 0
[03/23 07:04:51     23s] Total number of always on buffers: 0
[03/23 07:04:51     23s] Total number of retention cells: 0
[03/23 07:04:51     23s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/23 07:04:51     23s] Total number of usable buffers: 27
[03/23 07:04:51     23s] List of unusable buffers:
[03/23 07:04:51     23s] Total number of unusable buffers: 0
[03/23 07:04:51     23s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
[03/23 07:04:51     23s] Total number of usable inverters: 27
[03/23 07:04:51     23s] List of unusable inverters:
[03/23 07:04:51     23s] Total number of unusable inverters: 0
[03/23 07:04:51     23s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/23 07:04:51     23s] Total number of identified usable delay cells: 9
[03/23 07:04:51     23s] List of identified unusable delay cells:
[03/23 07:04:51     23s] Total number of identified unusable delay cells: 0
[03/23 07:04:51     23s] Creating Cell Server, finished. 
[03/23 07:04:51     23s] 
[03/23 07:04:51     23s] Deleting Cell Server ...
[03/23 07:04:51     23s] % Begin Load MMMC data post ... (date=03/23 07:04:51, mem=841.5M)
[03/23 07:04:51     23s] % End Load MMMC data post ... (date=03/23 07:04:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=841.5M, current mem=841.5M)
[03/23 07:04:51     23s] Reading floorplan file - /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.fp.gz (mem = 1079.0M).
[03/23 07:04:51     23s] % Begin Load floorplan data ... (date=03/23 07:04:51, mem=841.6M)
[03/23 07:04:51     23s] *info: reset 43500 existing net BottomPreferredLayer and AvoidDetour
[03/23 07:04:51     23s] net ignore based on current view = 0
[03/23 07:04:51     23s] Deleting old partition specification.
[03/23 07:04:51     23s] Set FPlanBox to (0 0 1136000 1130800)
[03/23 07:04:51     23s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 07:04:51     23s] Type 'man IMPFP-3961' for more detail.
[03/23 07:04:51     23s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 07:04:51     23s] Type 'man IMPFP-3961' for more detail.
[03/23 07:04:51     23s]  ... processed partition successfully.
[03/23 07:04:51     23s] Reading binary special route file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.fp.spr.gz (Created by Innovus v19.17-s077_1 on Thu Mar 23 06:38:50 2023, version: 1)
[03/23 07:04:51     23s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=844.8M, current mem=844.8M)
[03/23 07:04:51     23s] There are 609 nets with weight being set
[03/23 07:04:51     23s] There are 656 nets with bottomPreferredRoutingLayer being set
[03/23 07:04:51     23s] There are 609 nets with avoidDetour being set
[03/23 07:04:51     23s] Extracting standard cell pins and blockage ...... 
[03/23 07:04:51     23s] Pin and blockage extraction finished
[03/23 07:04:51     23s] % End Load floorplan data ... (date=03/23 07:04:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=847.7M, current mem=847.7M)
[03/23 07:04:51     23s] Reading congestion map file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.route.congmap.gz ...
[03/23 07:04:51     23s] % Begin Load SymbolTable ... (date=03/23 07:04:51, mem=848.0M)
[03/23 07:04:51     23s] Suppress "**WARN ..." messages.
[03/23 07:04:51     23s] routingBox: (0 0) (1136000 1130800)
[03/23 07:04:51     23s] coreBox:    (20000 20000) (1116000 1110800)
[03/23 07:04:51     23s] Un-suppress "**WARN ..." messages.
[03/23 07:04:52     23s] % End Load SymbolTable ... (date=03/23 07:04:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=856.5M, current mem=856.5M)
[03/23 07:04:52     23s] Loading place ...
[03/23 07:04:52     23s] % Begin Load placement data ... (date=03/23 07:04:52, mem=856.5M)
[03/23 07:04:52     23s] Reading placement file - /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.place.gz.
[03/23 07:04:52     23s] ** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Thu Mar 23 06:38:50 2023, version# 2) ...
[03/23 07:04:52     24s] Read Views for adaptive view pruning ...
[03/23 07:04:52     24s] Read 0 views from Binary DB for adaptive view pruning
[03/23 07:04:52     24s] *** Checked 2 GNC rules.
[03/23 07:04:52     24s] *** applyConnectGlobalNets disabled.
[03/23 07:04:52     24s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1100.9M) ***
[03/23 07:04:52     24s] Total net length = 8.354e+05 (3.691e+05 4.663e+05) (ext = 4.823e+04)
[03/23 07:04:52     24s] % End Load placement data ... (date=03/23 07:04:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=872.2M, current mem=870.3M)
[03/23 07:04:52     24s] Reading PG file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.pg.gz
[03/23 07:04:52     24s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1097.9M) ***
[03/23 07:04:52     24s] % Begin Load routing data ... (date=03/23 07:04:52, mem=871.5M)
[03/23 07:04:52     24s] Reading routing file - /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.route.gz.
[03/23 07:04:52     24s] Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Thu Mar 23 06:38:50 2023 Format: 19.1) ...
[03/23 07:04:53     24s] *** Total 43384 nets are successfully restored.
[03/23 07:04:53     24s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1159.9M) ***
[03/23 07:04:53     24s] % End Load routing data ... (date=03/23 07:04:53, total cpu=0:00:00.5, real=0:00:01.0, peak res=934.5M, current mem=934.0M)
[03/23 07:04:53     24s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 07:04:53     24s] Reading property file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.prop
[03/23 07:04:53     24s] *** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1165.9M) ***
[03/23 07:04:53     25s] Set Default Input Pin Transition as 0.1 ps.
[03/23 07:04:53     25s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: ƒü~
[03/23 07:04:53     25s] Extraction setup Started 
[03/23 07:04:53     25s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/23 07:04:53     25s] Reading Capacitance Table File /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/23 07:04:53     25s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 07:04:53     25s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 07:04:53     25s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/23 07:04:53     25s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/23 07:04:53     25s] Reading Capacitance Table File /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/23 07:04:53     25s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 07:04:53     25s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 07:04:53     25s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/23 07:04:53     25s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/23 07:04:54     25s] Importing multi-corner RC tables ... 
[03/23 07:04:54     25s] Summary of Active RC-Corners : 
[03/23 07:04:54     25s]  
[03/23 07:04:54     25s]  Analysis View: WC_VIEW
[03/23 07:04:54     25s]     RC-Corner Name        : Cmax
[03/23 07:04:54     25s]     RC-Corner Index       : 0
[03/23 07:04:54     25s]     RC-Corner Temperature : 125 Celsius
[03/23 07:04:54     25s]     RC-Corner Cap Table   : '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/23 07:04:54     25s]     RC-Corner PreRoute Res Factor         : 1
[03/23 07:04:54     25s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 07:04:54     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 07:04:54     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 07:04:54     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 07:04:54     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 07:04:54     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 07:04:54     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 07:04:54     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 07:04:54     25s]  
[03/23 07:04:54     25s]  Analysis View: BC_VIEW
[03/23 07:04:54     25s]     RC-Corner Name        : Cmin
[03/23 07:04:54     25s]     RC-Corner Index       : 1
[03/23 07:04:54     25s]     RC-Corner Temperature : -40 Celsius
[03/23 07:04:54     25s]     RC-Corner Cap Table   : '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/23 07:04:54     25s]     RC-Corner PreRoute Res Factor         : 1
[03/23 07:04:54     25s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 07:04:54     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 07:04:54     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 07:04:54     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 07:04:54     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 07:04:54     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 07:04:54     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 07:04:54     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 07:04:54     25s] LayerId::1 widthSet size::4
[03/23 07:04:54     25s] LayerId::2 widthSet size::4
[03/23 07:04:54     25s] LayerId::3 widthSet size::4
[03/23 07:04:54     25s] LayerId::4 widthSet size::4
[03/23 07:04:54     25s] LayerId::5 widthSet size::4
[03/23 07:04:54     25s] LayerId::6 widthSet size::4
[03/23 07:04:54     25s] LayerId::7 widthSet size::4
[03/23 07:04:54     25s] LayerId::8 widthSet size::4
[03/23 07:04:54     25s] Initializing multi-corner capacitance tables ... 
[03/23 07:04:54     25s] Initializing multi-corner resistance tables ...
[03/23 07:04:54     26s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.316545 ; uaWl: 0.990342 ; uaWlH: 0.448671 ; aWlH: 0.007415 ; Pmax: 0.877300 ; wcR: 0.636400 ; newSi: 0.089400 ; pMod: 80 ; 
[03/23 07:04:54     26s] Start generating vias ...
[03/23 07:04:54     26s] #Skip building auto via since it is not turned on.
[03/23 07:04:54     26s] Extracting standard cell pins and blockage ...... 
[03/23 07:04:54     26s] Pin and blockage extraction finished
[03/23 07:04:54     26s] Via generation completed.
[03/23 07:04:54     26s] % Begin Load power constraints ... (date=03/23 07:04:54, mem=977.5M)
[03/23 07:04:54     26s] % End Load power constraints ... (date=03/23 07:04:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=977.7M, current mem=977.7M)
[03/23 07:04:54     26s] % Begin load AAE data ... (date=03/23 07:04:54, mem=977.7M)
[03/23 07:04:55     26s] AAE DB initialization (MEM=1228.77 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/23 07:04:55     26s] % End load AAE data ... (date=03/23 07:04:55, total cpu=0:00:00.7, real=0:00:01.0, peak res=987.5M, current mem=987.5M)
[03/23 07:04:55     26s] Restoring CCOpt config...
[03/23 07:04:55     26s] Creating Cell Server ...(0, 0, 0, 0)
[03/23 07:04:55     26s] Summary for sequential cells identification: 
[03/23 07:04:55     26s]   Identified SBFF number: 199
[03/23 07:04:55     26s]   Identified MBFF number: 0
[03/23 07:04:55     26s]   Identified SB Latch number: 0
[03/23 07:04:55     26s]   Identified MB Latch number: 0
[03/23 07:04:55     26s]   Not identified SBFF number: 0
[03/23 07:04:55     26s]   Not identified MBFF number: 0
[03/23 07:04:55     26s]   Not identified SB Latch number: 0
[03/23 07:04:55     26s]   Not identified MB Latch number: 0
[03/23 07:04:55     26s]   Number of sequential cells which are not FFs: 104
[03/23 07:04:55     26s]  Visiting view : WC_VIEW
[03/23 07:04:55     26s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/23 07:04:55     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/23 07:04:55     26s]  Visiting view : BC_VIEW
[03/23 07:04:55     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/23 07:04:55     26s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/23 07:04:55     26s]  Setting StdDelay to 14.50
[03/23 07:04:55     26s] Creating Cell Server, finished. 
[03/23 07:04:55     26s] 
[03/23 07:04:55     26s]   Extracting original clock gating for clk2...
[03/23 07:04:55     27s]     clock_tree clk2 contains 5020 sinks and 165 clock gates.
[03/23 07:04:55     27s]     Extraction for clk2 complete.
[03/23 07:04:55     27s]   Extracting original clock gating for clk2 done.
[03/23 07:04:55     27s]   Extracting original clock gating for clk1...
[03/23 07:04:55     27s]     clock_tree clk1 contains 5275 sinks and 171 clock gates.
[03/23 07:04:55     27s]     Extraction for clk1 complete.
[03/23 07:04:55     27s]   Extracting original clock gating for clk1 done.
[03/23 07:04:55     27s]   The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
[03/23 07:04:55     27s]   The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
[03/23 07:04:55     27s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[03/23 07:04:55     27s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[03/23 07:04:55     27s]   The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
[03/23 07:04:55     27s]   The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
[03/23 07:04:55     27s] Restoring CCOpt config done.
[03/23 07:04:55     27s] Deleting Cell Server ...
[03/23 07:04:55     27s] Creating Cell Server ...(0, 1, 1, 1)
[03/23 07:04:55     27s] Summary for sequential cells identification: 
[03/23 07:04:55     27s]   Identified SBFF number: 199
[03/23 07:04:55     27s]   Identified MBFF number: 0
[03/23 07:04:55     27s]   Identified SB Latch number: 0
[03/23 07:04:55     27s]   Identified MB Latch number: 0
[03/23 07:04:55     27s]   Not identified SBFF number: 0
[03/23 07:04:55     27s]   Not identified MBFF number: 0
[03/23 07:04:55     27s]   Not identified SB Latch number: 0
[03/23 07:04:55     27s]   Not identified MB Latch number: 0
[03/23 07:04:55     27s]   Number of sequential cells which are not FFs: 104
[03/23 07:04:55     27s] Total number of combinational cells: 497
[03/23 07:04:55     27s] Total number of sequential cells: 303
[03/23 07:04:55     27s] Total number of tristate cells: 11
[03/23 07:04:55     27s] Total number of level shifter cells: 0
[03/23 07:04:55     27s] Total number of power gating cells: 0
[03/23 07:04:55     27s] Total number of isolation cells: 0
[03/23 07:04:55     27s] Total number of power switch cells: 0
[03/23 07:04:55     27s] Total number of pulse generator cells: 0
[03/23 07:04:55     27s] Total number of always on buffers: 0
[03/23 07:04:55     27s] Total number of retention cells: 0
[03/23 07:04:55     27s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/23 07:04:55     27s] Total number of usable buffers: 18
[03/23 07:04:55     27s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/23 07:04:55     27s] Total number of unusable buffers: 9
[03/23 07:04:55     27s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/23 07:04:55     27s] Total number of usable inverters: 18
[03/23 07:04:55     27s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/23 07:04:55     27s] Total number of unusable inverters: 9
[03/23 07:04:55     27s] List of identified usable delay cells:
[03/23 07:04:55     27s] Total number of identified usable delay cells: 0
[03/23 07:04:55     27s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/23 07:04:55     27s] Total number of identified unusable delay cells: 9
[03/23 07:04:55     27s] Creating Cell Server, finished. 
[03/23 07:04:55     27s] 
[03/23 07:04:55     27s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/23 07:04:55     27s] Deleting Cell Server ...
[03/23 07:04:55     27s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/23 07:04:55     27s] timing_enable_default_delay_arc
[03/23 07:04:55     27s] #% End load design ... (date=03/23 07:04:55, total cpu=0:00:09.1, real=0:00:10.0, peak res=1010.2M, current mem=1003.4M)
[03/23 07:04:55     27s] 
[03/23 07:04:55     27s] *** Summary of all messages that are not suppressed in this session:
[03/23 07:04:55     27s] Severity  ID               Count  Summary                                  
[03/23 07:04:55     27s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/23 07:04:55     27s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/23 07:04:55     27s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/23 07:04:55     27s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/23 07:04:55     27s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/23 07:04:55     27s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/23 07:04:55     27s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 07:04:55     27s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/23 07:04:55     27s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/23 07:04:55     27s] *** Message Summary: 1637 warning(s), 0 error(s)
[03/23 07:04:55     27s] 
[03/23 07:05:24     32s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[03/23 07:05:45     36s] <CMD> optDesign
[03/23 07:05:45     36s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1029.6M, totSessionCpu=0:00:36 **
[03/23 07:05:45     36s] Executing: place_opt_design -opt
[03/23 07:05:45     36s] *** Starting GigaPlace ***
[03/23 07:05:45     36s] **INFO: user set placement options
[03/23 07:05:45     36s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/23 07:05:45     36s] **INFO: user set opt options
[03/23 07:05:45     36s] setOptMode -activeSetupViews { WC_VIEW } -autoSetupViews { WC_VIEW} -autoTDGRSetupViews { WC_VIEW} -deleteInst true -drcMargin 0 -effort high -fixDrc true -fixFanoutLoad true -fixHoldAllowSetupTnsDegrade false -leakageToDynamicRatio 0.5 -optimizeFF true -powerEffort high -preserveAllSequential false -restruct true -setupTargetSlack 0 -verbose true
[03/23 07:05:45     36s] #optDebug: fT-E <X 2 3 1 0>
[03/23 07:05:45     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1288.1M
[03/23 07:05:45     36s] z: 2, totalTracks: 1
[03/23 07:05:45     36s] z: 4, totalTracks: 1
[03/23 07:05:45     36s] z: 6, totalTracks: 1
[03/23 07:05:45     36s] z: 8, totalTracks: 1
[03/23 07:05:45     36s] #spOpts: N=65 
[03/23 07:05:46     36s] # Building dualcore llgBox search-tree.
[03/23 07:05:46     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1307.1M
[03/23 07:05:46     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1307.1M
[03/23 07:05:46     36s] Core basic site is core
[03/23 07:05:46     36s] Use non-trimmed site array because memory saving is not enough.
[03/23 07:05:46     36s] SiteArray: non-trimmed site array dimensions = 303 x 2740
[03/23 07:05:46     36s] SiteArray: use 3,416,064 bytes
[03/23 07:05:46     36s] SiteArray: current memory after site array memory allocation 1310.3M
[03/23 07:05:46     36s] SiteArray: FP blocked sites are writable
[03/23 07:05:46     36s] Estimated cell power/ground rail width = 0.365 um
[03/23 07:05:46     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 07:05:46     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1310.3M
[03/23 07:05:46     36s] Process 19192 wires and vias for routing blockage and capacity analysis
[03/23 07:05:46     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.034, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.154, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF:     Starting CMU at level 3, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.188, MEM:1310.3M
[03/23 07:05:46     36s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=1310.3MB).
[03/23 07:05:46     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.460, REAL:0.460, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1310.3M
[03/23 07:05:46     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1307.1M
[03/23 07:05:46     36s] All LLGs are deleted
[03/23 07:05:46     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1307.1M
[03/23 07:05:46     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1307.1M
[03/23 07:05:46     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.112, MEM:1307.1M
[03/23 07:05:46     36s] VSMManager cleared!
[03/23 07:05:46     36s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1035.0M, totSessionCpu=0:00:37 **
[03/23 07:05:46     36s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/23 07:05:46     36s] GigaOpt running with 1 threads.
[03/23 07:05:46     36s] Info: 1 threads available for lower-level modules during optimization.
[03/23 07:05:46     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1301.1M
[03/23 07:05:46     36s] z: 2, totalTracks: 1
[03/23 07:05:46     36s] z: 4, totalTracks: 1
[03/23 07:05:46     36s] z: 6, totalTracks: 1
[03/23 07:05:46     36s] z: 8, totalTracks: 1
[03/23 07:05:46     36s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:05:46     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1307.1M
[03/23 07:05:46     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1307.1M
[03/23 07:05:46     36s] Core basic site is core
[03/23 07:05:46     37s] SiteArray: non-trimmed site array dimensions = 303 x 2740
[03/23 07:05:46     37s] SiteArray: use 3,416,064 bytes
[03/23 07:05:46     37s] SiteArray: current memory after site array memory allocation 1310.3M
[03/23 07:05:46     37s] SiteArray: FP blocked sites are writable
[03/23 07:05:46     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 07:05:46     37s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1310.3M
[03/23 07:05:46     37s] Process 19192 wires and vias for routing blockage and capacity analysis
[03/23 07:05:46     37s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.035, MEM:1310.3M
[03/23 07:05:46     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.141, MEM:1310.3M
[03/23 07:05:46     37s] OPERPROF:     Starting CMU at level 3, MEM:1310.3M
[03/23 07:05:46     37s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1310.3M
[03/23 07:05:46     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.172, MEM:1310.3M
[03/23 07:05:46     37s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1310.3MB).
[03/23 07:05:46     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.303, MEM:1310.3M
[03/23 07:05:46     37s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/23 07:05:46     37s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/23 07:05:46     37s] 	Cell FILL1_LL, site bcore.
[03/23 07:05:46     37s] 	Cell FILL_NW_HH, site bcore.
[03/23 07:05:46     37s] 	Cell FILL_NW_LL, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHCD1, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHCD2, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHCD4, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHCD8, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHD1, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHD2, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHD4, site bcore.
[03/23 07:05:46     37s] 	Cell LVLLHD8, site bcore.
[03/23 07:05:46     37s] .
[03/23 07:05:46     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1310.3M
[03/23 07:05:47     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.165, MEM:1310.3M
[03/23 07:05:47     37s] Creating Cell Server ...(0, 0, 0, 0)
[03/23 07:05:47     37s] Summary for sequential cells identification: 
[03/23 07:05:47     37s]   Identified SBFF number: 199
[03/23 07:05:47     37s]   Identified MBFF number: 0
[03/23 07:05:47     37s]   Identified SB Latch number: 0
[03/23 07:05:47     37s]   Identified MB Latch number: 0
[03/23 07:05:47     37s]   Not identified SBFF number: 0
[03/23 07:05:47     37s]   Not identified MBFF number: 0
[03/23 07:05:47     37s]   Not identified SB Latch number: 0
[03/23 07:05:47     37s]   Not identified MB Latch number: 0
[03/23 07:05:47     37s]   Number of sequential cells which are not FFs: 104
[03/23 07:05:47     37s]  Visiting view : WC_VIEW
[03/23 07:05:47     37s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/23 07:05:47     37s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/23 07:05:47     37s]  Visiting view : BC_VIEW
[03/23 07:05:47     37s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/23 07:05:47     37s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/23 07:05:47     37s]  Setting StdDelay to 14.50
[03/23 07:05:47     37s] Creating Cell Server, finished. 
[03/23 07:05:47     37s] 
[03/23 07:05:47     37s] 
[03/23 07:05:47     37s] Creating Lib Analyzer ...
[03/23 07:05:47     37s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:05:47     37s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:05:47     37s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:05:47     37s] 
[03/23 07:05:48     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.6 mem=1336.4M
[03/23 07:05:48     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.7 mem=1336.4M
[03/23 07:05:48     38s] Creating Lib Analyzer, finished. 
[03/23 07:05:48     38s] #optDebug: fT-S <1 2 3 1 0>
[03/23 07:05:48     38s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[03/23 07:05:49     39s] AAE DB initialization (MEM=1336.37 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/23 07:05:49     39s] 
[03/23 07:05:49     39s] Power Net Detected:
[03/23 07:05:49     39s]         Voltage	    Name
[03/23 07:05:49     39s]              0V	    VSS
[03/23 07:05:49     39s]            0.9V	    VDD
[03/23 07:05:49     40s] #################################################################################
[03/23 07:05:49     40s] # Design Stage: PostRoute
[03/23 07:05:49     40s] # Design Name: dualcore
[03/23 07:05:49     40s] # Design Mode: 65nm
[03/23 07:05:49     40s] # Analysis Mode: MMMC OCV 
[03/23 07:05:49     40s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:05:49     40s] # Signoff Settings: SI Off 
[03/23 07:05:49     40s] #################################################################################
[03/23 07:05:51     41s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1370.6M) ***
[03/23 07:05:51     41s] #################################################################################
[03/23 07:05:51     41s] # Design Stage: PostRoute
[03/23 07:05:51     41s] # Design Name: dualcore
[03/23 07:05:51     41s] # Design Mode: 65nm
[03/23 07:05:51     41s] # Analysis Mode: MMMC OCV 
[03/23 07:05:51     41s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:05:51     41s] # Signoff Settings: SI Off 
[03/23 07:05:51     41s] #################################################################################
[03/23 07:05:51     41s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1377.6M) ***
[03/23 07:05:52     42s] #################################################################################
[03/23 07:05:52     42s] # Design Stage: PostRoute
[03/23 07:05:52     42s] # Design Name: dualcore
[03/23 07:05:52     42s] # Design Mode: 65nm
[03/23 07:05:52     42s] # Analysis Mode: MMMC OCV 
[03/23 07:05:52     42s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:05:52     42s] # Signoff Settings: SI Off 
[03/23 07:05:52     42s] #################################################################################
[03/23 07:05:52     42s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1377.6M) ***
[03/23 07:05:53     43s]              0V	    VSS
[03/23 07:05:53     43s]            0.9V	    VDD
[03/23 07:05:53     43s] #################################################################################
[03/23 07:05:53     43s] # Design Stage: PostRoute
[03/23 07:05:53     43s] # Design Name: dualcore
[03/23 07:05:53     43s] # Design Mode: 65nm
[03/23 07:05:53     43s] # Analysis Mode: MMMC OCV 
[03/23 07:05:53     43s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:05:53     43s] # Signoff Settings: SI Off 
[03/23 07:05:53     43s] #################################################################################
[03/23 07:05:53     43s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1414.6M) ***
[03/23 07:05:53     44s] clk2(1000MHz) clk1(1000MHz) Processing average sequential pin duty cycle 
[03/23 07:05:57     47s] Processing average sequential pin duty cycle 
[03/23 07:05:57     47s] Initializing cpe interface
[03/23 07:05:58     49s] Processing average sequential pin duty cycle 
[03/23 07:06:02     52s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1204.9M, totSessionCpu=0:00:52 **
[03/23 07:06:02     52s] setExtractRCMode -engine preRoute
[03/23 07:06:02     52s] *** optDesign -preCTS ***
[03/23 07:06:02     52s] DRC Margin: user margin 0.0; extra margin 0.2
[03/23 07:06:02     52s] Setup Target Slack: user slack 0; extra slack 0.0
[03/23 07:06:02     52s] Hold Target Slack: user slack 0
[03/23 07:06:02     52s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/23 07:06:02     52s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/23 07:06:02     52s] Type 'man IMPOPT-3195' for more detail.
[03/23 07:06:02     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1489.5M
[03/23 07:06:02     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:1489.5M
[03/23 07:06:02     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1489.5M
[03/23 07:06:02     52s] All LLGs are deleted
[03/23 07:06:02     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1489.5M
[03/23 07:06:02     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1486.3M
[03/23 07:06:02     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1486.3M
[03/23 07:06:02     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=1486.3M
[03/23 07:06:02     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=1486.3M
[03/23 07:06:02     52s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1486.27 MB )
[03/23 07:06:02     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1486.27 MB )
[03/23 07:06:02     52s] (I)       Reading DB...
[03/23 07:06:02     52s] (I)       Read data from FE... (mem=1486.3M)
[03/23 07:06:02     52s] (I)       Read nodes and places... (mem=1486.3M)
[03/23 07:06:02     52s] (I)       Number of ignored instance 0
[03/23 07:06:02     52s] (I)       Number of inbound cells 0
[03/23 07:06:02     52s] (I)       numMoveCells=75692, numMacros=0  numPads=305  numMultiRowHeightInsts=0
[03/23 07:06:02     52s] (I)       cell height: 3600, count: 75692
[03/23 07:06:02     52s] (I)       Done Read nodes and places (cpu=0.110s, mem=1503.3M)
[03/23 07:06:02     52s] (I)       Read nets... (mem=1503.3M)
[03/23 07:06:02     52s] (I)       numNets=43382  ignoredNets=0
[03/23 07:06:02     52s] (I)       Done Read nets (cpu=0.180s, mem=1511.3M)
[03/23 07:06:02     52s] (I)       Read rows... (mem=1511.3M)
[03/23 07:06:02     52s] (I)       Done Read rows (cpu=0.000s, mem=1511.3M)
[03/23 07:06:02     52s] (I)       Identified Clock instances: Flop 10295, Clock buffer/inverter 271, Gate 334, Logic 2
[03/23 07:06:02     53s] (I)       Read module constraints... (mem=1511.3M)
[03/23 07:06:02     53s] (I)       Done Read module constraints (cpu=0.000s, mem=1511.3M)
[03/23 07:06:02     53s] (I)       Done Read data from FE (cpu=0.330s, mem=1511.3M)
[03/23 07:06:02     53s] (I)       before initializing RouteDB syMemory usage = 1511.3 MB
[03/23 07:06:02     53s] (I)       Honor MSV route constraint: false
[03/23 07:06:02     53s] (I)       Maximum routing layer  : 127
[03/23 07:06:02     53s] (I)       Minimum routing layer  : 2
[03/23 07:06:02     53s] (I)       Supply scale factor H  : 1.00
[03/23 07:06:02     53s] (I)       Supply scale factor V  : 1.00
[03/23 07:06:02     53s] (I)       Tracks used by clock wire: 0
[03/23 07:06:02     53s] (I)       Reverse direction      : 
[03/23 07:06:02     53s] (I)       Honor partition pin guides: true
[03/23 07:06:02     53s] (I)       Route selected nets only: false
[03/23 07:06:02     53s] (I)       Route secondary PG pins: false
[03/23 07:06:02     53s] (I)       Second PG max fanout   : 2147483647
[03/23 07:06:02     53s] (I)       Buffering-aware routing: true
[03/23 07:06:02     53s] (I)       Spread congestion away from blockages: true
[03/23 07:06:02     53s] (I)       Overflow penalty cost  : 10
[03/23 07:06:02     53s] (I)       punchThroughDistance   : 5581.25
[03/23 07:06:02     53s] (I)       source-to-sink ratio   : 0.30
[03/23 07:06:02     53s] (I)       Apply function for special wires: true
[03/23 07:06:02     53s] (I)       Layer by layer blockage reading: true
[03/23 07:06:02     53s] (I)       Offset calculation fix : true
[03/23 07:06:02     53s] (I)       Route stripe layer range: 
[03/23 07:06:02     53s] (I)       Honor partition fences : 
[03/23 07:06:02     53s] (I)       Honor partition pin    : 
[03/23 07:06:02     53s] (I)       Honor partition fences with feedthrough: 
[03/23 07:06:02     53s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:06:02     53s] (I)       Use row-based GCell size
[03/23 07:06:02     53s] (I)       Use row-based GCell align
[03/23 07:06:02     53s] (I)       GCell unit size   : 3600
[03/23 07:06:02     53s] (I)       GCell multiplier  : 1
[03/23 07:06:02     53s] (I)       GCell row height  : 3600
[03/23 07:06:02     53s] (I)       Actual row height : 3600
[03/23 07:06:02     53s] (I)       GCell align ref   : 20000 20000
[03/23 07:06:02     53s] [NR-eGR] Track table information for default rule: 
[03/23 07:06:02     53s] [NR-eGR] M1 has no routable track
[03/23 07:06:02     53s] [NR-eGR] M2 has single uniform track structure
[03/23 07:06:02     53s] [NR-eGR] M3 has single uniform track structure
[03/23 07:06:02     53s] [NR-eGR] M4 has single uniform track structure
[03/23 07:06:02     53s] [NR-eGR] M5 has single uniform track structure
[03/23 07:06:02     53s] [NR-eGR] M6 has single uniform track structure
[03/23 07:06:02     53s] [NR-eGR] M7 has single uniform track structure
[03/23 07:06:02     53s] [NR-eGR] M8 has single uniform track structure
[03/23 07:06:02     53s] (I)       ===========================================================================
[03/23 07:06:02     53s] (I)       == Report All Rule Vias ==
[03/23 07:06:02     53s] (I)       ===========================================================================
[03/23 07:06:02     53s] (I)        Via Rule : (Default)
[03/23 07:06:02     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:06:02     53s] (I)       ---------------------------------------------------------------------------
[03/23 07:06:02     53s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:06:02     53s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:06:02     53s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:06:02     53s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:06:02     53s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:06:02     53s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:06:02     53s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:06:02     53s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:06:02     53s] (I)       ===========================================================================
[03/23 07:06:02     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1511.27 MB )
[03/23 07:06:02     53s] [NR-eGR] Read 31460 PG shapes
[03/23 07:06:02     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1511.27 MB )
[03/23 07:06:02     53s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:06:02     53s] [NR-eGR] #Instance Blockages : 0
[03/23 07:06:02     53s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:06:02     53s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:06:02     53s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:06:02     53s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:06:02     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:06:02     53s] (I)       readDataFromPlaceDB
[03/23 07:06:02     53s] (I)       Read net information..
[03/23 07:06:02     53s] [NR-eGR] Read numTotalNets=43382  numIgnoredNets=0
[03/23 07:06:02     53s] (I)       Read testcase time = 0.030 seconds
[03/23 07:06:02     53s] 
[03/23 07:06:02     53s] (I)       early_global_route_priority property id does not exist.
[03/23 07:06:02     53s] (I)       Start initializing grid graph
[03/23 07:06:02     53s] (I)       End initializing grid graph
[03/23 07:06:02     53s] (I)       Model blockages into capacity
[03/23 07:06:02     53s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:06:02     53s] (I)       Started Modeling ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 1 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 2 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 3 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 4 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 5 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 6 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 7 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Modeling Layer 8 ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:06:02     53s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       -- layer congestion ratio --
[03/23 07:06:02     53s] (I)       Layer 1 : 0.100000
[03/23 07:06:02     53s] (I)       Layer 2 : 0.700000
[03/23 07:06:02     53s] (I)       Layer 3 : 0.700000
[03/23 07:06:02     53s] (I)       Layer 4 : 0.700000
[03/23 07:06:02     53s] (I)       Layer 5 : 0.700000
[03/23 07:06:02     53s] (I)       Layer 6 : 0.700000
[03/23 07:06:02     53s] (I)       Layer 7 : 0.700000
[03/23 07:06:02     53s] (I)       Layer 8 : 0.700000
[03/23 07:06:02     53s] (I)       ----------------------------
[03/23 07:06:02     53s] (I)       Number of ignored nets = 0
[03/23 07:06:02     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:06:02     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:06:02     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:06:02     53s] (I)       Constructing bin map
[03/23 07:06:02     53s] (I)       Initialize bin information with width=7200 height=7200
[03/23 07:06:02     53s] (I)       Done constructing bin map
[03/23 07:06:02     53s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:06:02     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1520.9 MB
[03/23 07:06:02     53s] (I)       Ndr track 0 does not exist
[03/23 07:06:02     53s] (I)       Ndr track 0 does not exist
[03/23 07:06:02     53s] (I)       Layer1  viaCost=300.00
[03/23 07:06:02     53s] (I)       Layer2  viaCost=100.00
[03/23 07:06:02     53s] (I)       Layer3  viaCost=100.00
[03/23 07:06:02     53s] (I)       Layer4  viaCost=100.00
[03/23 07:06:02     53s] (I)       Layer5  viaCost=100.00
[03/23 07:06:02     53s] (I)       Layer6  viaCost=200.00
[03/23 07:06:02     53s] (I)       Layer7  viaCost=100.00
[03/23 07:06:02     53s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:06:02     53s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:06:02     53s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:06:02     53s] (I)       Site width          :   400  (dbu)
[03/23 07:06:02     53s] (I)       Row height          :  3600  (dbu)
[03/23 07:06:02     53s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:06:02     53s] (I)       GCell width         :  3600  (dbu)
[03/23 07:06:02     53s] (I)       GCell height        :  3600  (dbu)
[03/23 07:06:02     53s] (I)       Grid                :   315   314     8
[03/23 07:06:02     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:06:02     53s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 07:06:02     53s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 07:06:02     53s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:06:02     53s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:06:02     53s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:06:02     53s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:06:02     53s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:06:02     53s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 07:06:02     53s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:06:02     53s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:06:02     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:06:02     53s] (I)       --------------------------------------------------------
[03/23 07:06:02     53s] 
[03/23 07:06:02     53s] [NR-eGR] ============ Routing rule table ============
[03/23 07:06:02     53s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:06:02     53s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:06:02     53s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:06:02     53s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:06:02     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:06:02     53s] [NR-eGR] Rule id: 1  Nets: 42702 
[03/23 07:06:02     53s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:06:02     53s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:06:02     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:06:02     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:06:02     53s] [NR-eGR] ========================================
[03/23 07:06:02     53s] [NR-eGR] 
[03/23 07:06:02     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer2 : = 159248 / 891760 (17.86%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer3 : = 42656 / 890190 (4.79%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer4 : = 180670 / 891760 (20.26%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer5 : = 0 / 890190 (0.00%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer6 : = 0 / 891760 (0.00%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer7 : = 0 / 222705 (0.00%)
[03/23 07:06:02     53s] (I)       blocked tracks on layer8 : = 0 / 222940 (0.00%)
[03/23 07:06:02     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 1520.9 MB
[03/23 07:06:02     53s] (I)       Finished Loading and Dumping File ( CPU: 0.48 sec, Real: 0.47 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Global Routing ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       ============= Initialization =============
[03/23 07:06:02     53s] (I)       totalPins=135712  totalGlobalPin=129022 (95.07%)
[03/23 07:06:02     53s] (I)       Started Build MST ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Generate topology with single threads
[03/23 07:06:02     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       total 2D Cap : 445645 = (222705 H, 222940 V)
[03/23 07:06:02     53s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [7, 8]
[03/23 07:06:02     53s] (I)       ============  Phase 1a Route ============
[03/23 07:06:02     53s] (I)       Started Phase 1a ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:06:02     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Usage: 4279 = (1376 H, 2903 V) = (0.62% H, 1.30% V) = (2.477e+03um H, 5.225e+03um V)
[03/23 07:06:02     53s] (I)       
[03/23 07:06:02     53s] (I)       ============  Phase 1b Route ============
[03/23 07:06:02     53s] (I)       Started Phase 1b ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Usage: 4279 = (1376 H, 2903 V) = (0.62% H, 1.30% V) = (2.477e+03um H, 5.225e+03um V)
[03/23 07:06:02     53s] (I)       
[03/23 07:06:02     53s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.702200e+03um
[03/23 07:06:02     53s] (I)       ============  Phase 1c Route ============
[03/23 07:06:02     53s] (I)       Started Phase 1c ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Level2 Grid: 63 x 63
[03/23 07:06:02     53s] (I)       Started Two Level Routing ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Usage: 4279 = (1376 H, 2903 V) = (0.62% H, 1.30% V) = (2.477e+03um H, 5.225e+03um V)
[03/23 07:06:02     53s] (I)       
[03/23 07:06:02     53s] (I)       ============  Phase 1d Route ============
[03/23 07:06:02     53s] (I)       Started Phase 1d ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Usage: 4283 = (1376 H, 2907 V) = (0.62% H, 1.30% V) = (2.477e+03um H, 5.233e+03um V)
[03/23 07:06:02     53s] (I)       
[03/23 07:06:02     53s] (I)       ============  Phase 1e Route ============
[03/23 07:06:02     53s] (I)       Started Phase 1e ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Usage: 4283 = (1376 H, 2907 V) = (0.62% H, 1.30% V) = (2.477e+03um H, 5.233e+03um V)
[03/23 07:06:02     53s] (I)       
[03/23 07:06:02     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.709400e+03um
[03/23 07:06:02     53s] [NR-eGR] 
[03/23 07:06:02     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Running layer assignment with 1 threads
[03/23 07:06:02     53s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Started Build MST ( Curr Mem: 1520.87 MB )
[03/23 07:06:02     53s] (I)       Generate topology with single threads
[03/23 07:06:03     53s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       total 2D Cap : 1562934 = (851495 H, 711439 V)
[03/23 07:06:03     53s] [NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[03/23 07:06:03     53s] (I)       ============  Phase 1a Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1a ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[03/23 07:06:03     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 46519 = (24157 H, 22362 V) = (2.84% H, 3.14% V) = (4.348e+04um H, 4.025e+04um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       ============  Phase 1b Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1b ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 46622 = (24228 H, 22394 V) = (2.85% H, 3.15% V) = (4.361e+04um H, 4.031e+04um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.91% V. EstWL: 8.391960e+04um
[03/23 07:06:03     53s] (I)       ============  Phase 1c Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1c ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Level2 Grid: 63 x 63
[03/23 07:06:03     53s] (I)       Started Two Level Routing ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 46622 = (24228 H, 22394 V) = (2.85% H, 3.15% V) = (4.361e+04um H, 4.031e+04um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       ============  Phase 1d Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1d ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 46629 = (24238 H, 22391 V) = (2.85% H, 3.15% V) = (4.363e+04um H, 4.030e+04um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       ============  Phase 1e Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1e ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 46629 = (24238 H, 22391 V) = (2.85% H, 3.15% V) = (4.363e+04um H, 4.030e+04um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.84% V. EstWL: 8.393220e+04um
[03/23 07:06:03     53s] [NR-eGR] 
[03/23 07:06:03     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Running layer assignment with 1 threads
[03/23 07:06:03     53s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Build MST ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Generate topology with single threads
[03/23 07:06:03     53s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       total 2D Cap : 4595273 = (1964390 H, 2630883 V)
[03/23 07:06:03     53s] (I)       #blocked areas for congestion spreading : 0
[03/23 07:06:03     53s] [NR-eGR] Layer group 3: route 42727 net(s) in layer range [2, 8]
[03/23 07:06:03     53s] (I)       ============  Phase 1a Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1a ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1a ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:06:03     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 517129 = (231763 H, 285366 V) = (11.80% H, 10.85% V) = (4.172e+05um H, 5.137e+05um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       ============  Phase 1b Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1b ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 517211 = (231814 H, 285397 V) = (11.80% H, 10.85% V) = (4.173e+05um H, 5.137e+05um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 9.309798e+05um
[03/23 07:06:03     53s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/23 07:06:03     53s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 07:06:03     53s] (I)       ============  Phase 1c Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1c ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Level2 Grid: 63 x 63
[03/23 07:06:03     53s] (I)       Started Two Level Routing ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 517211 = (231814 H, 285397 V) = (11.80% H, 10.85% V) = (4.173e+05um H, 5.137e+05um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       ============  Phase 1d Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1d ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 517226 = (231821 H, 285405 V) = (11.80% H, 10.85% V) = (4.173e+05um H, 5.137e+05um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] (I)       ============  Phase 1e Route ============
[03/23 07:06:03     53s] (I)       Started Phase 1e ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Usage: 517226 = (231821 H, 285405 V) = (11.80% H, 10.85% V) = (4.173e+05um H, 5.137e+05um V)
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 9.310068e+05um
[03/23 07:06:03     53s] [NR-eGR] 
[03/23 07:06:03     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Running layer assignment with 1 threads
[03/23 07:06:03     53s] (I)       Finished Phase 1l ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       ============  Phase 1l Route ============
[03/23 07:06:03     53s] (I)       
[03/23 07:06:03     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 07:06:03     53s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 07:06:03     53s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 07:06:03     53s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[03/23 07:06:03     53s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:06:03     53s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:06:03     53s] [NR-eGR]      M2  (2)       988( 1.02%)       108( 0.11%)         1( 0.00%)   ( 1.13%) 
[03/23 07:06:03     53s] [NR-eGR]      M3  (3)        92( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[03/23 07:06:03     53s] [NR-eGR]      M4  (4)       774( 0.85%)         3( 0.00%)         0( 0.00%)   ( 0.86%) 
[03/23 07:06:03     53s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:06:03     53s] [NR-eGR]      M6  (6)        25( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/23 07:06:03     53s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:06:03     53s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:06:03     53s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:06:03     53s] [NR-eGR] Total             1882( 0.28%)       112( 0.02%)         1( 0.00%)   ( 0.29%) 
[03/23 07:06:03     53s] [NR-eGR] 
[03/23 07:06:03     53s] (I)       Finished Global Routing ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       total 2D Cap : 4615528 = (1969360 H, 2646168 V)
[03/23 07:06:03     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:06:03     53s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 07:06:03     53s] (I)       ============= track Assignment ============
[03/23 07:06:03     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Started Greedy Track Assignment ( Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/23 07:06:03     53s] (I)       Running track assignment with 1 threads
[03/23 07:06:03     53s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:03     53s] (I)       Run Multi-thread track assignment
[03/23 07:06:04     54s] (I)       Finished Greedy Track Assignment ( CPU: 0.58 sec, Real: 0.59 sec, Curr Mem: 1520.87 MB )
[03/23 07:06:04     54s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:06:04     54s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135407
[03/23 07:06:04     54s] [NR-eGR]     M2  (2V) length: 2.340994e+05um, number of vias: 185981
[03/23 07:06:04     54s] [NR-eGR]     M3  (3H) length: 3.152978e+05um, number of vias: 37686
[03/23 07:06:04     54s] [NR-eGR]     M4  (4V) length: 1.634625e+05um, number of vias: 13673
[03/23 07:06:04     54s] [NR-eGR]     M5  (5H) length: 1.063688e+05um, number of vias: 5969
[03/23 07:06:04     54s] [NR-eGR]     M6  (6V) length: 1.200173e+05um, number of vias: 883
[03/23 07:06:04     54s] [NR-eGR]     M7  (7H) length: 5.475000e+03um, number of vias: 1010
[03/23 07:06:04     54s] [NR-eGR]     M8  (8V) length: 1.640172e+04um, number of vias: 0
[03/23 07:06:04     54s] [NR-eGR] Total length: 9.611226e+05um, number of vias: 380609
[03/23 07:06:04     54s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:06:04     54s] [NR-eGR] Total eGR-routed clock nets wire length: 7.889580e+04um 
[03/23 07:06:04     54s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:06:04     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.25 sec, Real: 2.26 sec, Curr Mem: 1486.87 MB )
[03/23 07:06:04     54s] ### Creating LA Mngr. totSessionCpu=0:00:55.0 mem=1475.9M
[03/23 07:06:04     55s] LayerId::1 widthSet size::4
[03/23 07:06:04     55s] LayerId::2 widthSet size::4
[03/23 07:06:04     55s] LayerId::3 widthSet size::4
[03/23 07:06:04     55s] LayerId::4 widthSet size::4
[03/23 07:06:04     55s] LayerId::5 widthSet size::4
[03/23 07:06:04     55s] LayerId::6 widthSet size::4
[03/23 07:06:04     55s] LayerId::7 widthSet size::4
[03/23 07:06:04     55s] LayerId::8 widthSet size::4
[03/23 07:06:04     55s] Updating RC grid for preRoute extraction ...
[03/23 07:06:04     55s] Initializing multi-corner capacitance tables ... 
[03/23 07:06:05     55s] Initializing multi-corner resistance tables ...
[03/23 07:06:05     55s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310021 ; uaWl: 0.990660 ; uaWlH: 0.418061 ; aWlH: 0.009193 ; Pmax: 0.869200 ; wcR: 0.636400 ; newSi: 0.089500 ; pMod: 80 ; 
[03/23 07:06:05     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.5 mem=1472.9M
[03/23 07:06:05     55s] Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'preRoute' .
[03/23 07:06:05     55s] PreRoute RC Extraction called for design dualcore.
[03/23 07:06:05     55s] RC Extraction called in multi-corner(2) mode.
[03/23 07:06:05     55s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/23 07:06:05     55s] RCMode: PreRoute
[03/23 07:06:05     55s]       RC Corner Indexes            0       1   
[03/23 07:06:05     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/23 07:06:05     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/23 07:06:05     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/23 07:06:05     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/23 07:06:05     55s] Shrink Factor                : 1.00000
[03/23 07:06:05     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 07:06:05     55s] Using capacitance table file ...
[03/23 07:06:05     55s] LayerId::1 widthSet size::4
[03/23 07:06:05     55s] LayerId::2 widthSet size::4
[03/23 07:06:05     55s] LayerId::3 widthSet size::4
[03/23 07:06:05     55s] LayerId::4 widthSet size::4
[03/23 07:06:05     55s] LayerId::5 widthSet size::4
[03/23 07:06:05     55s] LayerId::6 widthSet size::4
[03/23 07:06:05     55s] LayerId::7 widthSet size::4
[03/23 07:06:05     55s] LayerId::8 widthSet size::4
[03/23 07:06:05     55s] Updating RC grid for preRoute extraction ...
[03/23 07:06:05     55s] Initializing multi-corner capacitance tables ... 
[03/23 07:06:05     55s] Initializing multi-corner resistance tables ...
[03/23 07:06:05     55s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310021 ; uaWl: 0.990660 ; uaWlH: 0.418061 ; aWlH: 0.009193 ; Pmax: 0.869200 ; wcR: 0.636400 ; newSi: 0.089500 ; pMod: 80 ; 
[03/23 07:06:06     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1472.867M)
[03/23 07:06:06     56s] ** Profile ** Start :  cpu=0:00:00.0, mem=1472.9M
[03/23 07:06:06     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1476.9M
[03/23 07:06:06     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1476.9M
[03/23 07:06:06     56s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1480.1M
[03/23 07:06:06     56s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.037, MEM:1480.1M
[03/23 07:06:06     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.146, MEM:1480.1M
[03/23 07:06:06     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.170, MEM:1480.1M
[03/23 07:06:06     56s] ** Profile ** Other data :  cpu=0:00:00.3, mem=1480.1M
[03/23 07:06:06     56s] Starting delay calculation for Setup views
[03/23 07:06:06     56s] #################################################################################
[03/23 07:06:06     56s] # Design Stage: PreRoute
[03/23 07:06:06     56s] # Design Name: dualcore
[03/23 07:06:06     56s] # Design Mode: 65nm
[03/23 07:06:06     56s] # Analysis Mode: MMMC OCV 
[03/23 07:06:06     56s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:06:06     56s] # Signoff Settings: SI Off 
[03/23 07:06:06     56s] #################################################################################
[03/23 07:06:07     58s] Calculate early delays in OCV mode...
[03/23 07:06:07     58s] Calculate late delays in OCV mode...
[03/23 07:06:07     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 1512.1M, InitMEM = 1505.8M)
[03/23 07:06:07     58s] Start delay calculation (fullDC) (1 T). (MEM=1512.09)
[03/23 07:06:08     58s] Start AAE Lib Loading. (MEM=1531.81)
[03/23 07:06:08     58s] End AAE Lib Loading. (MEM=1560.43 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 07:06:08     58s] End AAE Lib Interpolated Model. (MEM=1560.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 07:06:08     58s] First Iteration Infinite Tw... 
[03/23 07:06:15     65s] Total number of fetched objects 43756
[03/23 07:06:15     66s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/23 07:06:15     66s] End delay calculation. (MEM=1651.2 CPU=0:00:06.1 REAL=0:00:06.0)
[03/23 07:06:16     66s] End delay calculation (fullDC). (MEM=1624.12 CPU=0:00:08.2 REAL=0:00:09.0)
[03/23 07:06:16     66s] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1624.1M) ***
[03/23 07:06:17     67s] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:01:08 mem=1624.1M)
[03/23 07:06:17     67s] ** Profile ** Overall slacks :  cpu=0:00:11.2, mem=1624.1M
[03/23 07:06:18     68s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1624.1M
[03/23 07:06:18     68s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.991  |
|           TNS (ns):|-191.002 |
|    Violating Paths:|  1007   |
|          All Paths:|  11008  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1624.1M
[03/23 07:06:18     68s] **optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1283.9M, totSessionCpu=0:01:09 **
[03/23 07:06:18     68s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 07:06:18     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:06:18     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=1586.1M
[03/23 07:06:18     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1586.1M
[03/23 07:06:18     68s] z: 2, totalTracks: 1
[03/23 07:06:18     68s] z: 4, totalTracks: 1
[03/23 07:06:18     68s] z: 6, totalTracks: 1
[03/23 07:06:18     68s] z: 8, totalTracks: 1
[03/23 07:06:18     68s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:06:18     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1599.1M
[03/23 07:06:18     69s] OPERPROF:     Starting CMU at level 3, MEM:1599.1M
[03/23 07:06:18     69s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:1599.1M
[03/23 07:06:18     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:1599.1M
[03/23 07:06:18     69s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1599.1MB).
[03/23 07:06:18     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.220, MEM:1599.1M
[03/23 07:06:19     69s] TotalInstCnt at PhyDesignMc Initialization: 41,464
[03/23 07:06:19     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=1611.1M
[03/23 07:06:19     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1611.1M
[03/23 07:06:19     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.107, MEM:1611.1M
[03/23 07:06:19     69s] TotalInstCnt at PhyDesignMc Destruction: 41,464
[03/23 07:06:19     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:06:19     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1611.1M
[03/23 07:06:19     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1611.1M
[03/23 07:06:19     69s] z: 2, totalTracks: 1
[03/23 07:06:19     69s] z: 4, totalTracks: 1
[03/23 07:06:19     69s] z: 6, totalTracks: 1
[03/23 07:06:19     69s] z: 8, totalTracks: 1
[03/23 07:06:19     69s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:06:19     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1611.1M
[03/23 07:06:19     69s] OPERPROF:     Starting CMU at level 3, MEM:1611.1M
[03/23 07:06:19     69s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1611.1M
[03/23 07:06:19     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1611.1M
[03/23 07:06:19     69s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1611.1MB).
[03/23 07:06:19     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.200, MEM:1611.1M
[03/23 07:06:19     69s] TotalInstCnt at PhyDesignMc Initialization: 41,464
[03/23 07:06:19     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1611.1M
[03/23 07:06:19     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1611.1M
[03/23 07:06:19     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.094, MEM:1611.1M
[03/23 07:06:19     70s] TotalInstCnt at PhyDesignMc Destruction: 41,464
[03/23 07:06:19     70s] *** Starting optimizing excluded clock nets MEM= 1611.1M) ***
[03/23 07:06:19     70s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1611.1M) ***
[03/23 07:06:19     70s] FDS started ...
[03/23 07:06:20     70s] 
[03/23 07:06:20     70s] Begin Power Analysis
[03/23 07:06:20     70s] 
[03/23 07:06:20     71s]              0V	    VSS
[03/23 07:06:20     71s]            0.9V	    VDD
[03/23 07:06:20     71s] Begin Processing Timing Library for Power Calculation
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] Begin Processing Timing Library for Power Calculation
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] Begin Processing Power Net/Grid for Power Calculation
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1313.69MB/2755.21MB/1313.70MB)
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] Begin Processing Timing Window Data for Power Calculation
[03/23 07:06:20     71s] 
[03/23 07:06:20     71s] clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1313.70MB/2755.21MB/1313.70MB)
[03/23 07:06:21     71s] 
[03/23 07:06:21     71s] Begin Processing User Attributes
[03/23 07:06:21     71s] 
[03/23 07:06:21     71s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1313.71MB/2755.21MB/1313.71MB)
[03/23 07:06:21     71s] 
[03/23 07:06:21     71s] Begin Processing Signal Activity
[03/23 07:06:21     71s] 
[03/23 07:06:23     73s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1313.73MB/2755.21MB/1313.73MB)
[03/23 07:06:23     73s] 
[03/23 07:06:23     73s] Begin Power Computation
[03/23 07:06:23     73s] 
[03/23 07:06:23     73s]       ----------------------------------------------------------
[03/23 07:06:23     73s]       # of cell(s) missing both power/leakage table: 0
[03/23 07:06:23     73s]       # of cell(s) missing power table: 1
[03/23 07:06:23     73s]       # of cell(s) missing leakage table: 0
[03/23 07:06:23     73s]       # of MSMV cell(s) missing power_level: 0
[03/23 07:06:23     73s]       ----------------------------------------------------------
[03/23 07:06:23     73s] CellName                                  Missing Table(s)
[03/23 07:06:23     73s] TIEL                                      internal power, 
[03/23 07:06:23     73s] 
[03/23 07:06:23     73s] 
[03/23 07:06:26     77s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1314.12MB/2755.21MB/1314.12MB)
[03/23 07:06:26     77s] 
[03/23 07:06:26     77s] Begin Processing User Attributes
[03/23 07:06:26     77s] 
[03/23 07:06:26     77s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1314.12MB/2755.21MB/1314.18MB)
[03/23 07:06:26     77s] 
[03/23 07:06:26     77s] Ended Power Analysis: (cpu=0:00:05, real=0:00:06, mem(process/total/peak)=1314.18MB/2755.21MB/1314.18MB)
[03/23 07:06:26     77s] 
[03/23 07:06:27     77s] *



[03/23 07:06:27     77s] Total Power
[03/23 07:06:27     77s] -----------------------------------------------------------------------------------------
[03/23 07:06:27     77s] Total Internal Power:       51.77659408 	   53.9436%
[03/23 07:06:27     77s] Total Switching Power:      41.98553849 	   43.7427%
[03/23 07:06:27     77s] Total Leakage Power:         2.22074090 	    2.3137%
[03/23 07:06:27     77s] Total Power:                95.98287335
[03/23 07:06:27     77s] -----------------------------------------------------------------------------------------
[03/23 07:06:27     78s] Processing average sequential pin duty cycle 
[03/23 07:06:28     78s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:06:28     78s] ### Creating PhyDesignMc. totSessionCpu=0:01:18 mem=1660.1M
[03/23 07:06:28     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1660.1M
[03/23 07:06:28     78s] z: 2, totalTracks: 1
[03/23 07:06:28     78s] z: 4, totalTracks: 1
[03/23 07:06:28     78s] z: 6, totalTracks: 1
[03/23 07:06:28     78s] z: 8, totalTracks: 1
[03/23 07:06:28     78s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:06:28     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1660.1M
[03/23 07:06:28     78s] OPERPROF:     Starting CMU at level 3, MEM:1660.1M
[03/23 07:06:28     78s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1660.1M
[03/23 07:06:28     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1660.1M
[03/23 07:06:28     78s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1660.1MB).
[03/23 07:06:28     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.205, MEM:1660.1M
[03/23 07:06:28     79s] TotalInstCnt at PhyDesignMc Initialization: 41,464
[03/23 07:06:28     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=1660.1M
[03/23 07:06:28     79s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1660.1M
[03/23 07:06:28     79s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1660.1M
[03/23 07:06:29     79s] Finished cut-off ROI computation ...
[03/23 07:06:30     80s] Completed resizing move eval ...
[03/23 07:06:30     80s] Committed moves ...
[03/23 07:06:30     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1660.1M
[03/23 07:06:30     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.110, MEM:1660.1M
[03/23 07:06:30     81s] TotalInstCnt at PhyDesignMc Destruction: 41,464
[03/23 07:06:30     81s] 
[03/23 07:06:30     81s]  0 instances changed cell type
[03/23 07:06:30     81s] 
[03/23 07:06:30     81s]                        UpSize    DownSize   SameSize   Total
[03/23 07:06:30     81s]                        ------    --------   --------   -----
[03/23 07:06:30     81s]     Sequential            0          0          0          0
[03/23 07:06:30     81s]  Combinational            0          0          0          0
[03/23 07:06:30     81s] 
[03/23 07:06:30     81s]  0 instances resized during new FDS.
[03/23 07:06:30     81s] 
[03/23 07:06:30     81s] Number of insts committed for which the initial cell was dont use = 0
[03/23 07:06:30     81s] 
[03/23 07:06:30     81s] *** FDS finished (cpu=0:00:11.0 real=0:00:11.0 mem=1660.1M) ***
[03/23 07:06:30     81s] 
[03/23 07:06:30     81s] The useful skew maximum allowed delay is: 0.2
[03/23 07:06:31     81s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:06:31     81s] optDesignOneStep: Power Flow
[03/23 07:06:31     81s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:06:31     81s] Deleting Lib Analyzer.
[03/23 07:06:31     82s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:06:31     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=1660.1M
[03/23 07:06:31     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=1660.1M
[03/23 07:06:31     82s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 07:06:31     82s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:22.1/0:02:17.6 (0.6), mem = 1660.1M
[03/23 07:06:31     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.1
[03/23 07:06:32     82s] (I,S,L,T): WC_VIEW: 50.3336, 41.9855, 2.09064, 94.4098
[03/23 07:06:32     82s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:06:32     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=1660.1M
[03/23 07:06:32     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1660.1M
[03/23 07:06:32     82s] z: 2, totalTracks: 1
[03/23 07:06:32     82s] z: 4, totalTracks: 1
[03/23 07:06:32     82s] z: 6, totalTracks: 1
[03/23 07:06:32     82s] z: 8, totalTracks: 1
[03/23 07:06:32     82s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:06:32     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1660.1M
[03/23 07:06:32     82s] OPERPROF:     Starting CMU at level 3, MEM:1660.1M
[03/23 07:06:32     82s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1660.1M
[03/23 07:06:32     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.160, MEM:1660.1M
[03/23 07:06:32     82s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1660.1MB).
[03/23 07:06:32     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.256, MEM:1660.1M
[03/23 07:06:33     83s] TotalInstCnt at PhyDesignMc Initialization: 41,464
[03/23 07:06:33     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=1660.1M
[03/23 07:06:33     83s] ### Creating TopoMgr, started
[03/23 07:06:33     83s] ### Creating TopoMgr, finished
[03/23 07:06:33     83s] 
[03/23 07:06:33     83s] Footprint cell information for calculating maxBufDist
[03/23 07:06:33     83s] *info: There are 18 candidate Buffer cells
[03/23 07:06:33     83s] *info: There are 18 candidate Inverter cells
[03/23 07:06:33     83s] 
[03/23 07:06:33     83s] ### Creating RouteCongInterface, started
[03/23 07:06:33     84s] 
[03/23 07:06:33     84s] Creating Lib Analyzer ...
[03/23 07:06:33     84s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:06:33     84s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:06:33     84s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:06:33     84s] 
[03/23 07:06:34     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=1749.2M
[03/23 07:06:34     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=1749.2M
[03/23 07:06:34     85s] Creating Lib Analyzer, finished. 
[03/23 07:06:34     85s] 
[03/23 07:06:34     85s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/23 07:06:34     85s] 
[03/23 07:06:34     85s] #optDebug: {0, 1.200}
[03/23 07:06:34     85s] ### Creating RouteCongInterface, finished
[03/23 07:06:37     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1768.3M
[03/23 07:06:37     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1768.3M
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Netlist preparation processing... 
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Constant propagation run...
[03/23 07:06:37     87s] CPU of constant propagation run : 0:00:00.1 (mem :1768.3M)
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Dangling output instance removal run...
[03/23 07:06:37     87s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1768.3M)
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Dont care observability instance removal run...
[03/23 07:06:37     87s] Dont care observability instance removal limited due to an irremovable instance FILLER__4_1 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__3_1 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_1 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_1 (DCAP4)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_2 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_2 (DCAP)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_2 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_3 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_3 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_3 (DCAP4)
Dont care observability instance removal limited due to an irremovable instance FILLER__3_2 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_4 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_4 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_4 (DCAP)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_5 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_5 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__3_3 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_5 (DCAP4)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_6 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_6 (DCAP32)
Dont care observability instance removal limited due to other irremovable instances...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1768.3M)
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Removed instances... 
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Replaced instances... 
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Removed 0 instance
[03/23 07:06:37     87s] 	CPU for removing db instances : 0:00:00.0 (mem :1768.3M)
[03/23 07:06:37     87s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1768.3M)
[03/23 07:06:37     87s] CPU of: netlist preparation :0:00:00.1 (mem :1768.3M)
[03/23 07:06:37     87s] 
[03/23 07:06:37     87s] Mark undriven nets with IPOIgnored run...
[03/23 07:06:37     87s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1768.3M)
[03/23 07:06:37     87s] *info: Marking 0 isolation instances dont touch
[03/23 07:06:37     87s] *info: Marking 0 level shifter instances dont touch
[03/23 07:06:37     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1749.2M
[03/23 07:06:37     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.108, MEM:1749.2M
[03/23 07:06:37     87s] TotalInstCnt at PhyDesignMc Destruction: 41,464
[03/23 07:06:37     88s] (I,S,L,T): WC_VIEW: 50.3336, 41.9855, 2.09064, 94.4098
[03/23 07:06:37     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.1
[03/23 07:06:37     88s] *** AreaOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:01:28.2/0:02:23.7 (0.6), mem = 1749.2M
[03/23 07:06:37     88s] 
[03/23 07:06:37     88s] =============================================================================================
[03/23 07:06:37     88s]  Step TAT Report for SimplifyNetlist #1
[03/23 07:06:37     88s] =============================================================================================
[03/23 07:06:37     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:06:37     88s] ---------------------------------------------------------------------------------------------
[03/23 07:06:37     88s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  17.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 07:06:37     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:06:37     88s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (  11.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 07:06:37     88s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:06:37     88s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 07:06:37     88s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:06:37     88s] [ MISC                   ]          0:00:03.7  (  59.3 % )     0:00:03.7 /  0:00:03.7    1.0
[03/23 07:06:37     88s] ---------------------------------------------------------------------------------------------
[03/23 07:06:37     88s]  SimplifyNetlist #1 TOTAL           0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[03/23 07:06:37     88s] ---------------------------------------------------------------------------------------------
[03/23 07:06:37     88s] 
[03/23 07:06:37     88s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:06:37     88s] optDesignOneStep: Power Flow
[03/23 07:06:37     88s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:06:37     88s] Deleting Lib Analyzer.
[03/23 07:06:37     88s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[03/23 07:06:38     88s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:06:38     88s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1686.2M
[03/23 07:06:38     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1686.2M
[03/23 07:06:38     88s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 07:06:38     88s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:06:38     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1705.3M
[03/23 07:06:38     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1705.3M
[03/23 07:06:38     88s] z: 2, totalTracks: 1
[03/23 07:06:38     88s] z: 4, totalTracks: 1
[03/23 07:06:38     88s] z: 6, totalTracks: 1
[03/23 07:06:38     88s] z: 8, totalTracks: 1
[03/23 07:06:38     88s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:06:38     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1705.3M
[03/23 07:06:38     88s] OPERPROF:     Starting CMU at level 3, MEM:1705.3M
[03/23 07:06:38     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1705.3M
[03/23 07:06:38     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.137, MEM:1705.3M
[03/23 07:06:38     88s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1705.3MB).
[03/23 07:06:38     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.231, MEM:1705.3M
[03/23 07:06:38     89s] TotalInstCnt at PhyDesignMc Initialization: 41,464
[03/23 07:06:38     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=1705.3M
[03/23 07:06:38     89s] Begin: Area Reclaim Optimization
[03/23 07:06:38     89s] 
[03/23 07:06:38     89s] Creating Lib Analyzer ...
[03/23 07:06:38     89s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:06:38     89s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:06:38     89s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:06:38     89s] 
[03/23 07:06:39     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=1721.3M
[03/23 07:06:40     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=1721.3M
[03/23 07:06:40     90s] Creating Lib Analyzer, finished. 
[03/23 07:06:40     90s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:30.3/0:02:25.8 (0.6), mem = 1721.3M
[03/23 07:06:40     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.2
[03/23 07:06:40     90s] (I,S,L,T): WC_VIEW: 50.3336, 41.9855, 2.09064, 94.4098
[03/23 07:06:40     90s] ### Creating RouteCongInterface, started
[03/23 07:06:40     90s] 
[03/23 07:06:40     90s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/23 07:06:40     90s] 
[03/23 07:06:40     90s] #optDebug: {0, 1.200}
[03/23 07:06:40     90s] ### Creating RouteCongInterface, finished
[03/23 07:06:41     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1721.3M
[03/23 07:06:41     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:1721.3M
[03/23 07:06:42     92s] Reclaim Optimization WNS Slack -2.991  TNS Slack -191.001 Density 97.38
[03/23 07:06:42     92s] +----------+---------+--------+--------+------------+--------+
[03/23 07:06:42     92s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 07:06:42     92s] +----------+---------+--------+--------+------------+--------+
[03/23 07:06:42     92s] |    97.38%|        -|  -2.991|-191.001|   0:00:00.0| 1723.3M|
[03/23 07:06:44     94s] |    97.38%|        7|  -2.991|-190.976|   0:00:02.0| 1781.0M|
[03/23 07:06:44     94s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/23 07:06:49     99s] |    97.25%|      154|  -2.968|-190.278|   0:00:05.0| 1782.0M|
[03/23 07:07:08    118s] |    96.52%|     2551|  -2.928|-189.141|   0:00:19.0| 1794.0M|
[03/23 07:07:10    120s] |    96.49%|       82|  -2.926|-189.120|   0:00:02.0| 1795.0M|
[03/23 07:07:10    121s] |    96.48%|        8|  -2.926|-189.120|   0:00:00.0| 1796.1M|
[03/23 07:07:11    121s] |    96.48%|        2|  -2.926|-189.120|   0:00:01.0| 1796.1M|
[03/23 07:07:11    122s] |    96.48%|        1|  -2.926|-189.120|   0:00:00.0| 1796.1M|
[03/23 07:07:11    122s] +----------+---------+--------+--------+------------+--------+
[03/23 07:07:11    122s] Reclaim Optimization End WNS Slack -2.926  TNS Slack -189.120 Density 96.48
[03/23 07:07:11    122s] 
[03/23 07:07:11    122s] ** Summary: Restruct = 7 Buffer Deletion = 120 Declone = 40 Resize = 1913 **
[03/23 07:07:11    122s] --------------------------------------------------------------
[03/23 07:07:11    122s] |                                   | Total     | Sequential |
[03/23 07:07:11    122s] --------------------------------------------------------------
[03/23 07:07:11    122s] | Num insts resized                 |    1890  |      11    |
[03/23 07:07:11    122s] | Num insts undone                  |     731  |       0    |
[03/23 07:07:11    122s] | Num insts Downsized               |    1890  |      11    |
[03/23 07:07:11    122s] | Num insts Samesized               |       0  |       0    |
[03/23 07:07:11    122s] | Num insts Upsized                 |       0  |       0    |
[03/23 07:07:11    122s] | Num multiple commits+uncommits    |      23  |       -    |
[03/23 07:07:11    122s] --------------------------------------------------------------
[03/23 07:07:11    122s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:07:11    122s] Layer 3 has 609 constrained nets 
[03/23 07:07:11    122s] Layer 5 has 1 constrained nets 
[03/23 07:07:11    122s] Layer 7 has 38 constrained nets 
[03/23 07:07:11    122s] **** End NDR-Layer Usage Statistics ****
[03/23 07:07:11    122s] End: Core Area Reclaim Optimization (cpu = 0:00:33.2) (real = 0:00:33.0) **
[03/23 07:07:12    122s] (I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
[03/23 07:07:12    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.2
[03/23 07:07:12    122s] *** AreaOpt [finish] : cpu/real = 0:00:32.2/0:00:32.2 (1.0), totSession cpu/real = 0:02:02.5/0:02:57.9 (0.7), mem = 1796.1M
[03/23 07:07:12    122s] 
[03/23 07:07:12    122s] =============================================================================================
[03/23 07:07:12    122s]  Step TAT Report for AreaOpt #1
[03/23 07:07:12    122s] =============================================================================================
[03/23 07:07:12    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:07:12    122s] ---------------------------------------------------------------------------------------------
[03/23 07:07:12    122s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:07:12    122s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   3.7 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:07:12    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.4
[03/23 07:07:12    122s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.1
[03/23 07:07:12    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:12    122s] [ OptSingleIteration     ]      7   0:00:01.2  (   3.6 % )     0:00:28.9 /  0:00:28.9    1.0
[03/23 07:07:12    122s] [ OptGetWeight           ]    687   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 07:07:12    122s] [ OptEval                ]    687   0:00:12.0  (  35.8 % )     0:00:12.0 /  0:00:12.0    1.0
[03/23 07:07:12    122s] [ OptCommit              ]    687   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.1
[03/23 07:07:12    122s] [ IncrTimingUpdate       ]    285   0:00:08.9  (  26.5 % )     0:00:08.9 /  0:00:08.9    1.0
[03/23 07:07:12    122s] [ PostCommitDelayUpdate  ]    766   0:00:01.6  (   4.9 % )     0:00:06.2 /  0:00:06.3    1.0
[03/23 07:07:12    122s] [ IncrDelayCalc          ]   1075   0:00:04.6  (  13.8 % )     0:00:04.6 /  0:00:04.6    1.0
[03/23 07:07:12    122s] [ MISC                   ]          0:00:02.9  (   8.7 % )     0:00:02.9 /  0:00:02.9    1.0
[03/23 07:07:12    122s] ---------------------------------------------------------------------------------------------
[03/23 07:07:12    122s]  AreaOpt #1 TOTAL                   0:00:33.4  ( 100.0 % )     0:00:33.4 /  0:00:33.5    1.0
[03/23 07:07:12    122s] ---------------------------------------------------------------------------------------------
[03/23 07:07:12    122s] 
[03/23 07:07:12    122s] Executing incremental physical updates
[03/23 07:07:12    122s] Executing incremental physical updates
[03/23 07:07:12    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1761.1M
[03/23 07:07:12    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.097, MEM:1761.1M
[03/23 07:07:12    122s] TotalInstCnt at PhyDesignMc Destruction: 41,297
[03/23 07:07:12    122s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=1719.05M, totSessionCpu=0:02:03).
[03/23 07:07:12    122s] skipped the cell partition in DRV
[03/23 07:07:13    123s] Leakage Power Opt: re-selecting buf/inv list 
[03/23 07:07:13    123s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:07:13    123s] optDesignOneStep: Power Flow
[03/23 07:07:13    123s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:07:13    123s] Deleting Lib Analyzer.
[03/23 07:07:13    123s] Begin: GigaOpt high fanout net optimization
[03/23 07:07:13    123s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 07:07:13    123s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 07:07:13    123s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:07:13    123s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:04.0/0:02:59.4 (0.7), mem = 1719.1M
[03/23 07:07:13    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.3
[03/23 07:07:14    124s] (I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
[03/23 07:07:14    124s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:07:14    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=1719.1M
[03/23 07:07:14    124s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 07:07:14    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.1M
[03/23 07:07:14    124s] z: 2, totalTracks: 1
[03/23 07:07:14    124s] z: 4, totalTracks: 1
[03/23 07:07:14    124s] z: 6, totalTracks: 1
[03/23 07:07:14    124s] z: 8, totalTracks: 1
[03/23 07:07:14    124s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:07:14    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1719.1M
[03/23 07:07:14    124s] OPERPROF:     Starting CMU at level 3, MEM:1719.1M
[03/23 07:07:14    124s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1719.1M
[03/23 07:07:14    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.150, MEM:1719.1M
[03/23 07:07:14    124s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1719.1MB).
[03/23 07:07:14    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.246, MEM:1719.1M
[03/23 07:07:14    125s] TotalInstCnt at PhyDesignMc Initialization: 41,297
[03/23 07:07:14    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1719.1M
[03/23 07:07:14    125s] ### Creating RouteCongInterface, started
[03/23 07:07:14    125s] 
[03/23 07:07:14    125s] Creating Lib Analyzer ...
[03/23 07:07:15    125s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:07:15    125s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:07:15    125s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:07:15    125s] 
[03/23 07:07:16    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:06 mem=1719.1M
[03/23 07:07:16    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:06 mem=1719.1M
[03/23 07:07:16    126s] Creating Lib Analyzer, finished. 
[03/23 07:07:16    126s] 
[03/23 07:07:16    126s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/23 07:07:16    126s] 
[03/23 07:07:16    126s] #optDebug: {0, 1.200}
[03/23 07:07:16    126s] ### Creating RouteCongInterface, finished
[03/23 07:07:19    129s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:07:19    129s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1719.1M
[03/23 07:07:19    129s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.094, MEM:1719.1M
[03/23 07:07:19    129s] TotalInstCnt at PhyDesignMc Destruction: 41,297
[03/23 07:07:19    129s] (I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
[03/23 07:07:19    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.3
[03/23 07:07:19    129s] *** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:02:09.8/0:03:05.2 (0.7), mem = 1719.1M
[03/23 07:07:19    129s] 
[03/23 07:07:19    129s] =============================================================================================
[03/23 07:07:19    129s]  Step TAT Report for DrvOpt #1
[03/23 07:07:19    129s] =============================================================================================
[03/23 07:07:19    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:07:19    129s] ---------------------------------------------------------------------------------------------
[03/23 07:07:19    129s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  18.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 07:07:19    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:19    129s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (  11.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 07:07:19    129s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:01.2 /  0:00:01.3    1.0
[03/23 07:07:19    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:19    129s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 07:07:19    129s] [ MISC                   ]          0:00:04.0  (  67.3 % )     0:00:04.0 /  0:00:04.0    1.0
[03/23 07:07:19    129s] ---------------------------------------------------------------------------------------------
[03/23 07:07:19    129s]  DrvOpt #1 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[03/23 07:07:19    129s] ---------------------------------------------------------------------------------------------
[03/23 07:07:19    129s] 
[03/23 07:07:19    129s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 07:07:19    129s] End: GigaOpt high fanout net optimization
[03/23 07:07:19    129s] Begin: GigaOpt DRV Optimization
[03/23 07:07:19    129s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 07:07:19    129s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:07:19    129s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:09.9/0:03:05.3 (0.7), mem = 1719.1M
[03/23 07:07:19    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.4
[03/23 07:07:20    130s] (I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
[03/23 07:07:20    130s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:07:20    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=1719.1M
[03/23 07:07:20    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.1M
[03/23 07:07:20    130s] z: 2, totalTracks: 1
[03/23 07:07:20    130s] z: 4, totalTracks: 1
[03/23 07:07:20    130s] z: 6, totalTracks: 1
[03/23 07:07:20    130s] z: 8, totalTracks: 1
[03/23 07:07:20    130s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:07:20    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1719.1M
[03/23 07:07:20    130s] OPERPROF:     Starting CMU at level 3, MEM:1719.1M
[03/23 07:07:20    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1719.1M
[03/23 07:07:20    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.117, MEM:1719.1M
[03/23 07:07:20    130s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1719.1MB).
[03/23 07:07:20    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.211, MEM:1719.1M
[03/23 07:07:20    131s] TotalInstCnt at PhyDesignMc Initialization: 41,297
[03/23 07:07:20    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=1719.1M
[03/23 07:07:20    131s] ### Creating RouteCongInterface, started
[03/23 07:07:20    131s] 
[03/23 07:07:20    131s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/23 07:07:20    131s] 
[03/23 07:07:20    131s] #optDebug: {0, 1.200}
[03/23 07:07:20    131s] ### Creating RouteCongInterface, finished
[03/23 07:07:24    134s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1738.1M
[03/23 07:07:24    134s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1738.1M
[03/23 07:07:24    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:07:24    135s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 07:07:24    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:07:24    135s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 07:07:24    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:07:25    135s] Info: violation cost 11.320824 (cap = 0.673734, tran = 10.647089, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:07:25    135s] |    14|   323|    -0.09|     8|     8|    -0.01|     0|     0|     0|     0|    -2.93|  -189.12|       0|       0|       0|  96.48|          |         |
[03/23 07:07:25    135s] Info: violation cost 11.320824 (cap = 0.673734, tran = 10.647089, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:07:25    135s] |    14|   323|    -0.09|     8|     8|    -0.01|     0|     0|     0|     0|    -2.93|  -189.12|       0|       0|       0|  96.48| 0:00:00.0|  1760.3M|
[03/23 07:07:25    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:07:25    135s] 
[03/23 07:07:25    135s] ###############################################################################
[03/23 07:07:25    135s] #
[03/23 07:07:25    135s] #  Large fanout net report:  
[03/23 07:07:25    135s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[03/23 07:07:25    135s] #     - current density: 96.48
[03/23 07:07:25    135s] #
[03/23 07:07:25    135s] #  List of high fanout nets:
[03/23 07:07:25    135s] #
[03/23 07:07:25    135s] ###############################################################################
[03/23 07:07:25    135s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:07:25    135s] Layer 3 has 609 constrained nets 
[03/23 07:07:25    135s] Layer 5 has 1 constrained nets 
[03/23 07:07:25    135s] Layer 7 has 38 constrained nets 
[03/23 07:07:25    135s] **** End NDR-Layer Usage Statistics ****
[03/23 07:07:25    135s] 
[03/23 07:07:25    135s] 
[03/23 07:07:25    135s] =======================================================================
[03/23 07:07:25    135s]                 Reasons for remaining drv violations
[03/23 07:07:25    135s] =======================================================================
[03/23 07:07:25    135s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[03/23 07:07:25    135s] 
[03/23 07:07:25    135s] 
[03/23 07:07:25    135s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1760.3M) ***
[03/23 07:07:25    135s] 
[03/23 07:07:25    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1741.2M
[03/23 07:07:25    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.095, MEM:1741.2M
[03/23 07:07:25    135s] TotalInstCnt at PhyDesignMc Destruction: 41,297
[03/23 07:07:25    136s] (I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
[03/23 07:07:25    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.4
[03/23 07:07:25    136s] *** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:02:16.2/0:03:11.6 (0.7), mem = 1741.2M
[03/23 07:07:25    136s] 
[03/23 07:07:25    136s] =============================================================================================
[03/23 07:07:25    136s]  Step TAT Report for DrvOpt #2
[03/23 07:07:25    136s] =============================================================================================
[03/23 07:07:25    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:07:25    136s] ---------------------------------------------------------------------------------------------
[03/23 07:07:25    136s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:07:25    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:25    136s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  10.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 07:07:25    136s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 07:07:25    136s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:25    136s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:07:25    136s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:25    136s] [ OptEval                ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:07:25    136s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:07:25    136s] [ DrvFindVioNets         ]      2   0:00:00.5  (   8.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 07:07:25    136s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 07:07:25    136s] [ MISC                   ]          0:00:04.6  (  72.3 % )     0:00:04.6 /  0:00:04.6    1.0
[03/23 07:07:25    136s] ---------------------------------------------------------------------------------------------
[03/23 07:07:25    136s]  DrvOpt #2 TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[03/23 07:07:25    136s] ---------------------------------------------------------------------------------------------
[03/23 07:07:25    136s] 
[03/23 07:07:25    136s] End: GigaOpt DRV Optimization
[03/23 07:07:25    136s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/23 07:07:25    136s] Leakage Power Opt: resetting the buf/inv selection
[03/23 07:07:25    136s] **optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 1411.1M, totSessionCpu=0:02:16 **
[03/23 07:07:26    136s] 
[03/23 07:07:26    136s] Active setup views:
[03/23 07:07:26    136s]  WC_VIEW
[03/23 07:07:26    136s]   Dominating endpoints: 0
[03/23 07:07:26    136s]   Dominating TNS: -0.000
[03/23 07:07:26    136s] 
[03/23 07:07:26    136s] Leakage Power Opt: re-selecting buf/inv list 
[03/23 07:07:26    136s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:07:26    136s] optDesignOneStep: Power Flow
[03/23 07:07:26    136s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:07:26    136s] Deleting Lib Analyzer.
[03/23 07:07:26    136s] Begin: GigaOpt Global Optimization
[03/23 07:07:26    136s] *info: use new DP (enabled)
[03/23 07:07:26    136s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/23 07:07:26    136s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:07:26    136s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:16.8/0:03:12.2 (0.7), mem = 1719.2M
[03/23 07:07:26    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.5
[03/23 07:07:26    137s] (I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
[03/23 07:07:26    137s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:07:26    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=1719.2M
[03/23 07:07:26    137s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 07:07:26    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.2M
[03/23 07:07:26    137s] z: 2, totalTracks: 1
[03/23 07:07:26    137s] z: 4, totalTracks: 1
[03/23 07:07:26    137s] z: 6, totalTracks: 1
[03/23 07:07:26    137s] z: 8, totalTracks: 1
[03/23 07:07:26    137s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:07:27    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1719.2M
[03/23 07:07:27    137s] OPERPROF:     Starting CMU at level 3, MEM:1719.2M
[03/23 07:07:27    137s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1719.2M
[03/23 07:07:27    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.145, MEM:1719.2M
[03/23 07:07:27    137s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1719.2MB).
[03/23 07:07:27    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.240, MEM:1719.2M
[03/23 07:07:27    137s] TotalInstCnt at PhyDesignMc Initialization: 41,297
[03/23 07:07:27    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:18 mem=1719.2M
[03/23 07:07:27    137s] ### Creating RouteCongInterface, started
[03/23 07:07:27    138s] 
[03/23 07:07:27    138s] Creating Lib Analyzer ...
[03/23 07:07:27    138s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:07:27    138s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:07:27    138s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:07:27    138s] 
[03/23 07:07:28    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=1719.2M
[03/23 07:07:28    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:19 mem=1719.2M
[03/23 07:07:28    139s] Creating Lib Analyzer, finished. 
[03/23 07:07:28    139s] 
[03/23 07:07:28    139s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/23 07:07:28    139s] 
[03/23 07:07:28    139s] #optDebug: {0, 1.200}
[03/23 07:07:28    139s] ### Creating RouteCongInterface, finished
[03/23 07:07:34    144s] *info: 609 clock nets excluded
[03/23 07:07:34    144s] *info: 2 special nets excluded.
[03/23 07:07:34    144s] *info: 118 no-driver nets excluded.
[03/23 07:07:36    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1738.3M
[03/23 07:07:36    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1738.3M
[03/23 07:07:36    147s] ** GigaOpt Global Opt WNS Slack -2.926  TNS Slack -189.120 
[03/23 07:07:36    147s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:07:36    147s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:07:36    147s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:07:36    147s] |  -2.926|-189.120|    96.48%|   0:00:00.0| 1755.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:07:47    157s] |  -2.926|-189.120|    96.48%|   0:00:11.0| 1820.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:07:51    162s] |  -2.926|-189.120|    96.48%|   0:00:04.0| 1825.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:07:52    163s] |  -2.926|-189.120|    96.48%|   0:00:01.0| 1825.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:16    186s] |  -2.921|-179.040|    96.47%|   0:00:24.0| 1826.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:26    197s] |  -2.921|-179.040|    96.47%|   0:00:10.0| 1831.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:28    198s] |  -2.921|-179.040|    96.47%|   0:00:02.0| 1833.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:29    199s] |  -2.921|-179.040|    96.47%|   0:00:01.0| 1833.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:32    203s] |  -2.918|-178.133|    96.47%|   0:00:03.0| 1833.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:36    207s] |  -2.918|-178.133|    96.47%|   0:00:04.0| 1834.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:37    208s] |  -2.918|-178.133|    96.47%|   0:00:01.0| 1835.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:38    209s] |  -2.918|-178.133|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:40    210s] |  -2.916|-177.727|    96.47%|   0:00:02.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:42    213s] |  -2.916|-177.727|    96.47%|   0:00:02.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:43    214s] |  -2.916|-177.727|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:44    214s] |  -2.916|-177.727|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:45    216s] |  -2.916|-177.393|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:53    223s] |  -2.916|-177.393|    96.47%|   0:00:08.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:08:53    223s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:08:53    223s] 
[03/23 07:08:53    223s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:17 real=0:01:17 mem=1837.1M) ***
[03/23 07:08:53    223s] 
[03/23 07:08:53    223s] *** Finish pre-CTS Setup Fixing (cpu=0:01:17 real=0:01:17 mem=1837.1M) ***
[03/23 07:08:53    223s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:08:53    223s] Layer 3 has 609 constrained nets 
[03/23 07:08:53    223s] Layer 5 has 1 constrained nets 
[03/23 07:08:53    223s] Layer 7 has 38 constrained nets 
[03/23 07:08:53    223s] **** End NDR-Layer Usage Statistics ****
[03/23 07:08:53    223s] ** GigaOpt Global Opt End WNS Slack -2.916  TNS Slack -177.393 
[03/23 07:08:53    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1802.0M
[03/23 07:08:53    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.096, MEM:1802.0M
[03/23 07:08:53    223s] TotalInstCnt at PhyDesignMc Destruction: 41,297
[03/23 07:08:53    224s] (I,S,L,T): WC_VIEW: 49.3771, 41.0994, 2.06143, 92.5379
[03/23 07:08:53    224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.5
[03/23 07:08:53    224s] *** SetupOpt [finish] : cpu/real = 0:01:27.4/0:01:27.3 (1.0), totSession cpu/real = 0:03:44.1/0:04:39.5 (0.8), mem = 1802.0M
[03/23 07:08:53    224s] 
[03/23 07:08:53    224s] =============================================================================================
[03/23 07:08:53    224s]  Step TAT Report for GlobalOpt #1
[03/23 07:08:53    224s] =============================================================================================
[03/23 07:08:53    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:08:53    224s] ---------------------------------------------------------------------------------------------
[03/23 07:08:53    224s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:08:53    224s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.3 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:08:53    224s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.4
[03/23 07:08:53    224s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 07:08:53    224s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 07:08:53    224s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:08:53    224s] [ TransformInit          ]      1   0:00:07.2  (   8.3 % )     0:00:07.2 /  0:00:07.2    1.0
[03/23 07:08:53    224s] [ OptSingleIteration     ]     17   0:00:00.2  (   0.2 % )     0:01:16.2 /  0:01:16.3    1.0
[03/23 07:08:53    224s] [ OptGetWeight           ]     17   0:00:04.3  (   4.9 % )     0:00:04.3 /  0:00:04.3    1.0
[03/23 07:08:53    224s] [ OptEval                ]     17   0:00:56.1  (  64.3 % )     0:00:56.1 /  0:00:56.2    1.0
[03/23 07:08:53    224s] [ OptCommit              ]     17   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 07:08:53    224s] [ IncrTimingUpdate       ]      4   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 07:08:53    224s] [ PostCommitDelayUpdate  ]     17   0:00:00.2  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[03/23 07:08:53    224s] [ IncrDelayCalc          ]     24   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 07:08:53    224s] [ SetupOptGetWorkingSet  ]     17   0:00:04.3  (   5.0 % )     0:00:04.3 /  0:00:04.3    1.0
[03/23 07:08:53    224s] [ SetupOptGetActiveNode  ]     17   0:00:02.0  (   2.2 % )     0:00:02.0 /  0:00:02.0    1.0
[03/23 07:08:53    224s] [ SetupOptSlackGraph     ]     17   0:00:07.8  (   8.9 % )     0:00:07.8 /  0:00:07.7    1.0
[03/23 07:08:53    224s] [ MISC                   ]          0:00:01.6  (   1.8 % )     0:00:01.6 /  0:00:01.6    1.0
[03/23 07:08:53    224s] ---------------------------------------------------------------------------------------------
[03/23 07:08:53    224s]  GlobalOpt #1 TOTAL                 0:01:27.3  ( 100.0 % )     0:01:27.3 /  0:01:27.4    1.0
[03/23 07:08:53    224s] ---------------------------------------------------------------------------------------------
[03/23 07:08:53    224s] 
[03/23 07:08:53    224s] End: GigaOpt Global Optimization
[03/23 07:08:53    224s] Leakage Power Opt: resetting the buf/inv selection
[03/23 07:08:53    224s] *** Timing NOT met, worst failing slack is -2.916
[03/23 07:08:53    224s] *** Check timing (0:00:00.1)
[03/23 07:08:53    224s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:08:53    224s] optDesignOneStep: Power Flow
[03/23 07:08:53    224s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:08:53    224s] Deleting Lib Analyzer.
[03/23 07:08:53    224s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 07:08:53    224s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:08:53    224s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=1749.0M
[03/23 07:08:53    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=1749.0M
[03/23 07:08:53    224s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 07:08:54    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1749.0M
[03/23 07:08:54    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.133, MEM:1749.0M
[03/23 07:08:54    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1745.0M
[03/23 07:08:54    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.117, MEM:1745.0M
[03/23 07:08:54    225s] 
[03/23 07:08:54    225s] *** Start incrementalPlace ***
[03/23 07:08:54    225s] User Input Parameters:
[03/23 07:08:54    225s] - Congestion Driven    : On
[03/23 07:08:54    225s] - Timing Driven        : On
[03/23 07:08:54    225s] - Area-Violation Based : On
[03/23 07:08:54    225s] - Start Rollback Level : -5
[03/23 07:08:54    225s] - Legalized            : On
[03/23 07:08:54    225s] - Window Based         : Off
[03/23 07:08:54    225s] - eDen incr mode       : Off
[03/23 07:08:54    225s] - Small incr mode      : Off
[03/23 07:08:54    225s] 
[03/23 07:08:54    225s] no activity file in design. spp won't run.
[03/23 07:08:55    225s] Effort level <high> specified for reg2reg path_group
[03/23 07:08:55    226s] Effort level <high> specified for reg2cgate path_group
[03/23 07:08:55    226s] Collecting buffer chain nets ...
[03/23 07:08:55    226s] No Views given, use default active views for adaptive view pruning
[03/23 07:08:55    226s] SKP will enable view:
[03/23 07:08:55    226s]   WC_VIEW
[03/23 07:08:55    226s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1747.0M
[03/23 07:08:55    226s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.019, MEM:1747.0M
[03/23 07:08:55    226s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1747.0M
[03/23 07:08:55    226s] Starting Early Global Route congestion estimation: mem = 1747.0M
[03/23 07:08:55    226s] (I)       Started Loading and Dumping File ( Curr Mem: 1746.97 MB )
[03/23 07:08:55    226s] (I)       Reading DB...
[03/23 07:08:55    226s] (I)       Read data from FE... (mem=1747.0M)
[03/23 07:08:55    226s] (I)       Read nodes and places... (mem=1747.0M)
[03/23 07:08:55    226s] (I)       Done Read nodes and places (cpu=0.110s, mem=1778.8M)
[03/23 07:08:55    226s] (I)       Read nets... (mem=1778.8M)
[03/23 07:08:56    226s] (I)       Done Read nets (cpu=0.150s, mem=1786.8M)
[03/23 07:08:56    226s] (I)       Done Read data from FE (cpu=0.260s, mem=1786.8M)
[03/23 07:08:56    226s] (I)       before initializing RouteDB syMemory usage = 1786.8 MB
[03/23 07:08:56    226s] (I)       Honor MSV route constraint: false
[03/23 07:08:56    226s] (I)       Maximum routing layer  : 127
[03/23 07:08:56    226s] (I)       Minimum routing layer  : 2
[03/23 07:08:56    226s] (I)       Supply scale factor H  : 1.00
[03/23 07:08:56    226s] (I)       Supply scale factor V  : 1.00
[03/23 07:08:56    226s] (I)       Tracks used by clock wire: 0
[03/23 07:08:56    226s] (I)       Reverse direction      : 
[03/23 07:08:56    226s] (I)       Honor partition pin guides: true
[03/23 07:08:56    226s] (I)       Route selected nets only: false
[03/23 07:08:56    226s] (I)       Route secondary PG pins: false
[03/23 07:08:56    226s] (I)       Second PG max fanout   : 2147483647
[03/23 07:08:56    226s] (I)       Apply function for special wires: true
[03/23 07:08:56    226s] (I)       Layer by layer blockage reading: true
[03/23 07:08:56    226s] (I)       Offset calculation fix : true
[03/23 07:08:56    226s] (I)       Route stripe layer range: 
[03/23 07:08:56    226s] (I)       Honor partition fences : 
[03/23 07:08:56    226s] (I)       Honor partition pin    : 
[03/23 07:08:56    226s] (I)       Honor partition fences with feedthrough: 
[03/23 07:08:56    226s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:08:56    226s] (I)       Use row-based GCell size
[03/23 07:08:56    226s] (I)       Use row-based GCell align
[03/23 07:08:56    226s] (I)       GCell unit size   : 3600
[03/23 07:08:56    226s] (I)       GCell multiplier  : 1
[03/23 07:08:56    226s] (I)       GCell row height  : 3600
[03/23 07:08:56    226s] (I)       Actual row height : 3600
[03/23 07:08:56    226s] (I)       GCell align ref   : 20000 20000
[03/23 07:08:56    226s] [NR-eGR] Track table information for default rule: 
[03/23 07:08:56    226s] [NR-eGR] M1 has no routable track
[03/23 07:08:56    226s] [NR-eGR] M2 has single uniform track structure
[03/23 07:08:56    226s] [NR-eGR] M3 has single uniform track structure
[03/23 07:08:56    226s] [NR-eGR] M4 has single uniform track structure
[03/23 07:08:56    226s] [NR-eGR] M5 has single uniform track structure
[03/23 07:08:56    226s] [NR-eGR] M6 has single uniform track structure
[03/23 07:08:56    226s] [NR-eGR] M7 has single uniform track structure
[03/23 07:08:56    226s] [NR-eGR] M8 has single uniform track structure
[03/23 07:08:56    226s] (I)       ===========================================================================
[03/23 07:08:56    226s] (I)       == Report All Rule Vias ==
[03/23 07:08:56    226s] (I)       ===========================================================================
[03/23 07:08:56    226s] (I)        Via Rule : (Default)
[03/23 07:08:56    226s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:08:56    226s] (I)       ---------------------------------------------------------------------------
[03/23 07:08:56    226s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:08:56    226s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:08:56    226s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:08:56    226s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:08:56    226s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:08:56    226s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:08:56    226s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:08:56    226s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:08:56    226s] (I)       ===========================================================================
[03/23 07:08:56    226s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1786.84 MB )
[03/23 07:08:56    226s] [NR-eGR] Read 31460 PG shapes
[03/23 07:08:56    226s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.84 MB )
[03/23 07:08:56    226s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:08:56    226s] [NR-eGR] #Instance Blockages : 0
[03/23 07:08:56    226s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:08:56    226s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:08:56    226s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:08:56    226s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:08:56    226s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:08:56    226s] (I)       readDataFromPlaceDB
[03/23 07:08:56    226s] (I)       Read net information..
[03/23 07:08:56    226s] [NR-eGR] Read numTotalNets=43215  numIgnoredNets=0
[03/23 07:08:56    226s] (I)       Read testcase time = 0.020 seconds
[03/23 07:08:56    226s] 
[03/23 07:08:56    226s] (I)       early_global_route_priority property id does not exist.
[03/23 07:08:56    226s] (I)       Start initializing grid graph
[03/23 07:08:56    226s] (I)       End initializing grid graph
[03/23 07:08:56    226s] (I)       Model blockages into capacity
[03/23 07:08:56    226s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:08:56    226s] (I)       Started Modeling ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 1 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 2 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 3 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 4 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 5 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 6 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 7 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Modeling Layer 8 ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:08:56    226s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       -- layer congestion ratio --
[03/23 07:08:56    226s] (I)       Layer 1 : 0.100000
[03/23 07:08:56    226s] (I)       Layer 2 : 0.700000
[03/23 07:08:56    226s] (I)       Layer 3 : 0.700000
[03/23 07:08:56    226s] (I)       Layer 4 : 0.700000
[03/23 07:08:56    226s] (I)       Layer 5 : 0.700000
[03/23 07:08:56    226s] (I)       Layer 6 : 0.700000
[03/23 07:08:56    226s] (I)       Layer 7 : 0.700000
[03/23 07:08:56    226s] (I)       Layer 8 : 0.700000
[03/23 07:08:56    226s] (I)       ----------------------------
[03/23 07:08:56    226s] (I)       Number of ignored nets = 0
[03/23 07:08:56    226s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:08:56    226s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:08:56    226s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:08:56    226s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:08:56    226s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:08:56    226s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:08:56    226s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:08:56    226s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:08:56    226s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:08:56    226s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:08:56    226s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1796.4 MB
[03/23 07:08:56    226s] (I)       Ndr track 0 does not exist
[03/23 07:08:56    226s] (I)       Ndr track 0 does not exist
[03/23 07:08:56    226s] (I)       Layer1  viaCost=300.00
[03/23 07:08:56    226s] (I)       Layer2  viaCost=100.00
[03/23 07:08:56    226s] (I)       Layer3  viaCost=100.00
[03/23 07:08:56    226s] (I)       Layer4  viaCost=100.00
[03/23 07:08:56    226s] (I)       Layer5  viaCost=100.00
[03/23 07:08:56    226s] (I)       Layer6  viaCost=200.00
[03/23 07:08:56    226s] (I)       Layer7  viaCost=100.00
[03/23 07:08:56    226s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:08:56    226s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:08:56    226s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:08:56    226s] (I)       Site width          :   400  (dbu)
[03/23 07:08:56    226s] (I)       Row height          :  3600  (dbu)
[03/23 07:08:56    226s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:08:56    226s] (I)       GCell width         :  3600  (dbu)
[03/23 07:08:56    226s] (I)       GCell height        :  3600  (dbu)
[03/23 07:08:56    226s] (I)       Grid                :   315   314     8
[03/23 07:08:56    226s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:08:56    226s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 07:08:56    226s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 07:08:56    226s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:08:56    226s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:08:56    226s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:08:56    226s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:08:56    226s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:08:56    226s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 07:08:56    226s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:08:56    226s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:08:56    226s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:08:56    226s] (I)       --------------------------------------------------------
[03/23 07:08:56    226s] 
[03/23 07:08:56    226s] [NR-eGR] ============ Routing rule table ============
[03/23 07:08:56    226s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:08:56    226s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:08:56    226s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:08:56    226s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:08:56    226s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:08:56    226s] [NR-eGR] Rule id: 1  Nets: 42535 
[03/23 07:08:56    226s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:08:56    226s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:08:56    226s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:08:56    226s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:08:56    226s] [NR-eGR] ========================================
[03/23 07:08:56    226s] [NR-eGR] 
[03/23 07:08:56    226s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer2 : = 159248 / 891760 (17.86%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer3 : = 42656 / 890190 (4.79%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer4 : = 180670 / 891760 (20.26%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer5 : = 0 / 890190 (0.00%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer6 : = 0 / 891760 (0.00%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer7 : = 0 / 222705 (0.00%)
[03/23 07:08:56    226s] (I)       blocked tracks on layer8 : = 0 / 222940 (0.00%)
[03/23 07:08:56    226s] (I)       After initializing earlyGlobalRoute syMemory usage = 1796.4 MB
[03/23 07:08:56    226s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Global Routing ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       ============= Initialization =============
[03/23 07:08:56    226s] (I)       totalPins=135337  totalGlobalPin=128702 (95.10%)
[03/23 07:08:56    226s] (I)       Started Build MST ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Generate topology with single threads
[03/23 07:08:56    226s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       total 2D Cap : 445645 = (222705 H, 222940 V)
[03/23 07:08:56    226s] [NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[03/23 07:08:56    226s] (I)       ============  Phase 1a Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1a ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:08:56    226s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 3961 = (1236 H, 2725 V) = (0.55% H, 1.22% V) = (2.225e+03um H, 4.905e+03um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1b Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1b ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 3961 = (1236 H, 2725 V) = (0.55% H, 1.22% V) = (2.225e+03um H, 4.905e+03um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.129800e+03um
[03/23 07:08:56    226s] (I)       ============  Phase 1c Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1c ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Level2 Grid: 63 x 63
[03/23 07:08:56    226s] (I)       Started Two Level Routing ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 3961 = (1236 H, 2725 V) = (0.55% H, 1.22% V) = (2.225e+03um H, 4.905e+03um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1d Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1d ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 3965 = (1236 H, 2729 V) = (0.55% H, 1.22% V) = (2.225e+03um H, 4.912e+03um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1e Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1e ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 3965 = (1236 H, 2729 V) = (0.55% H, 1.22% V) = (2.225e+03um H, 4.912e+03um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.137000e+03um
[03/23 07:08:56    226s] [NR-eGR] 
[03/23 07:08:56    226s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Running layer assignment with 1 threads
[03/23 07:08:56    226s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Build MST ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Generate topology with single threads
[03/23 07:08:56    226s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       total 2D Cap : 1562934 = (851495 H, 711439 V)
[03/23 07:08:56    226s] [NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[03/23 07:08:56    226s] (I)       ============  Phase 1a Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1a ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 98
[03/23 07:08:56    226s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 44933 = (23659 H, 21274 V) = (2.78% H, 2.99% V) = (4.259e+04um H, 3.829e+04um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1b Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1b ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 44978 = (23695 H, 21283 V) = (2.78% H, 2.99% V) = (4.265e+04um H, 3.831e+04um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.93% V. EstWL: 8.096040e+04um
[03/23 07:08:56    226s] (I)       ============  Phase 1c Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1c ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Level2 Grid: 63 x 63
[03/23 07:08:56    226s] (I)       Started Two Level Routing ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 44981 = (23698 H, 21283 V) = (2.78% H, 2.99% V) = (4.266e+04um H, 3.831e+04um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1d Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1d ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 44993 = (23710 H, 21283 V) = (2.78% H, 2.99% V) = (4.268e+04um H, 3.831e+04um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1e Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1e ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 44993 = (23710 H, 21283 V) = (2.78% H, 2.99% V) = (4.268e+04um H, 3.831e+04um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.89% V. EstWL: 8.098740e+04um
[03/23 07:08:56    226s] [NR-eGR] 
[03/23 07:08:56    226s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Running layer assignment with 1 threads
[03/23 07:08:56    226s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Build MST ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Generate topology with single threads
[03/23 07:08:56    226s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       total 2D Cap : 4595273 = (1964390 H, 2630883 V)
[03/23 07:08:56    226s] [NR-eGR] Layer group 3: route 42568 net(s) in layer range [2, 8]
[03/23 07:08:56    226s] (I)       ============  Phase 1a Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1a ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1a ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:08:56    226s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 513296 = (229790 H, 283506 V) = (11.70% H, 10.78% V) = (4.136e+05um H, 5.103e+05um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1b Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1b ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 513340 = (229811 H, 283529 V) = (11.70% H, 10.78% V) = (4.137e+05um H, 5.104e+05um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 9.240120e+05um
[03/23 07:08:56    226s] (I)       Congestion metric : 0.00%H 0.02%V, 0.02%HV
[03/23 07:08:56    226s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 07:08:56    226s] (I)       ============  Phase 1c Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1c ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Level2 Grid: 63 x 63
[03/23 07:08:56    226s] (I)       Started Two Level Routing ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    226s] (I)       Usage: 513340 = (229811 H, 283529 V) = (11.70% H, 10.78% V) = (4.137e+05um H, 5.104e+05um V)
[03/23 07:08:56    226s] (I)       
[03/23 07:08:56    226s] (I)       ============  Phase 1d Route ============
[03/23 07:08:56    226s] (I)       Started Phase 1d ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    227s] (I)       Finished Phase 1d ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    227s] (I)       Usage: 513374 = (229839 H, 283535 V) = (11.70% H, 10.78% V) = (4.137e+05um H, 5.104e+05um V)
[03/23 07:08:56    227s] (I)       
[03/23 07:08:56    227s] (I)       ============  Phase 1e Route ============
[03/23 07:08:56    227s] (I)       Started Phase 1e ( Curr Mem: 1796.41 MB )
[03/23 07:08:56    227s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    227s] (I)       Usage: 513374 = (229839 H, 283535 V) = (11.70% H, 10.78% V) = (4.137e+05um H, 5.104e+05um V)
[03/23 07:08:56    227s] (I)       
[03/23 07:08:56    227s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.240732e+05um
[03/23 07:08:56    227s] [NR-eGR] 
[03/23 07:08:56    227s] (I)       Current Phase 1l[Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:56    227s] (I)       Running layer assignment with 1 threads
[03/23 07:08:57    227s] (I)       Finished Phase 1l ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:57    227s] (I)       ============  Phase 1l Route ============
[03/23 07:08:57    227s] (I)       
[03/23 07:08:57    227s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 07:08:57    227s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 07:08:57    227s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 07:08:57    227s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[03/23 07:08:57    227s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:08:57    227s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:08:57    227s] [NR-eGR]      M2  (2)       923( 0.95%)       100( 0.10%)         2( 0.00%)   ( 1.06%) 
[03/23 07:08:57    227s] [NR-eGR]      M3  (3)        78( 0.08%)         1( 0.00%)         0( 0.00%)   ( 0.08%) 
[03/23 07:08:57    227s] [NR-eGR]      M4  (4)       763( 0.84%)         3( 0.00%)         0( 0.00%)   ( 0.85%) 
[03/23 07:08:57    227s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:08:57    227s] [NR-eGR]      M6  (6)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 07:08:57    227s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:08:57    227s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:08:57    227s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:08:57    227s] [NR-eGR] Total             1791( 0.26%)       104( 0.02%)         2( 0.00%)   ( 0.28%) 
[03/23 07:08:57    227s] [NR-eGR] 
[03/23 07:08:57    227s] (I)       Finished Global Routing ( CPU: 0.89 sec, Real: 0.89 sec, Curr Mem: 1796.41 MB )
[03/23 07:08:57    227s] (I)       total 2D Cap : 4615528 = (1969360 H, 2646168 V)
[03/23 07:08:57    227s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:08:57    227s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 07:08:57    227s] Early Global Route congestion estimation runtime: 1.33 seconds, mem = 1796.4M
[03/23 07:08:57    227s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.330, REAL:1.334, MEM:1796.4M
[03/23 07:08:57    227s] OPERPROF: Starting HotSpotCal at level 1, MEM:1796.4M
[03/23 07:08:57    227s] [hotspot] +------------+---------------+---------------+
[03/23 07:08:57    227s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 07:08:57    227s] [hotspot] +------------+---------------+---------------+
[03/23 07:08:57    227s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 07:08:57    227s] [hotspot] +------------+---------------+---------------+
[03/23 07:08:57    227s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 07:08:57    227s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 07:08:57    227s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.014, MEM:1796.4M
[03/23 07:08:57    227s] 
[03/23 07:08:57    227s] === incrementalPlace Internal Loop 1 ===
[03/23 07:08:57    227s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 07:08:58    227s] OPERPROF: Starting IPInitSPData at level 1, MEM:1796.4M
[03/23 07:08:58    227s] z: 2, totalTracks: 1
[03/23 07:08:58    227s] z: 4, totalTracks: 1
[03/23 07:08:58    227s] z: 6, totalTracks: 1
[03/23 07:08:58    227s] z: 8, totalTracks: 1
[03/23 07:08:58    227s] #spOpts: N=65 minPadR=1.1 
[03/23 07:08:58    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1796.4M
[03/23 07:08:58    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.175, MEM:1796.4M
[03/23 07:08:58    227s] OPERPROF:   Starting post-place ADS at level 2, MEM:1796.4M
[03/23 07:08:58    227s] ADSU 0.964 -> 0.964. GS 14.400
[03/23 07:08:58    227s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.100, REAL:0.109, MEM:1796.4M
[03/23 07:08:58    227s] OPERPROF:   Starting spMPad at level 2, MEM:1796.4M
[03/23 07:08:58    227s] OPERPROF:     Starting spContextMPad at level 3, MEM:1796.4M
[03/23 07:08:58    227s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1796.4M
[03/23 07:08:58    227s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.027, MEM:1796.4M
[03/23 07:08:58    227s] Identified 34652 spare or floating instances, with no clusters.
[03/23 07:08:58    227s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1796.4M
[03/23 07:08:58    227s] no activity file in design. spp won't run.
[03/23 07:08:58    227s] [spp] 0
[03/23 07:08:58    227s] [adp] 0:1:1:3
[03/23 07:08:58    227s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.021, MEM:1796.4M
[03/23 07:08:58    228s] SP #FI/SF FL/PI 424/0 30508/10365
[03/23 07:08:58    228s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.500, REAL:0.502, MEM:1796.4M
[03/23 07:08:58    228s] PP off. flexM 0
[03/23 07:08:58    228s] OPERPROF: Starting CDPad at level 1, MEM:1796.4M
[03/23 07:08:58    228s] 3DP is on.
[03/23 07:08:58    228s] 3DP OF M2 0.024, M4 0.012. Diff 0
[03/23 07:08:58    228s] design sh 0.032.
[03/23 07:08:58    228s] design sh 0.029.
[03/23 07:08:58    228s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 07:08:58    228s] design sh 0.014.
[03/23 07:08:59    228s] CDPadU 0.982 -> 0.968. R=0.939, N=40873, GS=1.800
[03/23 07:08:59    228s] OPERPROF: Finished CDPad at level 1, CPU:0.720, REAL:0.717, MEM:1796.4M
[03/23 07:08:59    228s] OPERPROF: Starting InitSKP at level 1, MEM:1796.4M
[03/23 07:08:59    228s] no activity file in design. spp won't run.
[03/23 07:09:01    231s] no activity file in design. spp won't run.
[03/23 07:09:04    234s] *** Finished SKP initialization (cpu=0:00:05.5, real=0:00:05.0)***
[03/23 07:09:04    234s] OPERPROF: Finished InitSKP at level 1, CPU:5.460, REAL:5.466, MEM:1827.1M
[03/23 07:09:04    234s] NP #FI/FS/SF FL/PI: 35076/0/34652 40873/10365
[03/23 07:09:05    234s] no activity file in design. spp won't run.
[03/23 07:09:05    234s] 
[03/23 07:09:05    234s] AB Est...
[03/23 07:09:05    234s] OPERPROF: Starting npPlace at level 1, MEM:1843.9M
[03/23 07:09:05    235s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.217, MEM:1919.7M
[03/23 07:09:05    235s] Iteration  4: Skipped, with CDP Off
[03/23 07:09:05    235s] 
[03/23 07:09:05    235s] AB Est...
[03/23 07:09:05    235s] OPERPROF: Starting npPlace at level 1, MEM:1919.7M
[03/23 07:09:05    235s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.158, MEM:1919.7M
[03/23 07:09:06    235s] Iteration  5: Skipped, with CDP Off
[03/23 07:09:06    235s] 
[03/23 07:09:06    235s] AB Est...
[03/23 07:09:06    235s] OPERPROF: Starting npPlace at level 1, MEM:1919.7M
[03/23 07:09:06    235s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.196, MEM:1979.6M
[03/23 07:09:06    235s] Iteration  6: Skipped, with CDP Off
[03/23 07:09:06    235s] OPERPROF: Starting npPlace at level 1, MEM:1979.6M
[03/23 07:09:06    235s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/23 07:09:06    235s] No instances found in the vector
[03/23 07:09:06    235s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1979.6M, DRC: 0)
[03/23 07:09:06    235s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:09:07    237s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 07:09:07    237s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/23 07:09:07    237s] place_exp_mt_interval set to default 32
[03/23 07:09:07    237s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 07:09:50    279s] Iteration  7: Total net bbox = 4.828e+05 (2.52e+05 2.31e+05)
[03/23 07:09:50    279s]               Est.  stn bbox = 6.119e+05 (3.25e+05 2.87e+05)
[03/23 07:09:50    279s]               cpu = 0:00:44.0 real = 0:00:44.0 mem = 1913.1M
[03/23 07:09:50    279s] OPERPROF: Finished npPlace at level 1, CPU:44.120, REAL:43.992, MEM:1913.1M
[03/23 07:09:50    280s] no activity file in design. spp won't run.
[03/23 07:09:50    280s] NP #FI/FS/SF FL/PI: 35076/0/34652 40873/10365
[03/23 07:09:50    280s] no activity file in design. spp won't run.
[03/23 07:09:51    280s] OPERPROF: Starting npPlace at level 1, MEM:1913.1M
[03/23 07:09:51    280s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/23 07:09:51    280s] No instances found in the vector
[03/23 07:09:51    280s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1913.1M, DRC: 0)
[03/23 07:09:51    280s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:10:21    311s] Iteration  8: Total net bbox = 4.854e+05 (2.55e+05 2.30e+05)
[03/23 07:10:21    311s]               Est.  stn bbox = 6.156e+05 (3.29e+05 2.87e+05)
[03/23 07:10:21    311s]               cpu = 0:00:30.2 real = 0:00:30.0 mem = 1892.5M
[03/23 07:10:21    311s] OPERPROF: Finished npPlace at level 1, CPU:30.330, REAL:30.247, MEM:1892.5M
[03/23 07:10:21    311s] no activity file in design. spp won't run.
[03/23 07:10:21    311s] NP #FI/FS/SF FL/PI: 35076/0/34652 40873/10365
[03/23 07:10:21    311s] no activity file in design. spp won't run.
[03/23 07:10:22    311s] OPERPROF: Starting npPlace at level 1, MEM:1892.5M
[03/23 07:10:22    312s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:10:22    312s] No instances found in the vector
[03/23 07:10:22    312s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1892.5M, DRC: 0)
[03/23 07:10:22    312s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:10:49    338s] Iteration  9: Total net bbox = 4.817e+05 (2.54e+05 2.28e+05)
[03/23 07:10:49    338s]               Est.  stn bbox = 6.122e+05 (3.28e+05 2.85e+05)
[03/23 07:10:49    338s]               cpu = 0:00:26.9 real = 0:00:27.0 mem = 1898.6M
[03/23 07:10:49    338s] OPERPROF: Finished npPlace at level 1, CPU:27.000, REAL:26.929, MEM:1898.6M
[03/23 07:10:49    339s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1898.6M
[03/23 07:10:49    339s] Starting Early Global Route rough congestion estimation: mem = 1898.6M
[03/23 07:10:49    339s] (I)       Started Loading and Dumping File ( Curr Mem: 1898.60 MB )
[03/23 07:10:49    339s] (I)       Reading DB...
[03/23 07:10:49    339s] (I)       Read data from FE... (mem=1898.6M)
[03/23 07:10:49    339s] (I)       Read nodes and places... (mem=1898.6M)
[03/23 07:10:49    339s] (I)       Done Read nodes and places (cpu=0.120s, mem=1915.6M)
[03/23 07:10:49    339s] (I)       Read nets... (mem=1915.6M)
[03/23 07:10:49    339s] (I)       Done Read nets (cpu=0.140s, mem=1923.6M)
[03/23 07:10:49    339s] (I)       Done Read data from FE (cpu=0.260s, mem=1923.6M)
[03/23 07:10:49    339s] (I)       before initializing RouteDB syMemory usage = 1923.6 MB
[03/23 07:10:49    339s] (I)       Print mode             : 2
[03/23 07:10:49    339s] (I)       Stop if highly congested: false
[03/23 07:10:49    339s] (I)       Honor MSV route constraint: false
[03/23 07:10:49    339s] (I)       Maximum routing layer  : 127
[03/23 07:10:49    339s] (I)       Minimum routing layer  : 2
[03/23 07:10:49    339s] (I)       Supply scale factor H  : 1.00
[03/23 07:10:49    339s] (I)       Supply scale factor V  : 1.00
[03/23 07:10:49    339s] (I)       Tracks used by clock wire: 0
[03/23 07:10:49    339s] (I)       Reverse direction      : 
[03/23 07:10:49    339s] (I)       Honor partition pin guides: true
[03/23 07:10:49    339s] (I)       Route selected nets only: false
[03/23 07:10:49    339s] (I)       Route secondary PG pins: false
[03/23 07:10:49    339s] (I)       Second PG max fanout   : 2147483647
[03/23 07:10:49    339s] (I)       Assign partition pins  : false
[03/23 07:10:49    339s] (I)       Support large GCell    : true
[03/23 07:10:49    339s] (I)       Number of rows per GCell: 2
[03/23 07:10:49    339s] (I)       Max num rows per GCell : 32
[03/23 07:10:49    339s] (I)       Apply function for special wires: true
[03/23 07:10:49    339s] (I)       Layer by layer blockage reading: true
[03/23 07:10:49    339s] (I)       Offset calculation fix : true
[03/23 07:10:49    339s] (I)       Route stripe layer range: 
[03/23 07:10:49    339s] (I)       Honor partition fences : 
[03/23 07:10:49    339s] (I)       Honor partition pin    : 
[03/23 07:10:49    339s] (I)       Honor partition fences with feedthrough: 
[03/23 07:10:49    339s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:10:49    339s] (I)       Use row-based GCell size
[03/23 07:10:49    339s] (I)       Use row-based GCell align
[03/23 07:10:49    339s] (I)       GCell unit size   : 3600
[03/23 07:10:49    339s] (I)       GCell multiplier  : 2
[03/23 07:10:49    339s] (I)       GCell row height  : 3600
[03/23 07:10:49    339s] (I)       Actual row height : 3600
[03/23 07:10:49    339s] (I)       GCell align ref   : 20000 20000
[03/23 07:10:49    339s] [NR-eGR] Track table information for default rule: 
[03/23 07:10:49    339s] [NR-eGR] M1 has no routable track
[03/23 07:10:49    339s] [NR-eGR] M2 has single uniform track structure
[03/23 07:10:49    339s] [NR-eGR] M3 has single uniform track structure
[03/23 07:10:49    339s] [NR-eGR] M4 has single uniform track structure
[03/23 07:10:49    339s] [NR-eGR] M5 has single uniform track structure
[03/23 07:10:49    339s] [NR-eGR] M6 has single uniform track structure
[03/23 07:10:49    339s] [NR-eGR] M7 has single uniform track structure
[03/23 07:10:49    339s] [NR-eGR] M8 has single uniform track structure
[03/23 07:10:49    339s] (I)       ===========================================================================
[03/23 07:10:49    339s] (I)       == Report All Rule Vias ==
[03/23 07:10:49    339s] (I)       ===========================================================================
[03/23 07:10:49    339s] (I)        Via Rule : (Default)
[03/23 07:10:49    339s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:10:49    339s] (I)       ---------------------------------------------------------------------------
[03/23 07:10:49    339s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:10:49    339s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:10:49    339s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:10:49    339s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:10:49    339s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:10:49    339s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:10:49    339s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:10:49    339s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:10:49    339s] (I)       ===========================================================================
[03/23 07:10:49    339s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1923.60 MB )
[03/23 07:10:49    339s] [NR-eGR] Read 31460 PG shapes
[03/23 07:10:49    339s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1923.60 MB )
[03/23 07:10:49    339s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:10:49    339s] [NR-eGR] #Instance Blockages : 0
[03/23 07:10:49    339s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:10:49    339s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:10:49    339s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:10:49    339s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:10:49    339s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:10:49    339s] (I)       readDataFromPlaceDB
[03/23 07:10:49    339s] (I)       Read net information..
[03/23 07:10:49    339s] [NR-eGR] Read numTotalNets=43215  numIgnoredNets=0
[03/23 07:10:49    339s] (I)       Read testcase time = 0.020 seconds
[03/23 07:10:49    339s] 
[03/23 07:10:49    339s] (I)       early_global_route_priority property id does not exist.
[03/23 07:10:49    339s] (I)       Start initializing grid graph
[03/23 07:10:49    339s] (I)       End initializing grid graph
[03/23 07:10:49    339s] (I)       Model blockages into capacity
[03/23 07:10:49    339s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:10:49    339s] (I)       Started Modeling ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 1 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 2 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 3 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 4 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 5 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 6 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 7 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Modeling Layer 8 ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:10:49    339s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       -- layer congestion ratio --
[03/23 07:10:49    339s] (I)       Layer 1 : 0.100000
[03/23 07:10:49    339s] (I)       Layer 2 : 0.700000
[03/23 07:10:49    339s] (I)       Layer 3 : 0.700000
[03/23 07:10:49    339s] (I)       Layer 4 : 0.700000
[03/23 07:10:49    339s] (I)       Layer 5 : 0.700000
[03/23 07:10:49    339s] (I)       Layer 6 : 0.700000
[03/23 07:10:49    339s] (I)       Layer 7 : 0.700000
[03/23 07:10:49    339s] (I)       Layer 8 : 0.700000
[03/23 07:10:49    339s] (I)       ----------------------------
[03/23 07:10:49    339s] (I)       Number of ignored nets = 0
[03/23 07:10:49    339s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:10:49    339s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:10:49    339s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:10:49    339s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:10:49    339s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:10:49    339s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:10:49    339s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:10:49    339s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:10:49    339s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:10:49    339s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:10:49    339s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1933.2 MB
[03/23 07:10:49    339s] (I)       Ndr track 0 does not exist
[03/23 07:10:49    339s] (I)       Ndr track 0 does not exist
[03/23 07:10:49    339s] (I)       Layer1  viaCost=300.00
[03/23 07:10:49    339s] (I)       Layer2  viaCost=100.00
[03/23 07:10:49    339s] (I)       Layer3  viaCost=100.00
[03/23 07:10:49    339s] (I)       Layer4  viaCost=100.00
[03/23 07:10:49    339s] (I)       Layer5  viaCost=100.00
[03/23 07:10:49    339s] (I)       Layer6  viaCost=200.00
[03/23 07:10:49    339s] (I)       Layer7  viaCost=100.00
[03/23 07:10:49    339s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:10:49    339s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:10:49    339s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:10:49    339s] (I)       Site width          :   400  (dbu)
[03/23 07:10:49    339s] (I)       Row height          :  3600  (dbu)
[03/23 07:10:49    339s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:10:49    339s] (I)       GCell width         :  7200  (dbu)
[03/23 07:10:49    339s] (I)       GCell height        :  7200  (dbu)
[03/23 07:10:49    339s] (I)       Grid                :   158   157     8
[03/23 07:10:49    339s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:10:49    339s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/23 07:10:49    339s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/23 07:10:49    339s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:10:49    339s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:10:49    339s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:10:49    339s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:10:49    339s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:10:49    339s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/23 07:10:49    339s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:10:49    339s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:10:49    339s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:10:49    339s] (I)       --------------------------------------------------------
[03/23 07:10:49    339s] 
[03/23 07:10:49    339s] [NR-eGR] ============ Routing rule table ============
[03/23 07:10:49    339s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:10:49    339s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:10:49    339s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:10:49    339s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:10:49    339s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:10:49    339s] [NR-eGR] Rule id: 1  Nets: 42535 
[03/23 07:10:49    339s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:10:49    339s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:10:49    339s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:10:49    339s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:10:49    339s] [NR-eGR] ========================================
[03/23 07:10:49    339s] [NR-eGR] 
[03/23 07:10:49    339s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer2 : = 79972 / 445880 (17.94%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer3 : = 29760 / 446508 (6.67%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer4 : = 90480 / 445880 (20.29%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer5 : = 0 / 446508 (0.00%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer6 : = 0 / 445880 (0.00%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer7 : = 0 / 111706 (0.00%)
[03/23 07:10:49    339s] (I)       blocked tracks on layer8 : = 0 / 111470 (0.00%)
[03/23 07:10:49    339s] (I)       After initializing earlyGlobalRoute syMemory usage = 1933.2 MB
[03/23 07:10:49    339s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       ============= Initialization =============
[03/23 07:10:49    339s] (I)       numLocalWires=61782  numGlobalNetBranches=17254  numLocalNetBranches=13780
[03/23 07:10:49    339s] (I)       totalPins=135337  totalGlobalPin=92498 (68.35%)
[03/23 07:10:49    339s] (I)       Started Build MST ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Generate topology with single threads
[03/23 07:10:49    339s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       total 2D Cap : 2302598 = (981379 H, 1321219 V)
[03/23 07:10:49    339s] (I)       ============  Phase 1a Route ============
[03/23 07:10:49    339s] (I)       Started Phase 1a ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:10:49    339s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.16 MB )
[03/23 07:10:49    339s] (I)       Usage: 157942 = (84053 H, 73889 V) = (8.56% H, 5.59% V) = (3.026e+05um H, 2.660e+05um V)
[03/23 07:10:49    339s] (I)       
[03/23 07:10:49    339s] (I)       ============  Phase 1b Route ============
[03/23 07:10:49    339s] (I)       Usage: 157942 = (84053 H, 73889 V) = (8.56% H, 5.59% V) = (3.026e+05um H, 2.660e+05um V)
[03/23 07:10:49    339s] (I)       
[03/23 07:10:49    339s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/23 07:10:49    339s] 
[03/23 07:10:49    339s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:10:49    339s] Finished Early Global Route rough congestion estimation: mem = 1933.2M
[03/23 07:10:49    339s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.500, REAL:0.499, MEM:1933.2M
[03/23 07:10:49    339s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/23 07:10:49    339s] OPERPROF: Starting CDPad at level 1, MEM:1933.2M
[03/23 07:10:50    339s] CDPadU 0.967 -> 0.967. R=0.938, N=40873, GS=3.600
[03/23 07:10:50    339s] OPERPROF: Finished CDPad at level 1, CPU:0.320, REAL:0.323, MEM:1933.2M
[03/23 07:10:50    339s] no activity file in design. spp won't run.
[03/23 07:10:50    339s] NP #FI/FS/SF FL/PI: 35076/0/34652 40873/10365
[03/23 07:10:50    340s] no activity file in design. spp won't run.
[03/23 07:10:50    340s] OPERPROF: Starting npPlace at level 1, MEM:1933.2M
[03/23 07:10:51    340s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:10:51    340s] No instances found in the vector
[03/23 07:10:51    340s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1933.2M, DRC: 0)
[03/23 07:10:51    340s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:11:10    360s] OPERPROF: Finished npPlace at level 1, CPU:19.450, REAL:19.423, MEM:1905.5M
[03/23 07:11:10    360s] no activity file in design. spp won't run.
[03/23 07:11:10    360s] NP #FI/FS/SF FL/PI: 35076/0/34652 40873/10365
[03/23 07:11:10    360s] no activity file in design. spp won't run.
[03/23 07:11:11    360s] OPERPROF: Starting npPlace at level 1, MEM:1905.5M
[03/23 07:11:11    361s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/23 07:11:11    361s] No instances found in the vector
[03/23 07:11:11    361s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1905.5M, DRC: 0)
[03/23 07:11:11    361s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:11:21    371s] Iteration 10: Total net bbox = 4.915e+05 (2.58e+05 2.33e+05)
[03/23 07:11:21    371s]               Est.  stn bbox = 6.215e+05 (3.32e+05 2.89e+05)
[03/23 07:11:21    371s]               cpu = 0:00:10.5 real = 0:00:10.0 mem = 1904.2M
[03/23 07:11:21    371s] OPERPROF: Finished npPlace at level 1, CPU:10.570, REAL:10.530, MEM:1904.2M
[03/23 07:11:21    371s] no activity file in design. spp won't run.
[03/23 07:11:21    371s] NP #FI/FS/SF FL/PI: 35076/0/34652 40873/10365
[03/23 07:11:22    371s] no activity file in design. spp won't run.
[03/23 07:11:22    372s] OPERPROF: Starting npPlace at level 1, MEM:1904.2M
[03/23 07:11:22    372s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/23 07:11:22    372s] No instances found in the vector
[03/23 07:11:22    372s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1904.2M, DRC: 0)
[03/23 07:11:22    372s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:11:38    388s] Iteration 11: Total net bbox = 5.196e+05 (2.69e+05 2.51e+05)
[03/23 07:11:38    388s]               Est.  stn bbox = 6.506e+05 (3.43e+05 3.08e+05)
[03/23 07:11:38    388s]               cpu = 0:00:15.6 real = 0:00:16.0 mem = 1904.6M
[03/23 07:11:38    388s] OPERPROF: Finished npPlace at level 1, CPU:15.630, REAL:15.613, MEM:1904.6M
[03/23 07:11:38    388s] Move report: Timing Driven Placement moves 40873 insts, mean move: 9.64 um, max move: 234.30 um
[03/23 07:11:38    388s] 	Max move on inst (normalizer_inst/U5882): (455.60, 505.00) --> (449.10, 277.21)
[03/23 07:11:38    388s] no activity file in design. spp won't run.
[03/23 07:11:38    388s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.013, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1901.3M
[03/23 07:11:38    388s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.070, REAL:0.071, MEM:1901.3M
[03/23 07:11:38    388s] 
[03/23 07:11:38    388s] Finished Incremental Placement (cpu=0:02:41, real=0:02:41, mem=1901.3M)
[03/23 07:11:38    388s] CongRepair sets shifter mode to gplace
[03/23 07:11:38    388s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1901.3M
[03/23 07:11:38    388s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1901.3M
[03/23 07:11:38    388s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1901.3M
[03/23 07:11:38    388s] z: 2, totalTracks: 1
[03/23 07:11:38    388s] z: 4, totalTracks: 1
[03/23 07:11:38    388s] z: 6, totalTracks: 1
[03/23 07:11:38    388s] z: 8, totalTracks: 1
[03/23 07:11:38    388s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:11:38    388s] All LLGs are deleted
[03/23 07:11:38    388s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1901.3M
[03/23 07:11:38    388s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1901.3M
[03/23 07:11:38    388s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1901.3M
[03/23 07:11:38    388s] Info: 39 insts are soft-fixed.
[03/23 07:11:38    388s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1901.3M
[03/23 07:11:38    388s] Core basic site is core
[03/23 07:11:38    388s] SiteArray: non-trimmed site array dimensions = 303 x 2740
[03/23 07:11:38    388s] SiteArray: use 3,416,064 bytes
[03/23 07:11:38    388s] SiteArray: current memory after site array memory allocation 1904.6M
[03/23 07:11:38    388s] SiteArray: FP blocked sites are writable
[03/23 07:11:38    388s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 07:11:38    388s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1904.6M
[03/23 07:11:38    388s] Process 19192 wires and vias for routing blockage and capacity analysis
[03/23 07:11:38    388s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.030, REAL:0.033, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.140, REAL:0.135, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:         Starting CMU at level 5, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.008, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.180, REAL:0.172, MEM:1904.6M
[03/23 07:11:38    388s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1904.6MB).
[03/23 07:11:38    388s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.258, MEM:1904.6M
[03/23 07:11:38    388s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.270, REAL:0.258, MEM:1904.6M
[03/23 07:11:38    388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.1
[03/23 07:11:38    388s] OPERPROF:   Starting RefinePlace at level 2, MEM:1904.6M
[03/23 07:11:38    388s] *** Starting refinePlace (0:06:29 mem=1904.6M) ***
[03/23 07:11:38    388s] Total net bbox length = 5.353e+05 (2.836e+05 2.516e+05) (ext = 3.007e+04)
[03/23 07:11:38    388s] Info: 39 insts are soft-fixed.
[03/23 07:11:38    388s] 
[03/23 07:11:38    388s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:11:38    388s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:11:38    388s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:11:38    388s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1904.6M
[03/23 07:11:38    388s] Starting refinePlace ...
[03/23 07:11:39    389s] ** Cut row section cpu time 0:00:00.0.
[03/23 07:11:39    389s]    Spread Effort: high, pre-route mode, useDDP on.
[03/23 07:11:40    390s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=1904.6MB) @(0:06:29 - 0:06:31).
[03/23 07:11:40    390s] Move report: preRPlace moves 59476 insts, mean move: 2.07 um, max move: 27.44 um
[03/23 07:11:40    390s] 	Max move on inst (core2_inst/psum_mem_instance/U128): (311.13, 100.50) --> (301.20, 118.00)
[03/23 07:11:40    390s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/23 07:11:40    390s] wireLenOptFixPriorityInst 10365 inst fixed
[03/23 07:11:40    390s] Placement tweakage begins.
[03/23 07:11:41    390s] wire length = 6.808e+05
[03/23 07:11:43    393s] wire length = 6.504e+05
[03/23 07:11:43    393s] Placement tweakage ends.
[03/23 07:11:43    393s] Move report: tweak moves 13967 insts, mean move: 1.91 um, max move: 23.60 um
[03/23 07:11:43    393s] 	Max move on inst (FILLER__2_401): (492.60, 190.00) --> (516.20, 190.00)
[03/23 07:11:43    393s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:03.0, mem=1904.6MB) @(0:06:31 - 0:06:34).
[03/23 07:11:44    393s] 
[03/23 07:11:44    393s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:11:46    395s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:11:46    395s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:03.0, mem=1904.6MB) @(0:06:34 - 0:06:36).
[03/23 07:11:46    395s] Move report: Detail placement moves 59854 insts, mean move: 2.29 um, max move: 29.20 um
[03/23 07:11:46    395s] 	Max move on inst (FILLER__2_401): (487.00, 190.00) --> (516.20, 190.00)
[03/23 07:11:46    395s] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:08.0 MEM: 1904.6MB
[03/23 07:11:46    395s] Statistics of distance of Instance movement in refine placement:
[03/23 07:11:46    395s]   maximum (X+Y) =        27.44 um
[03/23 07:11:46    395s]   inst (core2_inst/psum_mem_instance/U128) with max move: (311.134, 100.498) -> (301.2, 118)
[03/23 07:11:46    395s]   mean    (X+Y) =         2.20 um
[03/23 07:11:46    395s] Total instances flipped for legalization: 5
[03/23 07:11:46    395s] Summary Report:
[03/23 07:11:46    395s] Instances move: 40873 (out of 40912 movable)
[03/23 07:11:46    395s] Instances flipped: 5
[03/23 07:11:46    395s] Mean displacement: 2.20 um
[03/23 07:11:46    395s] Max displacement: 27.44 um (Instance: core2_inst/psum_mem_instance/U128) (311.134, 100.498) -> (301.2, 118)
[03/23 07:11:46    395s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/23 07:11:46    395s] Total instances moved : 40873
[03/23 07:11:46    395s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.270, REAL:7.243, MEM:1904.6M
[03/23 07:11:46    395s] Total net bbox length = 5.394e+05 (2.699e+05 2.695e+05) (ext = 3.002e+04)
[03/23 07:11:46    395s] Runtime: CPU: 0:00:07.4 REAL: 0:00:08.0 MEM: 1904.6MB
[03/23 07:11:46    395s] [CPU] RefinePlace/total (cpu=0:00:07.4, real=0:00:08.0, mem=1904.6MB) @(0:06:29 - 0:06:36).
[03/23 07:11:46    395s] *** Finished refinePlace (0:06:36 mem=1904.6M) ***
[03/23 07:11:46    395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.1
[03/23 07:11:46    395s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.450, REAL:7.431, MEM:1904.6M
[03/23 07:11:46    395s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1904.6M
[03/23 07:11:46    396s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.100, MEM:1904.6M
[03/23 07:11:46    396s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.820, REAL:7.790, MEM:1904.6M
[03/23 07:11:46    396s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1904.6M
[03/23 07:11:46    396s] Starting Early Global Route congestion estimation: mem = 1904.6M
[03/23 07:11:46    396s] (I)       Started Loading and Dumping File ( Curr Mem: 1904.59 MB )
[03/23 07:11:46    396s] (I)       Reading DB...
[03/23 07:11:46    396s] (I)       Read data from FE... (mem=1904.6M)
[03/23 07:11:46    396s] (I)       Read nodes and places... (mem=1904.6M)
[03/23 07:11:46    396s] (I)       Done Read nodes and places (cpu=0.100s, mem=1921.6M)
[03/23 07:11:46    396s] (I)       Read nets... (mem=1921.6M)
[03/23 07:11:46    396s] (I)       Done Read nets (cpu=0.130s, mem=1921.6M)
[03/23 07:11:46    396s] (I)       Done Read data from FE (cpu=0.230s, mem=1921.6M)
[03/23 07:11:46    396s] (I)       before initializing RouteDB syMemory usage = 1921.6 MB
[03/23 07:11:46    396s] (I)       Honor MSV route constraint: false
[03/23 07:11:46    396s] (I)       Maximum routing layer  : 127
[03/23 07:11:46    396s] (I)       Minimum routing layer  : 2
[03/23 07:11:46    396s] (I)       Supply scale factor H  : 1.00
[03/23 07:11:46    396s] (I)       Supply scale factor V  : 1.00
[03/23 07:11:46    396s] (I)       Tracks used by clock wire: 0
[03/23 07:11:46    396s] (I)       Reverse direction      : 
[03/23 07:11:46    396s] (I)       Honor partition pin guides: true
[03/23 07:11:46    396s] (I)       Route selected nets only: false
[03/23 07:11:46    396s] (I)       Route secondary PG pins: false
[03/23 07:11:46    396s] (I)       Second PG max fanout   : 2147483647
[03/23 07:11:46    396s] (I)       Apply function for special wires: true
[03/23 07:11:46    396s] (I)       Layer by layer blockage reading: true
[03/23 07:11:46    396s] (I)       Offset calculation fix : true
[03/23 07:11:46    396s] (I)       Route stripe layer range: 
[03/23 07:11:46    396s] (I)       Honor partition fences : 
[03/23 07:11:46    396s] (I)       Honor partition pin    : 
[03/23 07:11:46    396s] (I)       Honor partition fences with feedthrough: 
[03/23 07:11:46    396s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:11:46    396s] (I)       Use row-based GCell size
[03/23 07:11:46    396s] (I)       Use row-based GCell align
[03/23 07:11:46    396s] (I)       GCell unit size   : 3600
[03/23 07:11:46    396s] (I)       GCell multiplier  : 1
[03/23 07:11:46    396s] (I)       GCell row height  : 3600
[03/23 07:11:46    396s] (I)       Actual row height : 3600
[03/23 07:11:46    396s] (I)       GCell align ref   : 20000 20000
[03/23 07:11:46    396s] [NR-eGR] Track table information for default rule: 
[03/23 07:11:46    396s] [NR-eGR] M1 has no routable track
[03/23 07:11:46    396s] [NR-eGR] M2 has single uniform track structure
[03/23 07:11:46    396s] [NR-eGR] M3 has single uniform track structure
[03/23 07:11:46    396s] [NR-eGR] M4 has single uniform track structure
[03/23 07:11:46    396s] [NR-eGR] M5 has single uniform track structure
[03/23 07:11:46    396s] [NR-eGR] M6 has single uniform track structure
[03/23 07:11:46    396s] [NR-eGR] M7 has single uniform track structure
[03/23 07:11:46    396s] [NR-eGR] M8 has single uniform track structure
[03/23 07:11:46    396s] (I)       ===========================================================================
[03/23 07:11:46    396s] (I)       == Report All Rule Vias ==
[03/23 07:11:46    396s] (I)       ===========================================================================
[03/23 07:11:46    396s] (I)        Via Rule : (Default)
[03/23 07:11:46    396s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:11:46    396s] (I)       ---------------------------------------------------------------------------
[03/23 07:11:46    396s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:11:46    396s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:11:46    396s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:11:46    396s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:11:46    396s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:11:46    396s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:11:46    396s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:11:46    396s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:11:46    396s] (I)       ===========================================================================
[03/23 07:11:46    396s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] [NR-eGR] Read 31460 PG shapes
[03/23 07:11:46    396s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:11:46    396s] [NR-eGR] #Instance Blockages : 0
[03/23 07:11:46    396s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:11:46    396s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:11:46    396s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:11:46    396s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:11:46    396s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:11:46    396s] (I)       readDataFromPlaceDB
[03/23 07:11:46    396s] (I)       Read net information..
[03/23 07:11:46    396s] [NR-eGR] Read numTotalNets=43215  numIgnoredNets=0
[03/23 07:11:46    396s] (I)       Read testcase time = 0.020 seconds
[03/23 07:11:46    396s] 
[03/23 07:11:46    396s] (I)       early_global_route_priority property id does not exist.
[03/23 07:11:46    396s] (I)       Start initializing grid graph
[03/23 07:11:46    396s] (I)       End initializing grid graph
[03/23 07:11:46    396s] (I)       Model blockages into capacity
[03/23 07:11:46    396s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:11:46    396s] (I)       Started Modeling ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 1 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 2 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 3 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 4 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 5 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 6 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 7 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Modeling Layer 8 ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:11:46    396s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       -- layer congestion ratio --
[03/23 07:11:46    396s] (I)       Layer 1 : 0.100000
[03/23 07:11:46    396s] (I)       Layer 2 : 0.700000
[03/23 07:11:46    396s] (I)       Layer 3 : 0.700000
[03/23 07:11:46    396s] (I)       Layer 4 : 0.700000
[03/23 07:11:46    396s] (I)       Layer 5 : 0.700000
[03/23 07:11:46    396s] (I)       Layer 6 : 0.700000
[03/23 07:11:46    396s] (I)       Layer 7 : 0.700000
[03/23 07:11:46    396s] (I)       Layer 8 : 0.700000
[03/23 07:11:46    396s] (I)       ----------------------------
[03/23 07:11:46    396s] (I)       Number of ignored nets = 0
[03/23 07:11:46    396s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:11:46    396s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:11:46    396s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:11:46    396s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:11:46    396s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:11:46    396s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:11:46    396s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:11:46    396s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:11:46    396s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:11:46    396s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:11:46    396s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1921.6 MB
[03/23 07:11:46    396s] (I)       Ndr track 0 does not exist
[03/23 07:11:46    396s] (I)       Ndr track 0 does not exist
[03/23 07:11:46    396s] (I)       Layer1  viaCost=300.00
[03/23 07:11:46    396s] (I)       Layer2  viaCost=100.00
[03/23 07:11:46    396s] (I)       Layer3  viaCost=100.00
[03/23 07:11:46    396s] (I)       Layer4  viaCost=100.00
[03/23 07:11:46    396s] (I)       Layer5  viaCost=100.00
[03/23 07:11:46    396s] (I)       Layer6  viaCost=200.00
[03/23 07:11:46    396s] (I)       Layer7  viaCost=100.00
[03/23 07:11:46    396s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:11:46    396s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:11:46    396s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:11:46    396s] (I)       Site width          :   400  (dbu)
[03/23 07:11:46    396s] (I)       Row height          :  3600  (dbu)
[03/23 07:11:46    396s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:11:46    396s] (I)       GCell width         :  3600  (dbu)
[03/23 07:11:46    396s] (I)       GCell height        :  3600  (dbu)
[03/23 07:11:46    396s] (I)       Grid                :   315   314     8
[03/23 07:11:46    396s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:11:46    396s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 07:11:46    396s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 07:11:46    396s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:11:46    396s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:11:46    396s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:11:46    396s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:11:46    396s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:11:46    396s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 07:11:46    396s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:11:46    396s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:11:46    396s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:11:46    396s] (I)       --------------------------------------------------------
[03/23 07:11:46    396s] 
[03/23 07:11:46    396s] [NR-eGR] ============ Routing rule table ============
[03/23 07:11:46    396s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:11:46    396s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:11:46    396s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:11:46    396s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:11:46    396s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:11:46    396s] [NR-eGR] Rule id: 1  Nets: 42535 
[03/23 07:11:46    396s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:11:46    396s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:11:46    396s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:11:46    396s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:11:46    396s] [NR-eGR] ========================================
[03/23 07:11:46    396s] [NR-eGR] 
[03/23 07:11:46    396s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer2 : = 159248 / 891760 (17.86%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer3 : = 42656 / 890190 (4.79%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer4 : = 180670 / 891760 (20.26%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer5 : = 0 / 890190 (0.00%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer6 : = 0 / 891760 (0.00%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer7 : = 0 / 222705 (0.00%)
[03/23 07:11:46    396s] (I)       blocked tracks on layer8 : = 0 / 222940 (0.00%)
[03/23 07:11:46    396s] (I)       After initializing earlyGlobalRoute syMemory usage = 1921.6 MB
[03/23 07:11:46    396s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Started Global Routing ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       ============= Initialization =============
[03/23 07:11:46    396s] (I)       totalPins=135337  totalGlobalPin=126720 (93.63%)
[03/23 07:11:46    396s] (I)       Started Build MST ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Generate topology with single threads
[03/23 07:11:46    396s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       total 2D Cap : 445645 = (222705 H, 222940 V)
[03/23 07:11:46    396s] [NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[03/23 07:11:46    396s] (I)       ============  Phase 1a Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1a ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       ============  Phase 1b Route ============
[03/23 07:11:46    396s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[03/23 07:11:46    396s] (I)       ============  Phase 1c Route ============
[03/23 07:11:46    396s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       ============  Phase 1d Route ============
[03/23 07:11:46    396s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       ============  Phase 1e Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1e ( Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[03/23 07:11:46    396s] [NR-eGR] 
[03/23 07:11:46    396s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1921.59 MB )
[03/23 07:11:46    396s] (I)       Running layer assignment with 1 threads
[03/23 07:11:46    396s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Started Build MST ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Generate topology with single threads
[03/23 07:11:46    396s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       total 2D Cap : 1562934 = (851495 H, 711439 V)
[03/23 07:11:46    396s] [NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[03/23 07:11:46    396s] (I)       ============  Phase 1a Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1a ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 103
[03/23 07:11:46    396s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 40772 = (21044 H, 19728 V) = (2.47% H, 2.77% V) = (3.788e+04um H, 3.551e+04um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       ============  Phase 1b Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1b ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 40802 = (21068 H, 19734 V) = (2.47% H, 2.77% V) = (3.792e+04um H, 3.552e+04um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.91% V. EstWL: 7.344360e+04um
[03/23 07:11:46    396s] (I)       ============  Phase 1c Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1c ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Level2 Grid: 63 x 63
[03/23 07:11:46    396s] (I)       Started Two Level Routing ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 40802 = (21068 H, 19734 V) = (2.47% H, 2.77% V) = (3.792e+04um H, 3.552e+04um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       ============  Phase 1d Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1d ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 40802 = (21070 H, 19732 V) = (2.47% H, 2.77% V) = (3.793e+04um H, 3.552e+04um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] (I)       ============  Phase 1e Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1e ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 40802 = (21070 H, 19732 V) = (2.47% H, 2.77% V) = (3.793e+04um H, 3.552e+04um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:46    396s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.87% V. EstWL: 7.344360e+04um
[03/23 07:11:46    396s] [NR-eGR] 
[03/23 07:11:46    396s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Running layer assignment with 1 threads
[03/23 07:11:46    396s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Started Build MST ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Generate topology with single threads
[03/23 07:11:46    396s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       total 2D Cap : 4595254 = (1964390 H, 2630864 V)
[03/23 07:11:46    396s] [NR-eGR] Layer group 3: route 42568 net(s) in layer range [2, 8]
[03/23 07:11:46    396s] (I)       ============  Phase 1a Route ============
[03/23 07:11:46    396s] (I)       Started Phase 1a ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:11:46    396s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:46    396s] (I)       Usage: 344211 = (171544 H, 172667 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:11:46    396s] (I)       
[03/23 07:11:47    396s] (I)       ============  Phase 1b Route ============
[03/23 07:11:47    396s] (I)       Started Phase 1b ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Usage: 344217 = (171544 H, 172673 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:11:47    396s] (I)       
[03/23 07:11:47    396s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.195906e+05um
[03/23 07:11:47    396s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 07:11:47    396s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 07:11:47    396s] (I)       ============  Phase 1c Route ============
[03/23 07:11:47    396s] (I)       Started Phase 1c ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Level2 Grid: 63 x 63
[03/23 07:11:47    396s] (I)       Started Two Level Routing ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Usage: 344217 = (171544 H, 172673 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:11:47    396s] (I)       
[03/23 07:11:47    396s] (I)       ============  Phase 1d Route ============
[03/23 07:11:47    396s] (I)       Started Phase 1d ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Finished Phase 1d ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Usage: 344225 = (171552 H, 172673 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:11:47    396s] (I)       
[03/23 07:11:47    396s] (I)       ============  Phase 1e Route ============
[03/23 07:11:47    396s] (I)       Started Phase 1e ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Usage: 344225 = (171552 H, 172673 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:11:47    396s] (I)       
[03/23 07:11:47    396s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.196050e+05um
[03/23 07:11:47    396s] [NR-eGR] 
[03/23 07:11:47    396s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    396s] (I)       Running layer assignment with 1 threads
[03/23 07:11:47    397s] (I)       Finished Phase 1l ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    397s] (I)       ============  Phase 1l Route ============
[03/23 07:11:47    397s] (I)       
[03/23 07:11:47    397s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 07:11:47    397s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 07:11:47    397s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 07:11:47    397s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/23 07:11:47    397s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:11:47    397s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:11:47    397s] [NR-eGR]      M2  (2)       255( 0.26%)        47( 0.05%)         9( 0.01%)   ( 0.32%) 
[03/23 07:11:47    397s] [NR-eGR]      M3  (3)        22( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 07:11:47    397s] [NR-eGR]      M4  (4)       555( 0.61%)        36( 0.04%)         0( 0.00%)   ( 0.65%) 
[03/23 07:11:47    397s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:11:47    397s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:11:47    397s] [NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:11:47    397s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:11:47    397s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:11:47    397s] [NR-eGR] Total              836( 0.12%)        84( 0.01%)         9( 0.00%)   ( 0.14%) 
[03/23 07:11:47    397s] [NR-eGR] 
[03/23 07:11:47    397s] (I)       Finished Global Routing ( CPU: 0.64 sec, Real: 0.65 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    397s] (I)       total 2D Cap : 4615509 = (1969360 H, 2646149 V)
[03/23 07:11:47    397s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:11:47    397s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 07:11:47    397s] Early Global Route congestion estimation runtime: 1.08 seconds, mem = 1929.6M
[03/23 07:11:47    397s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.060, REAL:1.076, MEM:1929.6M
[03/23 07:11:47    397s] OPERPROF: Starting HotSpotCal at level 1, MEM:1929.6M
[03/23 07:11:47    397s] [hotspot] +------------+---------------+---------------+
[03/23 07:11:47    397s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 07:11:47    397s] [hotspot] +------------+---------------+---------------+
[03/23 07:11:47    397s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 07:11:47    397s] [hotspot] +------------+---------------+---------------+
[03/23 07:11:47    397s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 07:11:47    397s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 07:11:47    397s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.019, MEM:1929.6M
[03/23 07:11:47    397s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1929.6M
[03/23 07:11:47    397s] Starting Early Global Route wiring: mem = 1929.6M
[03/23 07:11:47    397s] (I)       ============= track Assignment ============
[03/23 07:11:47    397s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    397s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    397s] (I)       Started Greedy Track Assignment ( Curr Mem: 1929.59 MB )
[03/23 07:11:47    397s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/23 07:11:47    397s] (I)       Running track assignment with 1 threads
[03/23 07:11:47    397s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:47    397s] (I)       Run Multi-thread track assignment
[03/23 07:11:48    397s] (I)       Finished Greedy Track Assignment ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 1929.59 MB )
[03/23 07:11:48    398s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:11:48    398s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135032
[03/23 07:11:48    398s] [NR-eGR]     M2  (2V) length: 2.131848e+05um, number of vias: 184534
[03/23 07:11:48    398s] [NR-eGR]     M3  (3H) length: 2.625645e+05um, number of vias: 26270
[03/23 07:11:48    398s] [NR-eGR]     M4  (4V) length: 9.071660e+04um, number of vias: 4965
[03/23 07:11:48    398s] [NR-eGR]     M5  (5H) length: 5.286640e+04um, number of vias: 1747
[03/23 07:11:48    398s] [NR-eGR]     M6  (6V) length: 1.885656e+04um, number of vias: 516
[03/23 07:11:48    398s] [NR-eGR]     M7  (7H) length: 2.440800e+03um, number of vias: 673
[03/23 07:11:48    398s] [NR-eGR]     M8  (8V) length: 5.074200e+03um, number of vias: 0
[03/23 07:11:48    398s] [NR-eGR] Total length: 6.457038e+05um, number of vias: 353737
[03/23 07:11:48    398s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:11:48    398s] [NR-eGR] Total eGR-routed clock nets wire length: 6.896060e+04um 
[03/23 07:11:48    398s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:11:48    398s] Early Global Route wiring runtime: 0.94 seconds, mem = 1883.6M
[03/23 07:11:48    398s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.950, REAL:0.941, MEM:1883.6M
[03/23 07:11:48    398s] 0 delay mode for cte disabled.
[03/23 07:11:48    398s] SKP cleared!
[03/23 07:11:48    398s] 
[03/23 07:11:48    398s] *** Finished incrementalPlace (cpu=0:02:53, real=0:02:54)***
[03/23 07:11:48    398s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1883.6M
[03/23 07:11:48    398s] All LLGs are deleted
[03/23 07:11:48    398s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1883.6M
[03/23 07:11:48    398s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.030, MEM:1880.3M
[03/23 07:11:48    398s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.031, MEM:1880.3M
[03/23 07:11:48    398s] Start to check current routing status for nets...
[03/23 07:11:48    398s] All nets are already routed correctly.
[03/23 07:11:48    398s] End to check current routing status for nets (mem=1880.3M)
[03/23 07:11:48    398s] Extraction called for design 'dualcore' of instances=75949 and nets=43333 using extraction engine 'preRoute' .
[03/23 07:11:48    398s] PreRoute RC Extraction called for design dualcore.
[03/23 07:11:48    398s] RC Extraction called in multi-corner(2) mode.
[03/23 07:11:48    398s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/23 07:11:48    398s] RCMode: PreRoute
[03/23 07:11:48    398s]       RC Corner Indexes            0       1   
[03/23 07:11:48    398s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/23 07:11:48    398s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/23 07:11:48    398s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/23 07:11:48    398s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/23 07:11:48    398s] Shrink Factor                : 1.00000
[03/23 07:11:48    398s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 07:11:48    398s] Using capacitance table file ...
[03/23 07:11:48    398s] LayerId::1 widthSet size::4
[03/23 07:11:48    398s] LayerId::2 widthSet size::4
[03/23 07:11:48    398s] LayerId::3 widthSet size::4
[03/23 07:11:48    398s] LayerId::4 widthSet size::4
[03/23 07:11:48    398s] LayerId::5 widthSet size::4
[03/23 07:11:48    398s] LayerId::6 widthSet size::4
[03/23 07:11:48    398s] LayerId::7 widthSet size::4
[03/23 07:11:48    398s] LayerId::8 widthSet size::4
[03/23 07:11:48    398s] Updating RC grid for preRoute extraction ...
[03/23 07:11:48    398s] Initializing multi-corner capacitance tables ... 
[03/23 07:11:49    398s] Initializing multi-corner resistance tables ...
[03/23 07:11:49    398s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.231298 ; uaWl: 0.986896 ; uaWlH: 0.229515 ; aWlH: 0.012871 ; Pmax: 0.828000 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/23 07:11:49    399s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1880.332M)
[03/23 07:11:50    400s] Compute RC Scale Done ...
[03/23 07:11:50    400s] **optDesign ... cpu = 0:06:04, real = 0:06:04, mem = 1385.3M, totSessionCpu=0:06:41 **
[03/23 07:11:51    400s] skipped the cell partition in DRV
[03/23 07:11:51    400s] #################################################################################
[03/23 07:11:51    400s] # Design Stage: PreRoute
[03/23 07:11:51    400s] # Design Name: dualcore
[03/23 07:11:51    400s] # Design Mode: 65nm
[03/23 07:11:51    400s] # Analysis Mode: MMMC OCV 
[03/23 07:11:51    400s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:11:51    400s] # Signoff Settings: SI Off 
[03/23 07:11:51    400s] #################################################################################
[03/23 07:11:52    402s] Calculate early delays in OCV mode...
[03/23 07:11:52    402s] Calculate late delays in OCV mode...
[03/23 07:11:52    402s] Topological Sorting (REAL = 0:00:00.0, MEM = 1791.7M, InitMEM = 1785.4M)
[03/23 07:11:52    402s] Start delay calculation (fullDC) (1 T). (MEM=1791.75)
[03/23 07:11:53    402s] End AAE Lib Interpolated Model. (MEM=1811.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 07:11:59    409s] Total number of fetched objects 43589
[03/23 07:11:59    409s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/23 07:11:59    409s] End delay calculation. (MEM=1883.17 CPU=0:00:05.4 REAL=0:00:05.0)
[03/23 07:11:59    409s] End delay calculation (fullDC). (MEM=1883.17 CPU=0:00:07.2 REAL=0:00:07.0)
[03/23 07:11:59    409s] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1883.2M) ***
[03/23 07:12:02    412s] *** Timing NOT met, worst failing slack is -2.434
[03/23 07:12:02    412s] *** Check timing (0:00:00.0)
[03/23 07:12:02    412s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:12:02    412s] optDesignOneStep: Power Flow
[03/23 07:12:02    412s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:12:02    412s] Begin: GigaOpt Optimization in TNS mode
[03/23 07:12:06    415s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/23 07:12:06    415s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:12:06    415s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.9/0:07:51.9 (0.9), mem = 1883.2M
[03/23 07:12:06    415s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.6
[03/23 07:12:06    416s] (I,S,L,T): WC_VIEW: 49.2088, 32.0006, 2.06143, 83.2709
[03/23 07:12:06    416s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:12:06    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:56 mem=1883.2M
[03/23 07:12:06    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:1883.2M
[03/23 07:12:06    416s] z: 2, totalTracks: 1
[03/23 07:12:06    416s] z: 4, totalTracks: 1
[03/23 07:12:06    416s] z: 6, totalTracks: 1
[03/23 07:12:06    416s] z: 8, totalTracks: 1
[03/23 07:12:06    416s] #spOpts: N=65 minPadR=1.1 
[03/23 07:12:06    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1883.2M
[03/23 07:12:06    416s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1883.2M
[03/23 07:12:06    416s] Core basic site is core
[03/23 07:12:06    416s] SiteArray: non-trimmed site array dimensions = 303 x 2740
[03/23 07:12:06    416s] SiteArray: use 3,416,064 bytes
[03/23 07:12:06    416s] SiteArray: current memory after site array memory allocation 1886.4M
[03/23 07:12:06    416s] SiteArray: FP blocked sites are writable
[03/23 07:12:06    416s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 07:12:06    416s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1886.4M
[03/23 07:12:06    416s] Process 19192 wires and vias for routing blockage and capacity analysis
[03/23 07:12:06    416s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.061, MEM:1886.4M
[03/23 07:12:06    416s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.170, REAL:0.174, MEM:1886.4M
[03/23 07:12:06    416s] OPERPROF:     Starting CMU at level 3, MEM:1886.4M
[03/23 07:12:06    416s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.012, MEM:1886.4M
[03/23 07:12:06    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.216, MEM:1886.4M
[03/23 07:12:06    416s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1886.4MB).
[03/23 07:12:06    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.318, MEM:1886.4M
[03/23 07:12:07    417s] TotalInstCnt at PhyDesignMc Initialization: 41,297
[03/23 07:12:07    417s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:57 mem=1886.4M
[03/23 07:12:07    417s] ### Creating RouteCongInterface, started
[03/23 07:12:07    417s] 
[03/23 07:12:07    417s] Creating Lib Analyzer ...
[03/23 07:12:07    417s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:12:07    417s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:12:07    417s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:12:07    417s] 
[03/23 07:12:08    418s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:58 mem=1886.4M
[03/23 07:12:08    418s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:58 mem=1886.4M
[03/23 07:12:08    418s] Creating Lib Analyzer, finished. 
[03/23 07:12:08    418s] 
[03/23 07:12:08    418s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/23 07:12:08    418s] 
[03/23 07:12:08    418s] #optDebug: {0, 1.200}
[03/23 07:12:08    418s] ### Creating RouteCongInterface, finished
[03/23 07:12:08    418s] ### Creating LA Mngr. totSessionCpu=0:06:58 mem=1886.4M
[03/23 07:12:08    418s] ### Creating LA Mngr, finished. totSessionCpu=0:06:58 mem=1886.4M
[03/23 07:12:15    425s] *info: 609 clock nets excluded
[03/23 07:12:15    425s] *info: 2 special nets excluded.
[03/23 07:12:15    425s] *info: 118 no-driver nets excluded.
[03/23 07:12:17    427s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.19784.1
[03/23 07:12:17    427s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/23 07:12:17    427s] PathGroup :  reg2reg  TargetSlack : 0 
[03/23 07:12:17    427s] ** GigaOpt Optimizer WNS Slack -2.434 TNS Slack -108.614 Density 96.47
[03/23 07:12:17    427s] Optimizer TNS Opt
[03/23 07:12:17    427s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.279| -30.427|
|reg2cgate | 0.018|   0.000|
|reg2reg   |-2.434| -78.187|
|HEPG      |-2.434| -78.187|
|All Paths |-2.434|-108.614|
+----------+------+--------+

[03/23 07:12:17    427s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1905.5M
[03/23 07:12:17    427s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1905.5M
[03/23 07:12:17    427s] Active Path Group: reg2reg  
[03/23 07:12:17    427s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:12:17    427s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:12:17    427s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:12:17    427s] |  -2.434|   -2.434| -78.187| -108.614|    96.47%|   0:00:00.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:12:19    428s] |  -2.406|   -2.406| -77.841| -108.268|    96.47%|   0:00:02.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:12:19    429s] |  -2.401|   -2.401| -77.793| -108.219|    96.46%|   0:00:00.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:12:19    429s] |  -2.392|   -2.392| -77.684| -108.110|    96.46%|   0:00:00.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:12:21    430s] |  -2.392|   -2.392| -77.675| -108.102|    96.46%|   0:00:02.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:12:21    431s] |  -2.392|   -2.392| -77.661| -108.088|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:12:21    431s] |  -2.392|   -2.392| -77.549| -107.975|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:12:21    431s] |  -2.392|   -2.392| -77.516| -107.942|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:12:22    431s] |  -2.392|   -2.392| -77.490| -107.916|    96.46%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:12:22    432s] |  -2.392|   -2.392| -77.490| -107.917|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:12:22    432s] |  -2.391|   -2.391| -77.439| -107.866|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
[03/23 07:12:23    433s] |  -2.391|   -2.391| -77.396| -107.822|    96.46%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/23 07:12:23    433s] |  -2.391|   -2.391| -77.373| -107.800|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/23 07:12:23    433s] |  -2.391|   -2.391| -77.362| -107.789|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
[03/23 07:12:23    433s] |  -2.391|   -2.391| -77.324| -107.750|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
[03/23 07:12:24    433s] |  -2.391|   -2.391| -77.310| -107.736|    96.46%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
[03/23 07:12:24    434s] |  -2.391|   -2.391| -77.276| -107.702|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
[03/23 07:12:24    434s] |  -2.391|   -2.391| -77.265| -107.691|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
[03/23 07:12:24    434s] |  -2.391|   -2.391| -77.265| -107.691|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
[03/23 07:12:24    434s] |  -2.391|   -2.391| -76.941| -107.367|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
[03/23 07:12:25    435s] |  -2.391|   -2.391| -76.907| -107.333|    96.46%|   0:00:01.0| 1951.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
[03/23 07:12:25    435s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
[03/23 07:12:25    435s] |  -2.391|   -2.391| -76.846| -107.273|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
[03/23 07:12:25    435s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
[03/23 07:12:25    435s] |  -2.391|   -2.391| -76.843| -107.270|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
[03/23 07:12:25    435s] |        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
[03/23 07:12:26    435s] |  -2.391|   -2.391| -76.788| -107.214|    96.46%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
[03/23 07:12:26    436s] |  -2.391|   -2.391| -76.749| -107.175|    96.46%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
[03/23 07:12:26    436s] |        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
[03/23 07:12:27    436s] |  -2.391|   -2.391| -76.749| -107.175|    96.46%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:12:27    436s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:12:27    436s] 
[03/23 07:12:27    436s] *** Finish Core Optimize Step (cpu=0:00:09.2 real=0:00:10.0 mem=1970.7M) ***
[03/23 07:12:27    436s] 
[03/23 07:12:27    436s] *** Finished Optimize Step Cumulative (cpu=0:00:09.3 real=0:00:10.0 mem=1970.7M) ***
[03/23 07:12:27    436s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.279| -30.427|
|reg2cgate | 0.018|   0.000|
|reg2reg   |-2.391| -76.749|
|HEPG      |-2.391| -76.749|
|All Paths |-2.391|-107.175|
+----------+------+--------+

[03/23 07:12:27    436s] ** GigaOpt Optimizer WNS Slack -2.391 TNS Slack -107.175 Density 96.46
[03/23 07:12:27    436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.19784.1
[03/23 07:12:27    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.19784.1
[03/23 07:12:27    437s] ** GigaOpt Optimizer WNS Slack -2.391 TNS Slack -107.175 Density 96.46
[03/23 07:12:27    437s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.279| -30.427|
|reg2cgate | 0.018|   0.000|
|reg2reg   |-2.391| -76.749|
|HEPG      |-2.391| -76.749|
|All Paths |-2.391|-107.175|
+----------+------+--------+

[03/23 07:12:27    437s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:12:27    437s] Layer 3 has 609 constrained nets 
[03/23 07:12:27    437s] Layer 5 has 1 constrained nets 
[03/23 07:12:27    437s] Layer 7 has 38 constrained nets 
[03/23 07:12:27    437s] **** End NDR-Layer Usage Statistics ****
[03/23 07:12:27    437s] 
[03/23 07:12:27    437s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:10.0 mem=1970.7M) ***
[03/23 07:12:27    437s] 
[03/23 07:12:27    437s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.19784.1
[03/23 07:12:27    437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1935.6M
[03/23 07:12:27    437s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.097, MEM:1935.6M
[03/23 07:12:27    437s] TotalInstCnt at PhyDesignMc Destruction: 41,292
[03/23 07:12:27    437s] (I,S,L,T): WC_VIEW: 49.2006, 32.0022, 2.06148, 83.2643
[03/23 07:12:27    437s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.6
[03/23 07:12:27    437s] *** SetupOpt [finish] : cpu/real = 0:00:21.6/0:00:21.6 (1.0), totSession cpu/real = 0:07:17.6/0:08:13.5 (0.9), mem = 1935.6M
[03/23 07:12:27    437s] 
[03/23 07:12:27    437s] =============================================================================================
[03/23 07:12:27    437s]  Step TAT Report for TnsOpt #1
[03/23 07:12:27    437s] =============================================================================================
[03/23 07:12:27    437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:12:27    437s] ---------------------------------------------------------------------------------------------
[03/23 07:12:27    437s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:12:27    437s] [ SlackTraversorInit     ]      2   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 07:12:27    437s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   5.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:12:27    437s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:12:27    437s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   3.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 07:12:27    437s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 07:12:27    437s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:12:27    437s] [ TransformInit          ]      1   0:00:08.5  (  39.2 % )     0:00:08.5 /  0:00:08.5    1.0
[03/23 07:12:27    437s] [ OptSingleIteration     ]    109   0:00:00.2  (   0.7 % )     0:00:08.7 /  0:00:08.7    1.0
[03/23 07:12:27    437s] [ OptGetWeight           ]    109   0:00:00.7  (   3.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 07:12:27    437s] [ OptEval                ]    109   0:00:06.2  (  28.8 % )     0:00:06.2 /  0:00:06.3    1.0
[03/23 07:12:27    437s] [ OptCommit              ]    109   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:12:27    437s] [ IncrTimingUpdate       ]     83   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 07:12:27    437s] [ PostCommitDelayUpdate  ]    109   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 07:12:27    437s] [ IncrDelayCalc          ]    107   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 07:12:27    437s] [ SetupOptGetWorkingSet  ]    218   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 07:12:27    437s] [ SetupOptGetActiveNode  ]    218   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 07:12:27    437s] [ SetupOptSlackGraph     ]    109   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 07:12:27    437s] [ MISC                   ]          0:00:01.8  (   8.4 % )     0:00:01.8 /  0:00:01.8    1.0
[03/23 07:12:27    437s] ---------------------------------------------------------------------------------------------
[03/23 07:12:27    437s]  TnsOpt #1 TOTAL                    0:00:21.6  ( 100.0 % )     0:00:21.6 /  0:00:21.6    1.0
[03/23 07:12:27    437s] ---------------------------------------------------------------------------------------------
[03/23 07:12:27    437s] 
[03/23 07:12:27    437s] End: GigaOpt Optimization in TNS mode
[03/23 07:12:28    438s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1852.6M
[03/23 07:12:28    438s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.127, MEM:1852.6M
[03/23 07:12:28    438s] 
[03/23 07:12:28    438s] *** Start incrementalPlace ***
[03/23 07:12:28    438s] User Input Parameters:
[03/23 07:12:28    438s] - Congestion Driven    : On
[03/23 07:12:28    438s] - Timing Driven        : On
[03/23 07:12:28    438s] - Area-Violation Based : On
[03/23 07:12:28    438s] - Start Rollback Level : -5
[03/23 07:12:28    438s] - Legalized            : On
[03/23 07:12:28    438s] - Window Based         : Off
[03/23 07:12:28    438s] - eDen incr mode       : Off
[03/23 07:12:28    438s] - Small incr mode      : Off
[03/23 07:12:28    438s] 
[03/23 07:12:28    438s] no activity file in design. spp won't run.
[03/23 07:12:28    438s] Collecting buffer chain nets ...
[03/23 07:12:28    438s] No Views given, use default active views for adaptive view pruning
[03/23 07:12:28    438s] SKP will enable view:
[03/23 07:12:28    438s]   WC_VIEW
[03/23 07:12:28    438s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1852.6M
[03/23 07:12:28    438s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.017, MEM:1852.6M
[03/23 07:12:28    438s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1852.6M
[03/23 07:12:28    438s] Starting Early Global Route congestion estimation: mem = 1852.6M
[03/23 07:12:28    438s] (I)       Started Loading and Dumping File ( Curr Mem: 1852.64 MB )
[03/23 07:12:28    438s] (I)       Reading DB...
[03/23 07:12:28    438s] (I)       Read data from FE... (mem=1852.6M)
[03/23 07:12:28    438s] (I)       Read nodes and places... (mem=1852.6M)
[03/23 07:12:28    438s] (I)       Done Read nodes and places (cpu=0.110s, mem=1885.6M)
[03/23 07:12:28    438s] (I)       Read nets... (mem=1885.6M)
[03/23 07:12:29    438s] (I)       Done Read nets (cpu=0.150s, mem=1898.6M)
[03/23 07:12:29    438s] (I)       Done Read data from FE (cpu=0.260s, mem=1898.6M)
[03/23 07:12:29    438s] (I)       before initializing RouteDB syMemory usage = 1898.6 MB
[03/23 07:12:29    438s] (I)       Honor MSV route constraint: false
[03/23 07:12:29    438s] (I)       Maximum routing layer  : 127
[03/23 07:12:29    438s] (I)       Minimum routing layer  : 2
[03/23 07:12:29    438s] (I)       Supply scale factor H  : 1.00
[03/23 07:12:29    438s] (I)       Supply scale factor V  : 1.00
[03/23 07:12:29    438s] (I)       Tracks used by clock wire: 0
[03/23 07:12:29    438s] (I)       Reverse direction      : 
[03/23 07:12:29    438s] (I)       Honor partition pin guides: true
[03/23 07:12:29    438s] (I)       Route selected nets only: false
[03/23 07:12:29    438s] (I)       Route secondary PG pins: false
[03/23 07:12:29    438s] (I)       Second PG max fanout   : 2147483647
[03/23 07:12:29    438s] (I)       Apply function for special wires: true
[03/23 07:12:29    438s] (I)       Layer by layer blockage reading: true
[03/23 07:12:29    438s] (I)       Offset calculation fix : true
[03/23 07:12:29    438s] (I)       Route stripe layer range: 
[03/23 07:12:29    438s] (I)       Honor partition fences : 
[03/23 07:12:29    438s] (I)       Honor partition pin    : 
[03/23 07:12:29    438s] (I)       Honor partition fences with feedthrough: 
[03/23 07:12:29    438s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:12:29    438s] (I)       Use row-based GCell size
[03/23 07:12:29    438s] (I)       Use row-based GCell align
[03/23 07:12:29    438s] (I)       GCell unit size   : 3600
[03/23 07:12:29    438s] (I)       GCell multiplier  : 1
[03/23 07:12:29    438s] (I)       GCell row height  : 3600
[03/23 07:12:29    438s] (I)       Actual row height : 3600
[03/23 07:12:29    438s] (I)       GCell align ref   : 20000 20000
[03/23 07:12:29    438s] [NR-eGR] Track table information for default rule: 
[03/23 07:12:29    438s] [NR-eGR] M1 has no routable track
[03/23 07:12:29    438s] [NR-eGR] M2 has single uniform track structure
[03/23 07:12:29    438s] [NR-eGR] M3 has single uniform track structure
[03/23 07:12:29    438s] [NR-eGR] M4 has single uniform track structure
[03/23 07:12:29    438s] [NR-eGR] M5 has single uniform track structure
[03/23 07:12:29    438s] [NR-eGR] M6 has single uniform track structure
[03/23 07:12:29    438s] [NR-eGR] M7 has single uniform track structure
[03/23 07:12:29    438s] [NR-eGR] M8 has single uniform track structure
[03/23 07:12:29    438s] (I)       ===========================================================================
[03/23 07:12:29    438s] (I)       == Report All Rule Vias ==
[03/23 07:12:29    438s] (I)       ===========================================================================
[03/23 07:12:29    438s] (I)        Via Rule : (Default)
[03/23 07:12:29    438s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:12:29    438s] (I)       ---------------------------------------------------------------------------
[03/23 07:12:29    438s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:12:29    438s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:12:29    438s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:12:29    438s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:12:29    438s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:12:29    438s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:12:29    438s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:12:29    438s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:12:29    438s] (I)       ===========================================================================
[03/23 07:12:29    438s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1898.57 MB )
[03/23 07:12:29    438s] [NR-eGR] Read 31460 PG shapes
[03/23 07:12:29    438s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1898.57 MB )
[03/23 07:12:29    438s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:12:29    438s] [NR-eGR] #Instance Blockages : 0
[03/23 07:12:29    438s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:12:29    438s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:12:29    438s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:12:29    438s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:12:29    438s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:12:29    438s] (I)       readDataFromPlaceDB
[03/23 07:12:29    438s] (I)       Read net information..
[03/23 07:12:29    438s] [NR-eGR] Read numTotalNets=43210  numIgnoredNets=0
[03/23 07:12:29    438s] (I)       Read testcase time = 0.020 seconds
[03/23 07:12:29    438s] 
[03/23 07:12:29    438s] (I)       early_global_route_priority property id does not exist.
[03/23 07:12:29    438s] (I)       Start initializing grid graph
[03/23 07:12:29    438s] (I)       End initializing grid graph
[03/23 07:12:29    438s] (I)       Model blockages into capacity
[03/23 07:12:29    438s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:12:29    438s] (I)       Started Modeling ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 1 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 2 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 3 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 4 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 5 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 6 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 7 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Modeling Layer 8 ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:12:29    438s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       -- layer congestion ratio --
[03/23 07:12:29    438s] (I)       Layer 1 : 0.100000
[03/23 07:12:29    438s] (I)       Layer 2 : 0.700000
[03/23 07:12:29    438s] (I)       Layer 3 : 0.700000
[03/23 07:12:29    438s] (I)       Layer 4 : 0.700000
[03/23 07:12:29    438s] (I)       Layer 5 : 0.700000
[03/23 07:12:29    438s] (I)       Layer 6 : 0.700000
[03/23 07:12:29    438s] (I)       Layer 7 : 0.700000
[03/23 07:12:29    438s] (I)       Layer 8 : 0.700000
[03/23 07:12:29    438s] (I)       ----------------------------
[03/23 07:12:29    438s] (I)       Number of ignored nets = 0
[03/23 07:12:29    438s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:12:29    438s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:12:29    438s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:12:29    438s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:12:29    438s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:12:29    438s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:12:29    438s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:12:29    438s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:12:29    438s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:12:29    438s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:12:29    438s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1908.1 MB
[03/23 07:12:29    438s] (I)       Ndr track 0 does not exist
[03/23 07:12:29    438s] (I)       Ndr track 0 does not exist
[03/23 07:12:29    438s] (I)       Layer1  viaCost=300.00
[03/23 07:12:29    438s] (I)       Layer2  viaCost=100.00
[03/23 07:12:29    438s] (I)       Layer3  viaCost=100.00
[03/23 07:12:29    438s] (I)       Layer4  viaCost=100.00
[03/23 07:12:29    438s] (I)       Layer5  viaCost=100.00
[03/23 07:12:29    438s] (I)       Layer6  viaCost=200.00
[03/23 07:12:29    438s] (I)       Layer7  viaCost=100.00
[03/23 07:12:29    438s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:12:29    438s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:12:29    438s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:12:29    438s] (I)       Site width          :   400  (dbu)
[03/23 07:12:29    438s] (I)       Row height          :  3600  (dbu)
[03/23 07:12:29    438s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:12:29    438s] (I)       GCell width         :  3600  (dbu)
[03/23 07:12:29    438s] (I)       GCell height        :  3600  (dbu)
[03/23 07:12:29    438s] (I)       Grid                :   315   314     8
[03/23 07:12:29    438s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:12:29    438s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 07:12:29    438s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 07:12:29    438s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:12:29    438s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:12:29    438s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:12:29    438s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:12:29    438s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:12:29    438s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 07:12:29    438s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:12:29    438s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:12:29    438s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:12:29    438s] (I)       --------------------------------------------------------
[03/23 07:12:29    438s] 
[03/23 07:12:29    438s] [NR-eGR] ============ Routing rule table ============
[03/23 07:12:29    438s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:12:29    438s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:12:29    438s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:12:29    438s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:12:29    438s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:12:29    438s] [NR-eGR] Rule id: 1  Nets: 42530 
[03/23 07:12:29    438s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:12:29    438s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:12:29    438s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:12:29    438s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:12:29    438s] [NR-eGR] ========================================
[03/23 07:12:29    438s] [NR-eGR] 
[03/23 07:12:29    438s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer2 : = 159248 / 891760 (17.86%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer3 : = 42656 / 890190 (4.79%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer4 : = 180670 / 891760 (20.26%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer5 : = 0 / 890190 (0.00%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer6 : = 0 / 891760 (0.00%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer7 : = 0 / 222705 (0.00%)
[03/23 07:12:29    438s] (I)       blocked tracks on layer8 : = 0 / 222940 (0.00%)
[03/23 07:12:29    438s] (I)       After initializing earlyGlobalRoute syMemory usage = 1908.1 MB
[03/23 07:12:29    438s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.39 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Global Routing ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       ============= Initialization =============
[03/23 07:12:29    438s] (I)       totalPins=135327  totalGlobalPin=126712 (93.63%)
[03/23 07:12:29    438s] (I)       Started Build MST ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Generate topology with single threads
[03/23 07:12:29    438s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       total 2D Cap : 445645 = (222705 H, 222940 V)
[03/23 07:12:29    438s] [NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[03/23 07:12:29    438s] (I)       ============  Phase 1a Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1a ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       ============  Phase 1b Route ============
[03/23 07:12:29    438s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[03/23 07:12:29    438s] (I)       ============  Phase 1c Route ============
[03/23 07:12:29    438s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       ============  Phase 1d Route ============
[03/23 07:12:29    438s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       ============  Phase 1e Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1e ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 3876 = (1135 H, 2741 V) = (0.51% H, 1.23% V) = (2.043e+03um H, 4.934e+03um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[03/23 07:12:29    438s] [NR-eGR] 
[03/23 07:12:29    438s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Running layer assignment with 1 threads
[03/23 07:12:29    438s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Build MST ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Generate topology with single threads
[03/23 07:12:29    438s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       total 2D Cap : 1562934 = (851495 H, 711439 V)
[03/23 07:12:29    438s] [NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[03/23 07:12:29    438s] (I)       ============  Phase 1a Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1a ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 103
[03/23 07:12:29    438s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 40772 = (21044 H, 19728 V) = (2.47% H, 2.77% V) = (3.788e+04um H, 3.551e+04um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       ============  Phase 1b Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1b ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 40802 = (21068 H, 19734 V) = (2.47% H, 2.77% V) = (3.792e+04um H, 3.552e+04um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.91% V. EstWL: 7.344360e+04um
[03/23 07:12:29    438s] (I)       ============  Phase 1c Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1c ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Level2 Grid: 63 x 63
[03/23 07:12:29    438s] (I)       Started Two Level Routing ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 40802 = (21068 H, 19734 V) = (2.47% H, 2.77% V) = (3.792e+04um H, 3.552e+04um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       ============  Phase 1d Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1d ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 40802 = (21070 H, 19732 V) = (2.47% H, 2.77% V) = (3.793e+04um H, 3.552e+04um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] (I)       ============  Phase 1e Route ============
[03/23 07:12:29    438s] (I)       Started Phase 1e ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    438s] (I)       Usage: 40802 = (21070 H, 19732 V) = (2.47% H, 2.77% V) = (3.793e+04um H, 3.552e+04um V)
[03/23 07:12:29    438s] (I)       
[03/23 07:12:29    438s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.87% V. EstWL: 7.344360e+04um
[03/23 07:12:29    438s] [NR-eGR] 
[03/23 07:12:29    439s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Running layer assignment with 1 threads
[03/23 07:12:29    439s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Started Build MST ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Generate topology with single threads
[03/23 07:12:29    439s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       total 2D Cap : 4595254 = (1964390 H, 2630864 V)
[03/23 07:12:29    439s] [NR-eGR] Layer group 3: route 42563 net(s) in layer range [2, 8]
[03/23 07:12:29    439s] (I)       ============  Phase 1a Route ============
[03/23 07:12:29    439s] (I)       Started Phase 1a ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Usage: 344215 = (171545 H, 172670 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:12:29    439s] (I)       
[03/23 07:12:29    439s] (I)       ============  Phase 1b Route ============
[03/23 07:12:29    439s] (I)       Usage: 344215 = (171545 H, 172670 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:12:29    439s] (I)       
[03/23 07:12:29    439s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 6.195870e+05um
[03/23 07:12:29    439s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/23 07:12:29    439s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 07:12:29    439s] (I)       ============  Phase 1c Route ============
[03/23 07:12:29    439s] (I)       Usage: 344215 = (171545 H, 172670 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:12:29    439s] (I)       
[03/23 07:12:29    439s] (I)       ============  Phase 1d Route ============
[03/23 07:12:29    439s] (I)       Usage: 344215 = (171545 H, 172670 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:12:29    439s] (I)       
[03/23 07:12:29    439s] (I)       ============  Phase 1e Route ============
[03/23 07:12:29    439s] (I)       Started Phase 1e ( Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Usage: 344215 = (171545 H, 172670 V) = (8.73% H, 6.56% V) = (3.088e+05um H, 3.108e+05um V)
[03/23 07:12:29    439s] (I)       
[03/23 07:12:29    439s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 6.195870e+05um
[03/23 07:12:29    439s] [NR-eGR] 
[03/23 07:12:29    439s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       Running layer assignment with 1 threads
[03/23 07:12:29    439s] (I)       Finished Phase 1l ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       ============  Phase 1l Route ============
[03/23 07:12:29    439s] (I)       
[03/23 07:12:29    439s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 07:12:29    439s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 07:12:29    439s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 07:12:29    439s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/23 07:12:29    439s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:12:29    439s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:12:29    439s] [NR-eGR]      M2  (2)       258( 0.27%)        48( 0.05%)         9( 0.01%)   ( 0.32%) 
[03/23 07:12:29    439s] [NR-eGR]      M3  (3)        21( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 07:12:29    439s] [NR-eGR]      M4  (4)       554( 0.61%)        37( 0.04%)         0( 0.00%)   ( 0.65%) 
[03/23 07:12:29    439s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:12:29    439s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:12:29    439s] [NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:12:29    439s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:12:29    439s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:12:29    439s] [NR-eGR] Total              836( 0.12%)        86( 0.01%)         9( 0.00%)   ( 0.14%) 
[03/23 07:12:29    439s] [NR-eGR] 
[03/23 07:12:29    439s] (I)       Finished Global Routing ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 1908.14 MB )
[03/23 07:12:29    439s] (I)       total 2D Cap : 4615509 = (1969360 H, 2646149 V)
[03/23 07:12:29    439s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:12:29    439s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 07:12:29    439s] Early Global Route congestion estimation runtime: 0.87 seconds, mem = 1908.1M
[03/23 07:12:29    439s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.860, REAL:0.867, MEM:1908.1M
[03/23 07:12:29    439s] OPERPROF: Starting HotSpotCal at level 1, MEM:1908.1M
[03/23 07:12:29    439s] [hotspot] +------------+---------------+---------------+
[03/23 07:12:29    439s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 07:12:29    439s] [hotspot] +------------+---------------+---------------+
[03/23 07:12:29    439s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 07:12:29    439s] [hotspot] +------------+---------------+---------------+
[03/23 07:12:29    439s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 07:12:29    439s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 07:12:29    439s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:1908.1M
[03/23 07:12:29    439s] 
[03/23 07:12:29    439s] === incrementalPlace Internal Loop 1 ===
[03/23 07:12:29    439s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 07:12:29    439s] OPERPROF: Starting IPInitSPData at level 1, MEM:1908.1M
[03/23 07:12:29    439s] z: 2, totalTracks: 1
[03/23 07:12:29    439s] z: 4, totalTracks: 1
[03/23 07:12:29    439s] z: 6, totalTracks: 1
[03/23 07:12:29    439s] z: 8, totalTracks: 1
[03/23 07:12:29    439s] #spOpts: N=65 minPadR=1.1 
[03/23 07:12:29    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.1M
[03/23 07:12:29    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.182, MEM:1908.1M
[03/23 07:12:29    439s] OPERPROF:   Starting post-place ADS at level 2, MEM:1908.1M
[03/23 07:12:30    439s] ADSU 0.964 -> 0.964. GS 14.400
[03/23 07:12:30    439s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.110, REAL:0.110, MEM:1908.1M
[03/23 07:12:30    439s] OPERPROF:   Starting spMPad at level 2, MEM:1908.1M
[03/23 07:12:30    439s] OPERPROF:     Starting spContextMPad at level 3, MEM:1908.1M
[03/23 07:12:30    439s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1908.1M
[03/23 07:12:30    439s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.031, MEM:1908.1M
[03/23 07:12:30    439s] Identified 34652 spare or floating instances, with no clusters.
[03/23 07:12:30    439s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1908.1M
[03/23 07:12:30    439s] no activity file in design. spp won't run.
[03/23 07:12:30    439s] [spp] 0
[03/23 07:12:30    439s] [adp] 0:1:1:3
[03/23 07:12:30    439s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.017, MEM:1908.1M
[03/23 07:12:30    439s] SP #FI/SF FL/PI 424/0 30503/10365
[03/23 07:12:30    439s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.500, REAL:0.501, MEM:1908.1M
[03/23 07:12:30    439s] PP off. flexM 0
[03/23 07:12:30    439s] OPERPROF: Starting CDPad at level 1, MEM:1908.1M
[03/23 07:12:30    439s] 3DP is on.
[03/23 07:12:30    439s] 3DP OF M2 0.005, M4 0.008. Diff 0
[03/23 07:12:30    440s] design sh 0.039.
[03/23 07:12:30    440s] design sh 0.038.
[03/23 07:12:30    440s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 07:12:30    440s] design sh 0.037.
[03/23 07:12:30    440s] CDPadU 0.977 -> 0.944. R=0.938, N=40868, GS=1.800
[03/23 07:12:30    440s] OPERPROF: Finished CDPad at level 1, CPU:0.650, REAL:0.650, MEM:1908.1M
[03/23 07:12:30    440s] OPERPROF: Starting InitSKP at level 1, MEM:1908.1M
[03/23 07:12:30    440s] no activity file in design. spp won't run.
[03/23 07:12:34    444s] no activity file in design. spp won't run.
[03/23 07:12:37    447s] *** Finished SKP initialization (cpu=0:00:06.9, real=0:00:07.0)***
[03/23 07:12:37    447s] OPERPROF: Finished InitSKP at level 1, CPU:6.900, REAL:6.891, MEM:1925.8M
[03/23 07:12:37    447s] NP #FI/FS/SF FL/PI: 35076/0/34652 40868/10365
[03/23 07:12:37    447s] no activity file in design. spp won't run.
[03/23 07:12:38    448s] 
[03/23 07:12:38    448s] AB Est...
[03/23 07:12:38    448s] OPERPROF: Starting npPlace at level 1, MEM:1942.6M
[03/23 07:12:38    448s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.196, MEM:2013.4M
[03/23 07:12:38    448s] Iteration  4: Skipped, with CDP Off
[03/23 07:12:38    448s] 
[03/23 07:12:38    448s] AB Est...
[03/23 07:12:38    448s] OPERPROF: Starting npPlace at level 1, MEM:2013.4M
[03/23 07:12:38    448s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.149, MEM:2013.4M
[03/23 07:12:38    448s] Iteration  5: Skipped, with CDP Off
[03/23 07:12:38    448s] 
[03/23 07:12:38    448s] AB Est...
[03/23 07:12:38    448s] OPERPROF: Starting npPlace at level 1, MEM:2013.4M
[03/23 07:12:39    448s] OPERPROF: Finished npPlace at level 1, CPU:0.160, REAL:0.160, MEM:2013.4M
[03/23 07:12:39    448s] Iteration  6: Skipped, with CDP Off
[03/23 07:12:39    448s] OPERPROF: Starting npPlace at level 1, MEM:2013.4M
[03/23 07:12:39    449s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/23 07:12:39    449s] No instances found in the vector
[03/23 07:12:39    449s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2013.4M, DRC: 0)
[03/23 07:12:39    449s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:13:25    495s] Iteration  7: Total net bbox = 5.050e+05 (2.58e+05 2.47e+05)
[03/23 07:13:25    495s]               Est.  stn bbox = 6.356e+05 (3.31e+05 3.04e+05)
[03/23 07:13:25    495s]               cpu = 0:00:46.6 real = 0:00:46.0 mem = 2007.1M
[03/23 07:13:25    495s] OPERPROF: Finished npPlace at level 1, CPU:46.670, REAL:46.530, MEM:2007.1M
[03/23 07:13:25    495s] no activity file in design. spp won't run.
[03/23 07:13:25    495s] NP #FI/FS/SF FL/PI: 35076/0/34652 40868/10365
[03/23 07:13:26    495s] no activity file in design. spp won't run.
[03/23 07:13:26    496s] OPERPROF: Starting npPlace at level 1, MEM:2007.1M
[03/23 07:13:26    496s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/23 07:13:26    496s] No instances found in the vector
[03/23 07:13:26    496s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2007.1M, DRC: 0)
[03/23 07:13:26    496s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:14:02    532s] Iteration  8: Total net bbox = 4.930e+05 (2.57e+05 2.36e+05)
[03/23 07:14:02    532s]               Est.  stn bbox = 6.226e+05 (3.30e+05 2.93e+05)
[03/23 07:14:02    532s]               cpu = 0:00:35.6 real = 0:00:36.0 mem = 1991.1M
[03/23 07:14:02    532s] OPERPROF: Finished npPlace at level 1, CPU:35.630, REAL:35.537, MEM:1991.1M
[03/23 07:14:02    532s] no activity file in design. spp won't run.
[03/23 07:14:02    532s] NP #FI/FS/SF FL/PI: 35076/0/34652 40868/10365
[03/23 07:14:02    532s] no activity file in design. spp won't run.
[03/23 07:14:02    532s] OPERPROF: Starting npPlace at level 1, MEM:1991.1M
[03/23 07:14:03    533s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:14:03    533s] No instances found in the vector
[03/23 07:14:03    533s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1991.1M, DRC: 0)
[03/23 07:14:03    533s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:14:19    549s] Iteration  9: Total net bbox = 4.689e+05 (2.45e+05 2.24e+05)
[03/23 07:14:19    549s]               Est.  stn bbox = 5.955e+05 (3.17e+05 2.79e+05)
[03/23 07:14:19    549s]               cpu = 0:00:16.0 real = 0:00:16.0 mem = 1994.0M
[03/23 07:14:19    549s] OPERPROF: Finished npPlace at level 1, CPU:16.110, REAL:16.062, MEM:1994.0M
[03/23 07:14:19    549s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1994.0M
[03/23 07:14:19    549s] Starting Early Global Route rough congestion estimation: mem = 1994.0M
[03/23 07:14:19    549s] (I)       Started Loading and Dumping File ( Curr Mem: 1994.02 MB )
[03/23 07:14:19    549s] (I)       Reading DB...
[03/23 07:14:19    549s] (I)       Read data from FE... (mem=1994.0M)
[03/23 07:14:19    549s] (I)       Read nodes and places... (mem=1994.0M)
[03/23 07:14:19    549s] (I)       Done Read nodes and places (cpu=0.100s, mem=2011.0M)
[03/23 07:14:19    549s] (I)       Read nets... (mem=2011.0M)
[03/23 07:14:19    549s] (I)       Done Read nets (cpu=0.130s, mem=2011.0M)
[03/23 07:14:19    549s] (I)       Done Read data from FE (cpu=0.240s, mem=2011.0M)
[03/23 07:14:19    549s] (I)       before initializing RouteDB syMemory usage = 2011.0 MB
[03/23 07:14:19    549s] (I)       Print mode             : 2
[03/23 07:14:19    549s] (I)       Stop if highly congested: false
[03/23 07:14:19    549s] (I)       Honor MSV route constraint: false
[03/23 07:14:19    549s] (I)       Maximum routing layer  : 127
[03/23 07:14:19    549s] (I)       Minimum routing layer  : 2
[03/23 07:14:19    549s] (I)       Supply scale factor H  : 1.00
[03/23 07:14:19    549s] (I)       Supply scale factor V  : 1.00
[03/23 07:14:19    549s] (I)       Tracks used by clock wire: 0
[03/23 07:14:19    549s] (I)       Reverse direction      : 
[03/23 07:14:19    549s] (I)       Honor partition pin guides: true
[03/23 07:14:19    549s] (I)       Route selected nets only: false
[03/23 07:14:19    549s] (I)       Route secondary PG pins: false
[03/23 07:14:19    549s] (I)       Second PG max fanout   : 2147483647
[03/23 07:14:19    549s] (I)       Assign partition pins  : false
[03/23 07:14:19    549s] (I)       Support large GCell    : true
[03/23 07:14:19    549s] (I)       Number of rows per GCell: 2
[03/23 07:14:19    549s] (I)       Max num rows per GCell : 32
[03/23 07:14:19    549s] (I)       Apply function for special wires: true
[03/23 07:14:19    549s] (I)       Layer by layer blockage reading: true
[03/23 07:14:19    549s] (I)       Offset calculation fix : true
[03/23 07:14:19    549s] (I)       Route stripe layer range: 
[03/23 07:14:19    549s] (I)       Honor partition fences : 
[03/23 07:14:19    549s] (I)       Honor partition pin    : 
[03/23 07:14:19    549s] (I)       Honor partition fences with feedthrough: 
[03/23 07:14:19    549s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:14:19    549s] (I)       Use row-based GCell size
[03/23 07:14:19    549s] (I)       Use row-based GCell align
[03/23 07:14:19    549s] (I)       GCell unit size   : 3600
[03/23 07:14:19    549s] (I)       GCell multiplier  : 2
[03/23 07:14:19    549s] (I)       GCell row height  : 3600
[03/23 07:14:19    549s] (I)       Actual row height : 3600
[03/23 07:14:19    549s] (I)       GCell align ref   : 20000 20000
[03/23 07:14:19    549s] [NR-eGR] Track table information for default rule: 
[03/23 07:14:19    549s] [NR-eGR] M1 has no routable track
[03/23 07:14:19    549s] [NR-eGR] M2 has single uniform track structure
[03/23 07:14:19    549s] [NR-eGR] M3 has single uniform track structure
[03/23 07:14:19    549s] [NR-eGR] M4 has single uniform track structure
[03/23 07:14:19    549s] [NR-eGR] M5 has single uniform track structure
[03/23 07:14:19    549s] [NR-eGR] M6 has single uniform track structure
[03/23 07:14:19    549s] [NR-eGR] M7 has single uniform track structure
[03/23 07:14:19    549s] [NR-eGR] M8 has single uniform track structure
[03/23 07:14:19    549s] (I)       ===========================================================================
[03/23 07:14:19    549s] (I)       == Report All Rule Vias ==
[03/23 07:14:19    549s] (I)       ===========================================================================
[03/23 07:14:19    549s] (I)        Via Rule : (Default)
[03/23 07:14:19    549s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:14:19    549s] (I)       ---------------------------------------------------------------------------
[03/23 07:14:19    549s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:14:19    549s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:14:19    549s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:14:19    549s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:14:19    549s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:14:19    549s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:14:19    549s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:14:19    549s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:14:19    549s] (I)       ===========================================================================
[03/23 07:14:19    549s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] [NR-eGR] Read 31460 PG shapes
[03/23 07:14:19    549s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:14:19    549s] [NR-eGR] #Instance Blockages : 0
[03/23 07:14:19    549s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:14:19    549s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:14:19    549s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:14:19    549s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:14:19    549s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:14:19    549s] (I)       readDataFromPlaceDB
[03/23 07:14:19    549s] (I)       Read net information..
[03/23 07:14:19    549s] [NR-eGR] Read numTotalNets=43210  numIgnoredNets=0
[03/23 07:14:19    549s] (I)       Read testcase time = 0.010 seconds
[03/23 07:14:19    549s] 
[03/23 07:14:19    549s] (I)       early_global_route_priority property id does not exist.
[03/23 07:14:19    549s] (I)       Start initializing grid graph
[03/23 07:14:19    549s] (I)       End initializing grid graph
[03/23 07:14:19    549s] (I)       Model blockages into capacity
[03/23 07:14:19    549s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:14:19    549s] (I)       Started Modeling ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 1 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 2 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 3 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 4 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 5 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 6 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 7 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Modeling Layer 8 ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:14:19    549s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       -- layer congestion ratio --
[03/23 07:14:19    549s] (I)       Layer 1 : 0.100000
[03/23 07:14:19    549s] (I)       Layer 2 : 0.700000
[03/23 07:14:19    549s] (I)       Layer 3 : 0.700000
[03/23 07:14:19    549s] (I)       Layer 4 : 0.700000
[03/23 07:14:19    549s] (I)       Layer 5 : 0.700000
[03/23 07:14:19    549s] (I)       Layer 6 : 0.700000
[03/23 07:14:19    549s] (I)       Layer 7 : 0.700000
[03/23 07:14:19    549s] (I)       Layer 8 : 0.700000
[03/23 07:14:19    549s] (I)       ----------------------------
[03/23 07:14:19    549s] (I)       Number of ignored nets = 0
[03/23 07:14:19    549s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:14:19    549s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:14:19    549s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:14:19    549s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:14:19    549s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:14:19    549s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:14:19    549s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:14:19    549s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:14:19    549s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:14:19    549s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:14:19    549s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2011.0 MB
[03/23 07:14:19    549s] (I)       Ndr track 0 does not exist
[03/23 07:14:19    549s] (I)       Ndr track 0 does not exist
[03/23 07:14:19    549s] (I)       Layer1  viaCost=300.00
[03/23 07:14:19    549s] (I)       Layer2  viaCost=100.00
[03/23 07:14:19    549s] (I)       Layer3  viaCost=100.00
[03/23 07:14:19    549s] (I)       Layer4  viaCost=100.00
[03/23 07:14:19    549s] (I)       Layer5  viaCost=100.00
[03/23 07:14:19    549s] (I)       Layer6  viaCost=200.00
[03/23 07:14:19    549s] (I)       Layer7  viaCost=100.00
[03/23 07:14:19    549s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:14:19    549s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:14:19    549s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:14:19    549s] (I)       Site width          :   400  (dbu)
[03/23 07:14:19    549s] (I)       Row height          :  3600  (dbu)
[03/23 07:14:19    549s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:14:19    549s] (I)       GCell width         :  7200  (dbu)
[03/23 07:14:19    549s] (I)       GCell height        :  7200  (dbu)
[03/23 07:14:19    549s] (I)       Grid                :   158   157     8
[03/23 07:14:19    549s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:14:19    549s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/23 07:14:19    549s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/23 07:14:19    549s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:14:19    549s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:14:19    549s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:14:19    549s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:14:19    549s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:14:19    549s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/23 07:14:19    549s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:14:19    549s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:14:19    549s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:14:19    549s] (I)       --------------------------------------------------------
[03/23 07:14:19    549s] 
[03/23 07:14:19    549s] [NR-eGR] ============ Routing rule table ============
[03/23 07:14:19    549s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:14:19    549s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:14:19    549s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:14:19    549s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:14:19    549s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:14:19    549s] [NR-eGR] Rule id: 1  Nets: 42530 
[03/23 07:14:19    549s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:14:19    549s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:14:19    549s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:14:19    549s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:14:19    549s] [NR-eGR] ========================================
[03/23 07:14:19    549s] [NR-eGR] 
[03/23 07:14:19    549s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer2 : = 79972 / 445880 (17.94%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer3 : = 29760 / 446508 (6.67%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer4 : = 90480 / 445880 (20.29%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer5 : = 0 / 446508 (0.00%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer6 : = 0 / 445880 (0.00%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer7 : = 0 / 111706 (0.00%)
[03/23 07:14:19    549s] (I)       blocked tracks on layer8 : = 0 / 111470 (0.00%)
[03/23 07:14:19    549s] (I)       After initializing earlyGlobalRoute syMemory usage = 2011.0 MB
[03/23 07:14:19    549s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       ============= Initialization =============
[03/23 07:14:19    549s] (I)       numLocalWires=66899  numGlobalNetBranches=18828  numLocalNetBranches=14786
[03/23 07:14:19    549s] (I)       totalPins=135327  totalGlobalPin=89228 (65.94%)
[03/23 07:14:19    549s] (I)       Started Build MST ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Generate topology with single threads
[03/23 07:14:19    549s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       total 2D Cap : 2302598 = (981379 H, 1321219 V)
[03/23 07:14:19    549s] (I)       ============  Phase 1a Route ============
[03/23 07:14:19    549s] (I)       Started Phase 1a ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:14:19    549s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2011.02 MB )
[03/23 07:14:19    549s] (I)       Usage: 153371 = (81209 H, 72162 V) = (8.27% H, 5.46% V) = (2.924e+05um H, 2.598e+05um V)
[03/23 07:14:19    549s] (I)       
[03/23 07:14:19    549s] (I)       ============  Phase 1b Route ============
[03/23 07:14:19    549s] (I)       Usage: 153371 = (81209 H, 72162 V) = (8.27% H, 5.46% V) = (2.924e+05um H, 2.598e+05um V)
[03/23 07:14:19    549s] (I)       
[03/23 07:14:19    549s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.02% V
[03/23 07:14:19    549s] 
[03/23 07:14:19    549s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:14:19    549s] Finished Early Global Route rough congestion estimation: mem = 2011.0M
[03/23 07:14:19    549s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.470, REAL:0.468, MEM:2011.0M
[03/23 07:14:19    549s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/23 07:14:19    549s] OPERPROF: Starting CDPad at level 1, MEM:2011.0M
[03/23 07:14:19    549s] CDPadU 0.943 -> 0.943. R=0.938, N=40868, GS=3.600
[03/23 07:14:19    549s] OPERPROF: Finished CDPad at level 1, CPU:0.330, REAL:0.328, MEM:2011.0M
[03/23 07:14:20    550s] no activity file in design. spp won't run.
[03/23 07:14:20    550s] NP #FI/FS/SF FL/PI: 35076/0/34652 40868/10365
[03/23 07:14:20    550s] no activity file in design. spp won't run.
[03/23 07:14:20    550s] OPERPROF: Starting npPlace at level 1, MEM:2011.0M
[03/23 07:14:20    550s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:14:20    550s] No instances found in the vector
[03/23 07:14:20    550s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2011.0M, DRC: 0)
[03/23 07:14:20    550s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:14:30    560s] OPERPROF: Finished npPlace at level 1, CPU:9.480, REAL:9.466, MEM:1996.0M
[03/23 07:14:30    560s] no activity file in design. spp won't run.
[03/23 07:14:30    560s] NP #FI/FS/SF FL/PI: 35076/0/34652 40868/10365
[03/23 07:14:30    560s] no activity file in design. spp won't run.
[03/23 07:14:31    561s] OPERPROF: Starting npPlace at level 1, MEM:1996.0M
[03/23 07:14:31    561s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/23 07:14:31    561s] No instances found in the vector
[03/23 07:14:31    561s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1996.0M, DRC: 0)
[03/23 07:14:31    561s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:14:43    573s] Iteration 10: Total net bbox = 4.910e+05 (2.56e+05 2.35e+05)
[03/23 07:14:43    573s]               Est.  stn bbox = 6.190e+05 (3.28e+05 2.91e+05)
[03/23 07:14:43    573s]               cpu = 0:00:12.8 real = 0:00:12.0 mem = 2000.0M
[03/23 07:14:43    573s] OPERPROF: Finished npPlace at level 1, CPU:12.840, REAL:12.790, MEM:2000.0M
[03/23 07:14:43    574s] no activity file in design. spp won't run.
[03/23 07:14:44    574s] NP #FI/FS/SF FL/PI: 35076/0/34652 40868/10365
[03/23 07:14:44    574s] no activity file in design. spp won't run.
[03/23 07:14:44    574s] OPERPROF: Starting npPlace at level 1, MEM:2000.0M
[03/23 07:14:44    574s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/23 07:14:44    574s] No instances found in the vector
[03/23 07:14:44    574s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2000.0M, DRC: 0)
[03/23 07:14:44    574s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:15:02    592s] Iteration 11: Total net bbox = 5.259e+05 (2.69e+05 2.57e+05)
[03/23 07:15:02    592s]               Est.  stn bbox = 6.557e+05 (3.42e+05 3.14e+05)
[03/23 07:15:02    592s]               cpu = 0:00:17.4 real = 0:00:18.0 mem = 2005.0M
[03/23 07:15:02    592s] OPERPROF: Finished npPlace at level 1, CPU:17.510, REAL:17.488, MEM:2005.0M
[03/23 07:15:02    592s] Move report: Timing Driven Placement moves 40868 insts, mean move: 5.61 um, max move: 66.10 um
[03/23 07:15:02    592s] 	Max move on inst (core2_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC553_q_temp_50): (271.60, 285.40) --> (336.01, 283.71)
[03/23 07:15:02    592s] no activity file in design. spp won't run.
[03/23 07:15:02    592s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.013, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2001.7M
[03/23 07:15:02    592s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.080, REAL:0.077, MEM:2001.7M
[03/23 07:15:02    592s] 
[03/23 07:15:02    592s] Finished Incremental Placement (cpu=0:02:33, real=0:02:33, mem=2001.7M)
[03/23 07:15:02    592s] CongRepair sets shifter mode to gplace
[03/23 07:15:02    592s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2001.7M
[03/23 07:15:02    592s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2001.7M
[03/23 07:15:02    592s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2001.7M
[03/23 07:15:02    592s] z: 2, totalTracks: 1
[03/23 07:15:02    592s] z: 4, totalTracks: 1
[03/23 07:15:02    592s] z: 6, totalTracks: 1
[03/23 07:15:02    592s] z: 8, totalTracks: 1
[03/23 07:15:02    592s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:15:02    592s] All LLGs are deleted
[03/23 07:15:02    592s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2001.7M
[03/23 07:15:02    592s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.010, REAL:0.001, MEM:2001.7M
[03/23 07:15:02    592s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2001.7M
[03/23 07:15:02    592s] Info: 39 insts are soft-fixed.
[03/23 07:15:02    592s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2001.7M
[03/23 07:15:02    592s] Core basic site is core
[03/23 07:15:02    592s] SiteArray: non-trimmed site array dimensions = 303 x 2740
[03/23 07:15:02    592s] SiteArray: use 3,416,064 bytes
[03/23 07:15:02    592s] SiteArray: current memory after site array memory allocation 2005.0M
[03/23 07:15:02    592s] SiteArray: FP blocked sites are writable
[03/23 07:15:02    592s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 07:15:02    592s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2005.0M
[03/23 07:15:02    592s] Process 19192 wires and vias for routing blockage and capacity analysis
[03/23 07:15:02    592s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.030, REAL:0.032, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.130, REAL:0.129, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:         Starting CMU at level 5, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.007, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.160, REAL:0.163, MEM:2005.0M
[03/23 07:15:02    592s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2005.0MB).
[03/23 07:15:02    592s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.250, MEM:2005.0M
[03/23 07:15:02    592s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.250, REAL:0.250, MEM:2005.0M
[03/23 07:15:02    592s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.2
[03/23 07:15:02    592s] OPERPROF:   Starting RefinePlace at level 2, MEM:2005.0M
[03/23 07:15:02    592s] *** Starting refinePlace (0:09:53 mem=2005.0M) ***
[03/23 07:15:02    592s] Total net bbox length = 5.406e+05 (2.829e+05 2.578e+05) (ext = 3.010e+04)
[03/23 07:15:02    592s] Info: 39 insts are soft-fixed.
[03/23 07:15:02    592s] 
[03/23 07:15:02    592s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:15:02    592s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:15:02    592s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:15:02    592s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2005.0M
[03/23 07:15:02    592s] Starting refinePlace ...
[03/23 07:15:03    593s] ** Cut row section cpu time 0:00:00.0.
[03/23 07:15:03    593s]    Spread Effort: high, pre-route mode, useDDP on.
[03/23 07:15:04    594s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=2005.0MB) @(0:09:53 - 0:09:55).
[03/23 07:15:04    594s] Move report: preRPlace moves 57108 insts, mean move: 1.67 um, max move: 17.00 um
[03/23 07:15:04    594s] 	Max move on inst (FILLER__5_286): (468.80, 114.40) --> (473.20, 127.00)
[03/23 07:15:04    594s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: DCAP4
[03/23 07:15:04    594s] wireLenOptFixPriorityInst 10365 inst fixed
[03/23 07:15:04    594s] Placement tweakage begins.
[03/23 07:15:04    594s] wire length = 6.740e+05
[03/23 07:15:07    597s] wire length = 6.445e+05
[03/23 07:15:07    597s] Placement tweakage ends.
[03/23 07:15:07    597s] Move report: tweak moves 13917 insts, mean move: 1.85 um, max move: 25.40 um
[03/23 07:15:07    597s] 	Max move on inst (FILLER__2_1099): (484.40, 217.00) --> (459.00, 217.00)
[03/23 07:15:07    597s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.0, real=0:00:03.0, mem=2005.0MB) @(0:09:55 - 0:09:58).
[03/23 07:15:08    598s] 
[03/23 07:15:08    598s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:15:10    600s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:15:10    600s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:03.0, mem=2005.0MB) @(0:09:58 - 0:10:01).
[03/23 07:15:10    600s] Move report: Detail placement moves 57513 insts, mean move: 1.91 um, max move: 26.20 um
[03/23 07:15:10    600s] 	Max move on inst (FILLER__2_1099): (485.20, 217.00) --> (459.00, 217.00)
[03/23 07:15:10    600s] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2005.0MB
[03/23 07:15:10    600s] Statistics of distance of Instance movement in refine placement:
[03/23 07:15:10    600s]   maximum (X+Y) =        16.60 um
[03/23 07:15:10    600s]   inst (core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_reg_8_) with max move: (123.381, 189.383) -> (118.2, 200.8)
[03/23 07:15:10    600s]   mean    (X+Y) =         1.85 um
[03/23 07:15:10    600s] Total instances flipped for legalization: 3
[03/23 07:15:10    600s] Summary Report:
[03/23 07:15:10    600s] Instances move: 40865 (out of 40907 movable)
[03/23 07:15:10    600s] Instances flipped: 3
[03/23 07:15:10    600s] Mean displacement: 1.85 um
[03/23 07:15:10    600s] Max displacement: 16.60 um (Instance: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_reg_8_) (123.381, 189.383) -> (118.2, 200.8)
[03/23 07:15:10    600s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/23 07:15:10    600s] Total instances moved : 40865
[03/23 07:15:10    600s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.750, REAL:7.752, MEM:2005.0M
[03/23 07:15:10    600s] Total net bbox length = 5.357e+05 (2.643e+05 2.713e+05) (ext = 3.006e+04)
[03/23 07:15:10    600s] Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 2005.0MB
[03/23 07:15:10    600s] [CPU] RefinePlace/total (cpu=0:00:07.9, real=0:00:08.0, mem=2005.0MB) @(0:09:53 - 0:10:01).
[03/23 07:15:10    600s] *** Finished refinePlace (0:10:01 mem=2005.0M) ***
[03/23 07:15:10    600s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.2
[03/23 07:15:10    600s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.930, REAL:7.934, MEM:2005.0M
[03/23 07:15:10    600s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2005.0M
[03/23 07:15:10    600s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.150, REAL:0.151, MEM:2005.0M
[03/23 07:15:10    600s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.330, REAL:8.336, MEM:2005.0M
[03/23 07:15:10    600s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2005.0M
[03/23 07:15:10    600s] Starting Early Global Route congestion estimation: mem = 2005.0M
[03/23 07:15:10    600s] (I)       Started Loading and Dumping File ( Curr Mem: 2004.96 MB )
[03/23 07:15:10    600s] (I)       Reading DB...
[03/23 07:15:10    600s] (I)       Read data from FE... (mem=2005.0M)
[03/23 07:15:10    600s] (I)       Read nodes and places... (mem=2005.0M)
[03/23 07:15:10    600s] (I)       Done Read nodes and places (cpu=0.170s, mem=2005.0M)
[03/23 07:15:10    600s] (I)       Read nets... (mem=2005.0M)
[03/23 07:15:11    601s] (I)       Done Read nets (cpu=0.230s, mem=2005.0M)
[03/23 07:15:11    601s] (I)       Done Read data from FE (cpu=0.400s, mem=2005.0M)
[03/23 07:15:11    601s] (I)       before initializing RouteDB syMemory usage = 2005.0 MB
[03/23 07:15:11    601s] (I)       Honor MSV route constraint: false
[03/23 07:15:11    601s] (I)       Maximum routing layer  : 127
[03/23 07:15:11    601s] (I)       Minimum routing layer  : 2
[03/23 07:15:11    601s] (I)       Supply scale factor H  : 1.00
[03/23 07:15:11    601s] (I)       Supply scale factor V  : 1.00
[03/23 07:15:11    601s] (I)       Tracks used by clock wire: 0
[03/23 07:15:11    601s] (I)       Reverse direction      : 
[03/23 07:15:11    601s] (I)       Honor partition pin guides: true
[03/23 07:15:11    601s] (I)       Route selected nets only: false
[03/23 07:15:11    601s] (I)       Route secondary PG pins: false
[03/23 07:15:11    601s] (I)       Second PG max fanout   : 2147483647
[03/23 07:15:11    601s] (I)       Apply function for special wires: true
[03/23 07:15:11    601s] (I)       Layer by layer blockage reading: true
[03/23 07:15:11    601s] (I)       Offset calculation fix : true
[03/23 07:15:11    601s] (I)       Route stripe layer range: 
[03/23 07:15:11    601s] (I)       Honor partition fences : 
[03/23 07:15:11    601s] (I)       Honor partition pin    : 
[03/23 07:15:11    601s] (I)       Honor partition fences with feedthrough: 
[03/23 07:15:11    601s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:15:11    601s] (I)       Use row-based GCell size
[03/23 07:15:11    601s] (I)       Use row-based GCell align
[03/23 07:15:11    601s] (I)       GCell unit size   : 3600
[03/23 07:15:11    601s] (I)       GCell multiplier  : 1
[03/23 07:15:11    601s] (I)       GCell row height  : 3600
[03/23 07:15:11    601s] (I)       Actual row height : 3600
[03/23 07:15:11    601s] (I)       GCell align ref   : 20000 20000
[03/23 07:15:11    601s] [NR-eGR] Track table information for default rule: 
[03/23 07:15:11    601s] [NR-eGR] M1 has no routable track
[03/23 07:15:11    601s] [NR-eGR] M2 has single uniform track structure
[03/23 07:15:11    601s] [NR-eGR] M3 has single uniform track structure
[03/23 07:15:11    601s] [NR-eGR] M4 has single uniform track structure
[03/23 07:15:11    601s] [NR-eGR] M5 has single uniform track structure
[03/23 07:15:11    601s] [NR-eGR] M6 has single uniform track structure
[03/23 07:15:11    601s] [NR-eGR] M7 has single uniform track structure
[03/23 07:15:11    601s] [NR-eGR] M8 has single uniform track structure
[03/23 07:15:11    601s] (I)       ===========================================================================
[03/23 07:15:11    601s] (I)       == Report All Rule Vias ==
[03/23 07:15:11    601s] (I)       ===========================================================================
[03/23 07:15:11    601s] (I)        Via Rule : (Default)
[03/23 07:15:11    601s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:15:11    601s] (I)       ---------------------------------------------------------------------------
[03/23 07:15:11    601s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:15:11    601s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:15:11    601s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:15:11    601s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:15:11    601s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:15:11    601s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:15:11    601s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:15:11    601s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:15:11    601s] (I)       ===========================================================================
[03/23 07:15:11    601s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] [NR-eGR] Read 31460 PG shapes
[03/23 07:15:11    601s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:15:11    601s] [NR-eGR] #Instance Blockages : 0
[03/23 07:15:11    601s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:15:11    601s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:15:11    601s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:15:11    601s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:15:11    601s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:15:11    601s] (I)       readDataFromPlaceDB
[03/23 07:15:11    601s] (I)       Read net information..
[03/23 07:15:11    601s] [NR-eGR] Read numTotalNets=43210  numIgnoredNets=0
[03/23 07:15:11    601s] (I)       Read testcase time = 0.020 seconds
[03/23 07:15:11    601s] 
[03/23 07:15:11    601s] (I)       early_global_route_priority property id does not exist.
[03/23 07:15:11    601s] (I)       Start initializing grid graph
[03/23 07:15:11    601s] (I)       End initializing grid graph
[03/23 07:15:11    601s] (I)       Model blockages into capacity
[03/23 07:15:11    601s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:15:11    601s] (I)       Started Modeling ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 1 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 2 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 3 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 4 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 5 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 6 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 7 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Modeling Layer 8 ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:15:11    601s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       -- layer congestion ratio --
[03/23 07:15:11    601s] (I)       Layer 1 : 0.100000
[03/23 07:15:11    601s] (I)       Layer 2 : 0.700000
[03/23 07:15:11    601s] (I)       Layer 3 : 0.700000
[03/23 07:15:11    601s] (I)       Layer 4 : 0.700000
[03/23 07:15:11    601s] (I)       Layer 5 : 0.700000
[03/23 07:15:11    601s] (I)       Layer 6 : 0.700000
[03/23 07:15:11    601s] (I)       Layer 7 : 0.700000
[03/23 07:15:11    601s] (I)       Layer 8 : 0.700000
[03/23 07:15:11    601s] (I)       ----------------------------
[03/23 07:15:11    601s] (I)       Number of ignored nets = 0
[03/23 07:15:11    601s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:15:11    601s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:15:11    601s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:15:11    601s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:15:11    601s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:15:11    601s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:15:11    601s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:15:11    601s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:15:11    601s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:15:11    601s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:15:11    601s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2005.0 MB
[03/23 07:15:11    601s] (I)       Ndr track 0 does not exist
[03/23 07:15:11    601s] (I)       Ndr track 0 does not exist
[03/23 07:15:11    601s] (I)       Layer1  viaCost=300.00
[03/23 07:15:11    601s] (I)       Layer2  viaCost=100.00
[03/23 07:15:11    601s] (I)       Layer3  viaCost=100.00
[03/23 07:15:11    601s] (I)       Layer4  viaCost=100.00
[03/23 07:15:11    601s] (I)       Layer5  viaCost=100.00
[03/23 07:15:11    601s] (I)       Layer6  viaCost=200.00
[03/23 07:15:11    601s] (I)       Layer7  viaCost=100.00
[03/23 07:15:11    601s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:15:11    601s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:15:11    601s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:15:11    601s] (I)       Site width          :   400  (dbu)
[03/23 07:15:11    601s] (I)       Row height          :  3600  (dbu)
[03/23 07:15:11    601s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:15:11    601s] (I)       GCell width         :  3600  (dbu)
[03/23 07:15:11    601s] (I)       GCell height        :  3600  (dbu)
[03/23 07:15:11    601s] (I)       Grid                :   315   314     8
[03/23 07:15:11    601s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:15:11    601s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 07:15:11    601s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 07:15:11    601s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:15:11    601s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:15:11    601s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:15:11    601s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:15:11    601s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:15:11    601s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 07:15:11    601s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:15:11    601s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:15:11    601s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:15:11    601s] (I)       --------------------------------------------------------
[03/23 07:15:11    601s] 
[03/23 07:15:11    601s] [NR-eGR] ============ Routing rule table ============
[03/23 07:15:11    601s] [NR-eGR] Rule id: 0  Nets: 680 
[03/23 07:15:11    601s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:15:11    601s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:15:11    601s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:15:11    601s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:15:11    601s] [NR-eGR] Rule id: 1  Nets: 42530 
[03/23 07:15:11    601s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:15:11    601s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:15:11    601s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:15:11    601s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:15:11    601s] [NR-eGR] ========================================
[03/23 07:15:11    601s] [NR-eGR] 
[03/23 07:15:11    601s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer2 : = 159248 / 891760 (17.86%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer3 : = 42656 / 890190 (4.79%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer4 : = 180670 / 891760 (20.26%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer5 : = 0 / 890190 (0.00%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer6 : = 0 / 891760 (0.00%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer7 : = 0 / 222705 (0.00%)
[03/23 07:15:11    601s] (I)       blocked tracks on layer8 : = 0 / 222940 (0.00%)
[03/23 07:15:11    601s] (I)       After initializing earlyGlobalRoute syMemory usage = 2005.0 MB
[03/23 07:15:11    601s] (I)       Finished Loading and Dumping File ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Global Routing ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       ============= Initialization =============
[03/23 07:15:11    601s] (I)       totalPins=135327  totalGlobalPin=126964 (93.82%)
[03/23 07:15:11    601s] (I)       Started Build MST ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Generate topology with single threads
[03/23 07:15:11    601s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       total 2D Cap : 445645 = (222705 H, 222940 V)
[03/23 07:15:11    601s] [NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[03/23 07:15:11    601s] (I)       ============  Phase 1a Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1a ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:15:11    601s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 3834 = (1099 H, 2735 V) = (0.49% H, 1.23% V) = (1.978e+03um H, 4.923e+03um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1b Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1b ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 3843 = (1099 H, 2744 V) = (0.49% H, 1.23% V) = (1.978e+03um H, 4.939e+03um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.917400e+03um
[03/23 07:15:11    601s] (I)       ============  Phase 1c Route ============
[03/23 07:15:11    601s] (I)       Usage: 3843 = (1099 H, 2744 V) = (0.49% H, 1.23% V) = (1.978e+03um H, 4.939e+03um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1d Route ============
[03/23 07:15:11    601s] (I)       Usage: 3843 = (1099 H, 2744 V) = (0.49% H, 1.23% V) = (1.978e+03um H, 4.939e+03um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1e Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1e ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 3843 = (1099 H, 2744 V) = (0.49% H, 1.23% V) = (1.978e+03um H, 4.939e+03um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.917400e+03um
[03/23 07:15:11    601s] [NR-eGR] 
[03/23 07:15:11    601s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Running layer assignment with 1 threads
[03/23 07:15:11    601s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Build MST ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Generate topology with single threads
[03/23 07:15:11    601s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       total 2D Cap : 1562934 = (851495 H, 711439 V)
[03/23 07:15:11    601s] [NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[03/23 07:15:11    601s] (I)       ============  Phase 1a Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1a ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 113
[03/23 07:15:11    601s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 38823 = (19894 H, 18929 V) = (2.34% H, 2.66% V) = (3.581e+04um H, 3.407e+04um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1b Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1b ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 38844 = (19909 H, 18935 V) = (2.34% H, 2.66% V) = (3.584e+04um H, 3.408e+04um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.88% V. EstWL: 6.991920e+04um
[03/23 07:15:11    601s] (I)       ============  Phase 1c Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1c ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Level2 Grid: 63 x 63
[03/23 07:15:11    601s] (I)       Started Two Level Routing ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 38844 = (19909 H, 18935 V) = (2.34% H, 2.66% V) = (3.584e+04um H, 3.408e+04um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1d Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1d ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 38842 = (19909 H, 18933 V) = (2.34% H, 2.66% V) = (3.584e+04um H, 3.408e+04um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1e Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1e ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 38842 = (19909 H, 18933 V) = (2.34% H, 2.66% V) = (3.584e+04um H, 3.408e+04um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.86% V. EstWL: 6.991560e+04um
[03/23 07:15:11    601s] [NR-eGR] 
[03/23 07:15:11    601s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Running layer assignment with 1 threads
[03/23 07:15:11    601s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Build MST ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Generate topology with single threads
[03/23 07:15:11    601s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       total 2D Cap : 4595316 = (1964390 H, 2630926 V)
[03/23 07:15:11    601s] [NR-eGR] Layer group 3: route 42563 net(s) in layer range [2, 8]
[03/23 07:15:11    601s] (I)       ============  Phase 1a Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1a ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:15:11    601s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 340925 = (167790 H, 173135 V) = (8.54% H, 6.58% V) = (3.020e+05um H, 3.116e+05um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1b Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1b ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 340930 = (167794 H, 173136 V) = (8.54% H, 6.58% V) = (3.020e+05um H, 3.116e+05um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 6.136740e+05um
[03/23 07:15:11    601s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/23 07:15:11    601s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 07:15:11    601s] (I)       ============  Phase 1c Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1c ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Level2 Grid: 63 x 63
[03/23 07:15:11    601s] (I)       Started Two Level Routing ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:11    601s] (I)       Usage: 340930 = (167794 H, 173136 V) = (8.54% H, 6.58% V) = (3.020e+05um H, 3.116e+05um V)
[03/23 07:15:11    601s] (I)       
[03/23 07:15:11    601s] (I)       ============  Phase 1d Route ============
[03/23 07:15:11    601s] (I)       Started Phase 1d ( Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Finished Phase 1d ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Usage: 340937 = (167801 H, 173136 V) = (8.54% H, 6.58% V) = (3.020e+05um H, 3.116e+05um V)
[03/23 07:15:12    602s] (I)       
[03/23 07:15:12    602s] (I)       ============  Phase 1e Route ============
[03/23 07:15:12    602s] (I)       Started Phase 1e ( Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Usage: 340937 = (167801 H, 173136 V) = (8.54% H, 6.58% V) = (3.020e+05um H, 3.116e+05um V)
[03/23 07:15:12    602s] (I)       
[03/23 07:15:12    602s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.136866e+05um
[03/23 07:15:12    602s] [NR-eGR] 
[03/23 07:15:12    602s] (I)       Current Phase 1l[Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Running layer assignment with 1 threads
[03/23 07:15:12    602s] (I)       Finished Phase 1l ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       ============  Phase 1l Route ============
[03/23 07:15:12    602s] (I)       
[03/23 07:15:12    602s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 07:15:12    602s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 07:15:12    602s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 07:15:12    602s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/23 07:15:12    602s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:15:12    602s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:15:12    602s] [NR-eGR]      M2  (2)       248( 0.26%)        47( 0.05%)         4( 0.00%)   ( 0.31%) 
[03/23 07:15:12    602s] [NR-eGR]      M3  (3)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 07:15:12    602s] [NR-eGR]      M4  (4)       479( 0.53%)        54( 0.06%)         4( 0.00%)   ( 0.59%) 
[03/23 07:15:12    602s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:15:12    602s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:15:12    602s] [NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:15:12    602s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:15:12    602s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:15:12    602s] [NR-eGR] Total              754( 0.11%)       101( 0.01%)         8( 0.00%)   ( 0.13%) 
[03/23 07:15:12    602s] [NR-eGR] 
[03/23 07:15:12    602s] (I)       Finished Global Routing ( CPU: 1.16 sec, Real: 1.16 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       total 2D Cap : 4615571 = (1969360 H, 2646211 V)
[03/23 07:15:12    602s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:15:12    602s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 07:15:12    602s] Early Global Route congestion estimation runtime: 1.83 seconds, mem = 2005.0M
[03/23 07:15:12    602s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.840, REAL:1.833, MEM:2005.0M
[03/23 07:15:12    602s] OPERPROF: Starting HotSpotCal at level 1, MEM:2005.0M
[03/23 07:15:12    602s] [hotspot] +------------+---------------+---------------+
[03/23 07:15:12    602s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 07:15:12    602s] [hotspot] +------------+---------------+---------------+
[03/23 07:15:12    602s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 07:15:12    602s] [hotspot] +------------+---------------+---------------+
[03/23 07:15:12    602s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 07:15:12    602s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 07:15:12    602s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.023, MEM:2005.0M
[03/23 07:15:12    602s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2005.0M
[03/23 07:15:12    602s] Starting Early Global Route wiring: mem = 2005.0M
[03/23 07:15:12    602s] (I)       ============= track Assignment ============
[03/23 07:15:12    602s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Started Greedy Track Assignment ( Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/23 07:15:12    602s] (I)       Running track assignment with 1 threads
[03/23 07:15:12    602s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:12    602s] (I)       Run Multi-thread track assignment
[03/23 07:15:13    603s] (I)       Finished Greedy Track Assignment ( CPU: 0.77 sec, Real: 0.72 sec, Curr Mem: 2004.96 MB )
[03/23 07:15:13    604s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:15:13    604s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135022
[03/23 07:15:13    604s] [NR-eGR]     M2  (2V) length: 2.139588e+05um, number of vias: 184816
[03/23 07:15:13    604s] [NR-eGR]     M3  (3H) length: 2.576991e+05um, number of vias: 26454
[03/23 07:15:13    604s] [NR-eGR]     M4  (4V) length: 9.049346e+04um, number of vias: 4835
[03/23 07:15:13    604s] [NR-eGR]     M5  (5H) length: 5.185550e+04um, number of vias: 1779
[03/23 07:15:13    604s] [NR-eGR]     M6  (6V) length: 1.887364e+04um, number of vias: 539
[03/23 07:15:13    604s] [NR-eGR]     M7  (7H) length: 2.195500e+03um, number of vias: 701
[03/23 07:15:13    604s] [NR-eGR]     M8  (8V) length: 5.070400e+03um, number of vias: 0
[03/23 07:15:13    604s] [NR-eGR] Total length: 6.401463e+05um, number of vias: 354146
[03/23 07:15:13    604s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:15:13    604s] [NR-eGR] Total eGR-routed clock nets wire length: 6.561020e+04um 
[03/23 07:15:13    604s] [NR-eGR] --------------------------------------------------------------------------
[03/23 07:15:14    604s] Early Global Route wiring runtime: 1.43 seconds, mem = 1948.0M
[03/23 07:15:14    604s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.490, REAL:1.428, MEM:1948.0M
[03/23 07:15:14    604s] 0 delay mode for cte disabled.
[03/23 07:15:14    604s] SKP cleared!
[03/23 07:15:14    604s] 
[03/23 07:15:14    604s] *** Finished incrementalPlace (cpu=0:02:46, real=0:02:46)***
[03/23 07:15:14    604s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1948.0M
[03/23 07:15:14    604s] All LLGs are deleted
[03/23 07:15:14    604s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1948.0M
[03/23 07:15:14    604s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.040, REAL:0.045, MEM:1944.7M
[03/23 07:15:14    604s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.045, MEM:1944.7M
[03/23 07:15:14    604s] Start to check current routing status for nets...
[03/23 07:15:14    604s] All nets are already routed correctly.
[03/23 07:15:14    604s] End to check current routing status for nets (mem=1944.7M)
[03/23 07:15:14    604s] Extraction called for design 'dualcore' of instances=75944 and nets=43328 using extraction engine 'preRoute' .
[03/23 07:15:14    604s] PreRoute RC Extraction called for design dualcore.
[03/23 07:15:14    604s] RC Extraction called in multi-corner(2) mode.
[03/23 07:15:14    604s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/23 07:15:14    604s] RCMode: PreRoute
[03/23 07:15:14    604s]       RC Corner Indexes            0       1   
[03/23 07:15:14    604s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/23 07:15:14    604s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/23 07:15:14    604s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/23 07:15:14    604s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/23 07:15:14    604s] Shrink Factor                : 1.00000
[03/23 07:15:14    604s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 07:15:14    604s] Using capacitance table file ...
[03/23 07:15:14    604s] LayerId::1 widthSet size::4
[03/23 07:15:14    604s] LayerId::2 widthSet size::4
[03/23 07:15:14    604s] LayerId::3 widthSet size::4
[03/23 07:15:14    604s] LayerId::4 widthSet size::4
[03/23 07:15:14    604s] LayerId::5 widthSet size::4
[03/23 07:15:14    604s] LayerId::6 widthSet size::4
[03/23 07:15:14    604s] LayerId::7 widthSet size::4
[03/23 07:15:14    604s] LayerId::8 widthSet size::4
[03/23 07:15:14    604s] Updating RC grid for preRoute extraction ...
[03/23 07:15:14    604s] Initializing multi-corner capacitance tables ... 
[03/23 07:15:15    605s] Initializing multi-corner resistance tables ...
[03/23 07:15:15    605s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.234427 ; uaWl: 0.986931 ; uaWlH: 0.230455 ; aWlH: 0.012854 ; Pmax: 0.828200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/23 07:15:15    605s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1944.699M)
[03/23 07:15:16    606s] Compute RC Scale Done ...
[03/23 07:15:16    606s] **optDesign ... cpu = 0:09:30, real = 0:09:30, mem = 1413.8M, totSessionCpu=0:10:07 **
[03/23 07:15:16    606s] #################################################################################
[03/23 07:15:16    606s] # Design Stage: PreRoute
[03/23 07:15:16    606s] # Design Name: dualcore
[03/23 07:15:16    606s] # Design Mode: 65nm
[03/23 07:15:16    606s] # Analysis Mode: MMMC OCV 
[03/23 07:15:16    606s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:15:16    606s] # Signoff Settings: SI Off 
[03/23 07:15:16    606s] #################################################################################
[03/23 07:15:18    608s] Calculate early delays in OCV mode...
[03/23 07:15:18    608s] Calculate late delays in OCV mode...
[03/23 07:15:18    608s] Topological Sorting (REAL = 0:00:00.0, MEM = 1849.6M, InitMEM = 1843.2M)
[03/23 07:15:18    608s] Start delay calculation (fullDC) (1 T). (MEM=1849.55)
[03/23 07:15:18    608s] End AAE Lib Interpolated Model. (MEM=1869.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 07:15:25    615s] Total number of fetched objects 43584
[03/23 07:15:26    616s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/23 07:15:26    616s] End delay calculation. (MEM=1916.97 CPU=0:00:06.0 REAL=0:00:06.0)
[03/23 07:15:26    616s] End delay calculation (fullDC). (MEM=1916.97 CPU=0:00:07.9 REAL=0:00:08.0)
[03/23 07:15:26    616s] *** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 1917.0M) ***
[03/23 07:15:27    617s] skipped the cell partition in DRV
[03/23 07:15:29    619s] *** Timing NOT met, worst failing slack is -2.402
[03/23 07:15:29    619s] *** Check timing (0:00:00.0)
[03/23 07:15:29    619s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:15:29    619s] optDesignOneStep: Power Flow
[03/23 07:15:29    619s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:15:29    619s] Deleting Lib Analyzer.
[03/23 07:15:29    619s] Begin: GigaOpt Optimization in WNS mode
[03/23 07:15:29    619s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/23 07:15:29    620s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:15:29    620s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:20.1/0:11:15.6 (0.9), mem = 1917.0M
[03/23 07:15:29    620s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.7
[03/23 07:15:30    620s] (I,S,L,T): WC_VIEW: 49.1991, 31.9364, 2.06148, 83.197
[03/23 07:15:30    620s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:15:30    620s] ### Creating PhyDesignMc. totSessionCpu=0:10:21 mem=1917.0M
[03/23 07:15:30    620s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 07:15:30    620s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.0M
[03/23 07:15:30    620s] z: 2, totalTracks: 1
[03/23 07:15:30    620s] z: 4, totalTracks: 1
[03/23 07:15:30    620s] z: 6, totalTracks: 1
[03/23 07:15:30    620s] z: 8, totalTracks: 1
[03/23 07:15:30    620s] #spOpts: N=65 minPadR=1.1 
[03/23 07:15:30    620s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.0M
[03/23 07:15:30    620s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1917.0M
[03/23 07:15:30    620s] Core basic site is core
[03/23 07:15:30    620s] SiteArray: non-trimmed site array dimensions = 303 x 2740
[03/23 07:15:30    620s] SiteArray: use 3,416,064 bytes
[03/23 07:15:30    620s] SiteArray: current memory after site array memory allocation 1920.2M
[03/23 07:15:30    620s] SiteArray: FP blocked sites are writable
[03/23 07:15:30    620s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 07:15:30    620s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1920.2M
[03/23 07:15:30    620s] Process 19192 wires and vias for routing blockage and capacity analysis
[03/23 07:15:30    620s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.033, MEM:1920.2M
[03/23 07:15:30    620s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.135, MEM:1920.2M
[03/23 07:15:30    620s] OPERPROF:     Starting CMU at level 3, MEM:1920.2M
[03/23 07:15:30    620s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1920.2M
[03/23 07:15:30    620s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.164, MEM:1920.2M
[03/23 07:15:30    620s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1920.2MB).
[03/23 07:15:30    620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.254, MEM:1920.2M
[03/23 07:15:31    621s] TotalInstCnt at PhyDesignMc Initialization: 41,292
[03/23 07:15:31    621s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:21 mem=1920.2M
[03/23 07:15:31    621s] ### Creating RouteCongInterface, started
[03/23 07:15:31    621s] 
[03/23 07:15:31    621s] Creating Lib Analyzer ...
[03/23 07:15:31    621s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:15:31    621s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:15:31    621s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:15:31    621s] 
[03/23 07:15:32    622s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:22 mem=1920.2M
[03/23 07:15:32    622s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:22 mem=1920.2M
[03/23 07:15:32    622s] Creating Lib Analyzer, finished. 
[03/23 07:15:32    622s] 
[03/23 07:15:32    622s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/23 07:15:32    622s] 
[03/23 07:15:32    622s] #optDebug: {0, 1.200}
[03/23 07:15:32    622s] ### Creating RouteCongInterface, finished
[03/23 07:15:32    622s] ### Creating LA Mngr. totSessionCpu=0:10:22 mem=1920.2M
[03/23 07:15:32    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:22 mem=1920.2M
[03/23 07:15:38    629s] *info: 609 clock nets excluded
[03/23 07:15:38    629s] *info: 2 special nets excluded.
[03/23 07:15:38    629s] *info: 118 no-driver nets excluded.
[03/23 07:15:40    631s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.19784.2
[03/23 07:15:40    631s] PathGroup :  reg2cgate  TargetSlack : 0.0145 
[03/23 07:15:40    631s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/23 07:15:41    631s] ** GigaOpt Optimizer WNS Slack -2.402 TNS Slack -110.295 Density 96.46
[03/23 07:15:41    631s] Optimizer WNS Pass 0
[03/23 07:15:41    631s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.275| -33.316|
|reg2cgate |-0.009|  -0.009|
|reg2reg   |-2.402| -76.970|
|HEPG      |-2.402| -76.979|
|All Paths |-2.402|-110.295|
+----------+------+--------+

[03/23 07:15:41    631s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1939.3M
[03/23 07:15:41    631s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1939.3M
[03/23 07:15:41    631s] Active Path Group: reg2cgate reg2reg  
[03/23 07:15:41    631s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:15:41    631s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:15:41    631s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:15:41    631s] |  -2.402|   -2.402| -76.979| -110.295|    96.46%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:00    651s] |  -2.343|   -2.343| -75.858| -109.175|    96.43%|   0:00:19.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:01    652s] |  -2.340|   -2.340| -75.752| -109.068|    96.43%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:04    654s] |  -2.340|   -2.340| -75.700| -109.016|    96.42%|   0:00:03.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:04    654s] |  -2.337|   -2.337| -75.666| -108.982|    96.42%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:05    655s] |  -2.337|   -2.337| -75.657| -108.973|    96.42%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:05    655s] |  -2.327|   -2.327| -75.500| -108.817|    96.42%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:07    657s] |  -2.324|   -2.324| -75.395| -108.712|    96.42%|   0:00:02.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:16:08    658s] |  -2.319|   -2.319| -75.251| -108.567|    96.42%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:09    659s] |  -2.319|   -2.319| -75.192| -108.508|    96.42%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:09    659s] |  -2.318|   -2.318| -75.075| -108.392|    96.41%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:09    659s] |  -2.310|   -2.310| -74.978| -108.295|    96.41%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:10    661s] |  -2.310|   -2.310| -74.957| -108.273|    96.41%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:11    661s] |  -2.309|   -2.309| -74.852| -108.169|    96.41%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:11    662s] |  -2.301|   -2.301| -74.656| -107.973|    96.41%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:12    662s] |  -2.301|   -2.301| -74.648| -107.965|    96.40%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:12    663s] |  -2.298|   -2.298| -74.537| -107.854|    96.40%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:16:13    663s] |  -2.298|   -2.298| -74.526| -107.842|    96.40%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:16:13    663s] |  -2.291|   -2.291| -74.387| -107.704|    96.40%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:15    665s] |  -2.289|   -2.289| -74.241| -107.558|    96.39%|   0:00:02.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:22    672s] |  -2.281|   -2.281| -74.099| -107.415|    96.39%|   0:00:07.0| 1993.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:23    674s] |  -2.281|   -2.281| -74.079| -107.395|    96.39%|   0:00:01.0| 1993.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:27    677s] |  -2.277|   -2.277| -73.958| -107.274|    96.39%|   0:00:04.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:16:27    677s] |  -2.277|   -2.277| -73.942| -107.258|    96.39%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:16:29    679s] |  -2.275|   -2.275| -73.789| -107.106|    96.39%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:30    680s] |  -2.273|   -2.273| -73.700| -107.016|    96.39%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:16:31    681s] |  -2.270|   -2.270| -73.660| -106.976|    96.39%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:35    686s] |  -2.269|   -2.269| -73.580| -106.896|    96.39%|   0:00:04.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:16:36    687s] |  -2.266|   -2.266| -73.541| -106.857|    96.39%|   0:00:01.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:16:38    688s] |  -2.264|   -2.264| -73.459| -106.776|    96.39%|   0:00:02.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:40    691s] |  -2.262|   -2.262| -73.462| -106.778|    96.38%|   0:00:02.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:45    695s] |  -2.261|   -2.261| -73.442| -106.759|    96.38%|   0:00:05.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:45    696s] |  -2.261|   -2.261| -73.431| -106.748|    96.38%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:16:50    701s] |  -2.260|   -2.260| -73.355| -106.672|    96.38%|   0:00:05.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:16:54    704s] |  -2.259|   -2.259| -73.306| -106.622|    96.38%|   0:00:04.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:54    704s] |  -2.256|   -2.256| -73.300| -106.617|    96.38%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:16:54    704s] |  -2.256|   -2.256| -73.293| -106.610|    96.38%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:17:08    718s] |  -2.257|   -2.257| -73.280| -106.596|    96.34%|   0:00:14.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:17:12    722s] |  -2.256|   -2.256| -73.229| -106.545|    96.34%|   0:00:04.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:17:13    723s] |  -2.254|   -2.254| -73.211| -106.528|    96.34%|   0:00:01.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:17:23    733s] |  -2.254|   -2.254| -73.104| -106.420|    96.34%|   0:00:10.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:17:25    735s] |  -2.254|   -2.254| -73.102| -106.418|    96.34%|   0:00:02.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:17:26    736s] |  -2.254|   -2.254| -73.102| -106.418|    96.34%|   0:00:01.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:17:26    736s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:17:26    736s] 
[03/23 07:17:26    736s] *** Finish Core Optimize Step (cpu=0:01:45 real=0:01:45 mem=1958.5M) ***
[03/23 07:17:26    736s] Active Path Group: default 
[03/23 07:17:26    736s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:17:26    736s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:17:26    736s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:17:26    736s] |  -0.275|   -2.254| -33.316| -106.418|    96.34%|   0:00:00.0| 1958.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:17:30    740s] |  -0.225|   -2.254| -32.904| -106.005|    96.34%|   0:00:04.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:17:31    741s] |  -0.224|   -2.254| -32.842| -105.944|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
[03/23 07:17:32    742s] |  -0.224|   -2.254| -32.553| -105.655|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
[03/23 07:17:32    742s] |  -0.224|   -2.254| -32.399| -105.501|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
[03/23 07:17:32    743s] |  -0.216|   -2.254| -31.485| -104.587|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_32_/D           |
[03/23 07:17:33    743s] |  -0.210|   -2.254| -31.181| -104.283|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
[03/23 07:17:34    744s] |  -0.207|   -2.254| -29.833| -102.934|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_57_/D           |
[03/23 07:17:34    744s] |  -0.200|   -2.254| -29.357| -102.458|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_53_/D           |
[03/23 07:17:34    745s] |  -0.194|   -2.254| -29.393| -102.495|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_1_/D            |
[03/23 07:17:35    745s] |  -0.190|   -2.254| -29.270| -102.371|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_24_/D           |
[03/23 07:17:35    746s] |  -0.184|   -2.254| -28.645| -101.746|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
[03/23 07:17:36    746s] |  -0.178|   -2.254| -27.000| -100.102|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
[03/23 07:17:37    747s] |  -0.177|   -2.254| -26.354|  -99.455|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
[03/23 07:17:37    747s] |  -0.172|   -2.254| -25.670|  -98.772|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:17:37    747s] |  -0.168|   -2.254| -25.525|  -98.627|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_10_/D           |
[03/23 07:17:37    748s] |  -0.165|   -2.254| -25.009|  -98.111|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:17:38    748s] |  -0.158|   -2.254| -24.390|  -97.492|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_54_/D           |
[03/23 07:17:39    749s] |  -0.156|   -2.254| -23.880|  -96.981|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
[03/23 07:17:39    749s] |  -0.154|   -2.254| -23.254|  -96.356|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_59_/D           |
[03/23 07:17:39    749s] |  -0.148|   -2.254| -23.152|  -96.254|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_57_/D           |
[03/23 07:17:40    750s] |  -0.146|   -2.254| -23.076|  -96.178|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_7_/D            |
[03/23 07:17:41    751s] |  -0.144|   -2.254| -22.823|  -95.924|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
[03/23 07:17:41    751s] |  -0.143|   -2.254| -21.300|  -94.402|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_10_/D           |
[03/23 07:17:42    753s] |  -0.140|   -2.254| -20.952|  -94.054|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
[03/23 07:17:42    753s] |  -0.138|   -2.254| -20.858|  -93.959|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_46_/D           |
[03/23 07:17:43    753s] |  -0.137|   -2.254| -20.310|  -93.411|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
[03/23 07:17:43    753s] |  -0.135|   -2.254| -20.247|  -93.349|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_81_/D           |
[03/23 07:17:43    754s] |  -0.132|   -2.254| -20.199|  -93.301|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_72_/D           |
[03/23 07:17:44    754s] |  -0.130|   -2.254| -20.143|  -93.244|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
[03/23 07:17:44    755s] |  -0.129|   -2.254| -20.061|  -93.163|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
[03/23 07:17:45    755s] |  -0.129|   -2.254| -19.887|  -92.988|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
[03/23 07:17:45    756s] |  -0.128|   -2.254| -19.808|  -92.909|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_70_/D           |
[03/23 07:17:45    756s] |  -0.127|   -2.254| -19.785|  -92.887|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_8_/D            |
[03/23 07:17:46    756s] |  -0.126|   -2.254| -19.706|  -92.808|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_57_/D           |
[03/23 07:17:46    756s] |  -0.125|   -2.254| -19.657|  -92.758|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:47    757s] |  -0.125|   -2.254| -19.484|  -92.585|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:47    757s] |  -0.125|   -2.254| -19.473|  -92.575|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:47    758s] |  -0.125|   -2.254| -19.462|  -92.563|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:47    758s] |  -0.125|   -2.254| -19.456|  -92.558|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:49    760s] |  -0.125|   -2.254| -19.313|  -92.414|    96.34%|   0:00:02.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:50    760s] |  -0.125|   -2.254| -19.301|  -92.402|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:50    760s] |  -0.125|   -2.254| -19.295|  -92.397|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:50    761s] |  -0.125|   -2.254| -19.287|  -92.389|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:51    761s] |  -0.125|   -2.254| -19.282|  -92.383|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:51    761s] |  -0.125|   -2.254| -19.282|  -92.383|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:17:51    761s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:17:51    761s] 
[03/23 07:17:51    761s] *** Finish Core Optimize Step (cpu=0:00:24.7 real=0:00:25.0 mem=1996.7M) ***
[03/23 07:17:51    761s] 
[03/23 07:17:51    761s] *** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=1996.7M) ***
[03/23 07:17:51    761s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.125|-19.282|
|reg2cgate |-0.009| -0.009|
|reg2reg   |-2.254|-73.093|
|HEPG      |-2.254|-73.102|
|All Paths |-2.254|-92.383|
+----------+------+-------+

[03/23 07:17:51    761s] ** GigaOpt Optimizer WNS Slack -2.254 TNS Slack -92.383 Density 96.34
[03/23 07:17:51    761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.19784.2
[03/23 07:17:51    761s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.110, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF:       Starting CMU at level 4, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.142, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.223, MEM:1996.7M
[03/23 07:17:51    761s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.223, MEM:1996.7M
[03/23 07:17:51    761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.3
[03/23 07:17:51    761s] OPERPROF: Starting RefinePlace at level 1, MEM:1996.7M
[03/23 07:17:51    761s] *** Starting refinePlace (0:12:42 mem=1996.7M) ***
[03/23 07:17:51    761s] Total net bbox length = 5.365e+05 (2.651e+05 2.714e+05) (ext = 3.006e+04)
[03/23 07:17:51    762s] Info: 39 insts are soft-fixed.
[03/23 07:17:51    762s] 
[03/23 07:17:51    762s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:17:51    762s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:17:51    762s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:17:51    762s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:17:51    762s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1996.7M
[03/23 07:17:51    762s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1996.7M
[03/23 07:17:51    762s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.038, MEM:1996.7M
[03/23 07:17:51    762s] default core: bins with density > 0.750 = 100.00 % ( 961 / 961 )
[03/23 07:17:51    762s] Density distribution unevenness ratio = 1.825%
[03/23 07:17:51    762s] RPlace IncrNP Skipped
[03/23 07:17:51    762s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1996.7MB) @(0:12:42 - 0:12:42).
[03/23 07:17:51    762s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.049, MEM:1996.7M
[03/23 07:17:51    762s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:17:51    762s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1996.7MB
[03/23 07:17:51    762s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1996.7M
[03/23 07:17:51    762s] Starting refinePlace ...
[03/23 07:17:52    762s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 07:17:52    762s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1964.7MB) @(0:12:42 - 0:12:43).
[03/23 07:17:52    762s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:17:52    762s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:17:52    762s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1964.7MB
[03/23 07:17:52    762s] Statistics of distance of Instance movement in refine placement:
[03/23 07:17:52    762s]   maximum (X+Y) =         0.00 um
[03/23 07:17:52    762s]   mean    (X+Y) =         0.00 um
[03/23 07:17:52    762s] Summary Report:
[03/23 07:17:52    762s] Instances move: 0 (out of 40881 movable)
[03/23 07:17:52    762s] Instances flipped: 0
[03/23 07:17:52    762s] Mean displacement: 0.00 um
[03/23 07:17:52    762s] Max displacement: 0.00 um 
[03/23 07:17:52    762s] Total instances moved : 0
[03/23 07:17:52    762s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.390, MEM:1964.7M
[03/23 07:17:52    762s] Total net bbox length = 5.365e+05 (2.651e+05 2.714e+05) (ext = 3.006e+04)
[03/23 07:17:52    762s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1964.7MB
[03/23 07:17:52    762s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1964.7MB) @(0:12:42 - 0:12:43).
[03/23 07:17:52    762s] *** Finished refinePlace (0:12:43 mem=1964.7M) ***
[03/23 07:17:52    762s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.3
[03/23 07:17:52    762s] OPERPROF: Finished RefinePlace at level 1, CPU:0.620, REAL:0.625, MEM:1964.7M
[03/23 07:17:52    762s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1964.7M
[03/23 07:17:52    762s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.092, MEM:1964.7M
[03/23 07:17:52    762s] Finished re-routing un-routed nets (0:00:00.0 1964.7M)
[03/23 07:17:52    762s] 
[03/23 07:17:52    762s] OPERPROF: Starting DPlace-Init at level 1, MEM:1964.7M
[03/23 07:17:52    762s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1964.7M
[03/23 07:17:52    763s] OPERPROF:     Starting CMU at level 3, MEM:1964.7M
[03/23 07:17:52    763s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:1964.7M
[03/23 07:17:52    763s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:1964.7M
[03/23 07:17:52    763s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.201, MEM:1964.7M
[03/23 07:17:53    763s] 
[03/23 07:17:53    763s] Density : 0.9634
[03/23 07:17:53    763s] Max route overflow : 0.0000
[03/23 07:17:53    763s] 
[03/23 07:17:53    763s] 
[03/23 07:17:53    763s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=1964.7M) ***
[03/23 07:17:53    763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.19784.2
[03/23 07:17:53    763s] ** GigaOpt Optimizer WNS Slack -2.254 TNS Slack -92.383 Density 96.34
[03/23 07:17:53    763s] Optimizer WNS Pass 1
[03/23 07:17:53    763s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.125|-19.282|
|reg2cgate |-0.009| -0.009|
|reg2reg   |-2.254|-73.093|
|HEPG      |-2.254|-73.102|
|All Paths |-2.254|-92.383|
+----------+------+-------+

[03/23 07:17:53    763s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1964.7M
[03/23 07:17:53    763s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.020, REAL:0.002, MEM:1964.7M
[03/23 07:17:53    764s] Active Path Group: reg2cgate reg2reg  
[03/23 07:17:53    764s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:17:53    764s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:17:53    764s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:17:53    764s] |  -2.254|   -2.254| -73.102|  -92.383|    96.34%|   0:00:00.0| 1964.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:18:15    785s] |  -2.253|   -2.253| -72.952|  -92.234|    96.33%|   0:00:22.0| 1983.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:18:16    786s] |  -2.253|   -2.253| -72.949|  -92.231|    96.33%|   0:00:01.0| 1983.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:18:17    787s] |  -2.250|   -2.250| -72.901|  -92.183|    96.33%|   0:00:01.0| 1983.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:18:18    788s] |  -2.250|   -2.250| -72.870|  -92.151|    96.33%|   0:00:01.0| 2002.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:18:18    789s] |  -2.245|   -2.245| -72.805|  -92.087|    96.33%|   0:00:00.0| 2002.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:18:35    805s] |  -2.245|   -2.245| -72.802|  -92.084|    96.33%|   0:00:17.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:18:41    811s] |  -2.245|   -2.245| -72.730|  -92.012|    96.33%|   0:00:06.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:18:43    813s] |  -2.245|   -2.245| -72.730|  -92.011|    96.33%|   0:00:02.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:19:05    835s] |  -2.244|   -2.244| -72.661|  -91.942|    96.31%|   0:00:22.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:19:08    839s] |  -2.244|   -2.244| -72.654|  -91.935|    96.31%|   0:00:03.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:19:10    840s] |  -2.244|   -2.244| -72.652|  -91.933|    96.31%|   0:00:02.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:19:10    840s] |  -2.244|   -2.244| -72.652|  -91.933|    96.31%|   0:00:00.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:19:10    840s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:19:10    840s] 
[03/23 07:19:10    840s] *** Finish Core Optimize Step (cpu=0:01:17 real=0:01:17 mem=1983.9M) ***
[03/23 07:19:10    840s] Active Path Group: default 
[03/23 07:19:10    841s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:19:10    841s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:19:10    841s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:19:10    841s] |  -0.125|   -2.244| -19.282|  -91.933|    96.31%|   0:00:00.0| 1983.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
[03/23 07:19:15    846s] |  -0.119|   -2.244| -18.948|  -91.600|    96.31%|   0:00:05.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_9_/D            |
[03/23 07:19:17    847s] |  -0.119|   -2.244| -18.520|  -91.172|    96.31%|   0:00:02.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:18    849s] |  -0.119|   -2.244| -18.487|  -91.138|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:18    849s] |  -0.119|   -2.244| -18.480|  -91.132|    96.31%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:19    849s] |  -0.119|   -2.244| -18.473|  -91.125|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:19    850s] |  -0.119|   -2.244| -18.467|  -91.119|    96.31%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:20    850s] |  -0.119|   -2.244| -18.462|  -91.113|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:21    852s] |  -0.119|   -2.244| -18.380|  -91.031|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:22    852s] |  -0.119|   -2.244| -18.301|  -90.952|    96.32%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:22    852s] |  -0.119|   -2.244| -18.278|  -90.929|    96.32%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:22    852s] |  -0.118|   -2.244| -18.278|  -90.929|    96.32%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:19:22    852s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:19:22    852s] 
[03/23 07:19:22    852s] *** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=2002.9M) ***
[03/23 07:19:22    852s] 
[03/23 07:19:22    852s] *** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:01:29 mem=2002.9M) ***
[03/23 07:19:22    852s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.118|-18.278|
|reg2cgate |-0.009| -0.009|
|reg2reg   |-2.244|-72.643|
|HEPG      |-2.244|-72.652|
|All Paths |-2.244|-90.929|
+----------+------+-------+

[03/23 07:19:22    852s] ** GigaOpt Optimizer WNS Slack -2.244 TNS Slack -90.929 Density 96.32
[03/23 07:19:22    852s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.19784.3
[03/23 07:19:22    852s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF:       Starting CMU at level 4, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.008, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.147, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.228, MEM:2002.9M
[03/23 07:19:22    853s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.228, MEM:2002.9M
[03/23 07:19:22    853s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.4
[03/23 07:19:22    853s] OPERPROF: Starting RefinePlace at level 1, MEM:2002.9M
[03/23 07:19:22    853s] *** Starting refinePlace (0:14:13 mem=2002.9M) ***
[03/23 07:19:22    853s] Total net bbox length = 5.365e+05 (2.652e+05 2.714e+05) (ext = 3.006e+04)
[03/23 07:19:22    853s] Info: 39 insts are soft-fixed.
[03/23 07:19:22    853s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:19:23    853s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:19:23    853s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:19:23    853s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2002.9M
[03/23 07:19:23    853s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2002.9M
[03/23 07:19:23    853s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.036, MEM:2002.9M
[03/23 07:19:23    853s] default core: bins with density > 0.750 = 100.00 % ( 961 / 961 )
[03/23 07:19:23    853s] Density distribution unevenness ratio = 1.845%
[03/23 07:19:23    853s] RPlace IncrNP: Rollback Lev = -3
[03/23 07:19:23    853s] RPlace: Density =1.050000, incremental np is triggered.
[03/23 07:19:23    853s] OPERPROF:     Starting spMPad at level 3, MEM:2002.9M
[03/23 07:19:23    853s] OPERPROF:       Starting spContextMPad at level 4, MEM:2002.9M
[03/23 07:19:23    853s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2002.9M
[03/23 07:19:23    853s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.011, MEM:2002.9M
[03/23 07:19:23    853s] nrCritNet: 1.99% ( 860 / 43162 ) cutoffSlk: -2257.2ps stdDelay: 14.5ps
[03/23 07:19:23    853s] OPERPROF:     Starting npMain at level 3, MEM:2002.9M
[03/23 07:19:23    853s] incrNP th 1.000, 0.100
[03/23 07:19:23    854s] limitMaxMove -1, priorityInstMaxMove 7
[03/23 07:19:23    854s] SP #FI/SF FL/PI 424/65 30455/10300
[03/23 07:19:23    854s] OPERPROF:       Starting npPlace at level 4, MEM:2002.9M
[03/23 07:19:24    854s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:19:24    854s] No instances found in the vector
[03/23 07:19:24    854s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2002.9M, DRC: 0)
[03/23 07:19:24    854s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:19:38    868s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/23 07:19:38    868s] No instances found in the vector
[03/23 07:19:38    868s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2043.2M, DRC: 0)
[03/23 07:19:38    868s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:19:55    885s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/23 07:19:55    885s] No instances found in the vector
[03/23 07:19:55    885s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2048.0M, DRC: 0)
[03/23 07:19:55    885s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:20:03    893s] OPERPROF:       Finished npPlace at level 4, CPU:39.470, REAL:39.405, MEM:2052.7M
[03/23 07:20:03    893s] OPERPROF:     Finished npMain at level 3, CPU:40.200, REAL:40.136, MEM:2052.7M
[03/23 07:20:03    893s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2052.7M
[03/23 07:20:03    893s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.036, MEM:2052.7M
[03/23 07:20:03    893s] default core: bins with density > 0.750 = 99.90 % ( 960 / 961 )
[03/23 07:20:03    893s] Density distribution unevenness ratio = 4.421%
[03/23 07:20:03    893s] RPlace postIncrNP: Density = 1.050000 -> 1.233333.
[03/23 07:20:03    893s] RPlace postIncrNP Info: Density distribution changes:
[03/23 07:20:03    893s] [1.10+      ] :	 0 (0.00%) -> 101 (10.51%)
[03/23 07:20:03    893s] [1.05 - 1.10] :	 0 (0.00%) -> 93 (9.68%)
[03/23 07:20:03    893s] [1.00 - 1.05] :	 3 (0.31%) -> 139 (14.46%)
[03/23 07:20:03    893s] [0.95 - 1.00] :	 674 (70.14%) -> 141 (14.67%)
[03/23 07:20:03    893s] [0.90 - 0.95] :	 182 (18.94%) -> 166 (17.27%)
[03/23 07:20:03    893s] [0.85 - 0.90] :	 70 (7.28%) -> 190 (19.77%)
[03/23 07:20:03    893s] [0.80 - 0.85] :	 27 (2.81%) -> 109 (11.34%)
[03/23 07:20:03    893s] [CPU] RefinePlace/IncrNP (cpu=0:00:40.6, real=0:00:40.0, mem=2052.7MB) @(0:14:13 - 0:14:54).
[03/23 07:20:03    893s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:40.550, REAL:40.498, MEM:2052.7M
[03/23 07:20:03    893s] Move report: incrNP moves 75172 insts, mean move: 9.53 um, max move: 63.20 um
[03/23 07:20:03    893s] 	Max move on inst (FILLER__6_4919): (368.40, 465.40) --> (399.20, 497.80)
[03/23 07:20:03    893s] Move report: Timing Driven Placement moves 75172 insts, mean move: 9.53 um, max move: 63.20 um
[03/23 07:20:03    893s] 	Max move on inst (FILLER__6_4919): (368.40, 465.40) --> (399.20, 497.80)
[03/23 07:20:03    893s] 	Runtime: CPU: 0:00:40.6 REAL: 0:00:40.0 MEM: 2052.7MB
[03/23 07:20:03    893s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2052.7M
[03/23 07:20:03    893s] Starting refinePlace ...
[03/23 07:20:03    894s] ** Cut row section cpu time 0:00:00.0.
[03/23 07:20:03    894s]    Spread Effort: high, pre-route mode, useDDP on.
[03/23 07:20:06    897s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=2050.7MB) @(0:14:54 - 0:14:57).
[03/23 07:20:06    897s] Move report: preRPlace moves 69273 insts, mean move: 4.27 um, max move: 41.20 um
[03/23 07:20:06    897s] 	Max move on inst (core2_inst/qmem_instance/memory3_reg_4_): (232.40, 325.00) --> (221.80, 355.60)
[03/23 07:20:06    897s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/23 07:20:06    897s] Move report: Detail placement moves 69273 insts, mean move: 4.27 um, max move: 41.20 um
[03/23 07:20:06    897s] 	Max move on inst (core2_inst/qmem_instance/memory3_reg_4_): (232.40, 325.00) --> (221.80, 355.60)
[03/23 07:20:06    897s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2050.7MB
[03/23 07:20:06    897s] Statistics of distance of Instance movement in refine placement:
[03/23 07:20:06    897s]   maximum (X+Y) =        48.00 um
[03/23 07:20:06    897s]   inst (core2_inst/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U188) with max move: (415, 272.8) -> (397.6, 242.2)
[03/23 07:20:06    897s]   mean    (X+Y) =         7.11 um
[03/23 07:20:06    897s] Total instances flipped for legalization: 135
[03/23 07:20:06    897s] Summary Report:
[03/23 07:20:06    897s] Instances move: 40616 (out of 40859 movable)
[03/23 07:20:06    897s] Instances flipped: 135
[03/23 07:20:06    897s] Mean displacement: 7.11 um
[03/23 07:20:06    897s] Max displacement: 48.00 um (Instance: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U188) (415, 272.8) -> (397.6, 242.2)
[03/23 07:20:06    897s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: XOR3D1
[03/23 07:20:06    897s] Total instances moved : 40616
[03/23 07:20:06    897s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.130, REAL:3.145, MEM:2050.7M
[03/23 07:20:06    897s] Total net bbox length = 5.949e+05 (3.135e+05 2.813e+05) (ext = 2.978e+04)
[03/23 07:20:06    897s] Runtime: CPU: 0:00:43.9 REAL: 0:00:44.0 MEM: 2050.7MB
[03/23 07:20:06    897s] [CPU] RefinePlace/total (cpu=0:00:43.9, real=0:00:44.0, mem=2050.7MB) @(0:14:13 - 0:14:57).
[03/23 07:20:06    897s] *** Finished refinePlace (0:14:57 mem=2050.7M) ***
[03/23 07:20:06    897s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.4
[03/23 07:20:06    897s] OPERPROF: Finished RefinePlace at level 1, CPU:43.900, REAL:43.852, MEM:2050.7M
[03/23 07:20:07    897s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2050.7M
[03/23 07:20:07    897s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.132, MEM:2050.7M
[03/23 07:20:07    898s] Finished re-routing un-routed nets (0:00:00.5 2050.7M)
[03/23 07:20:07    898s] 
[03/23 07:20:12    902s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.7M
[03/23 07:20:12    902s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2050.7M
[03/23 07:20:12    902s] OPERPROF:     Starting CMU at level 3, MEM:2050.7M
[03/23 07:20:12    902s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.012, MEM:2050.7M
[03/23 07:20:12    902s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:2050.7M
[03/23 07:20:12    902s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.228, MEM:2050.7M
[03/23 07:20:13    903s] 
[03/23 07:20:13    903s] Density : 0.9632
[03/23 07:20:13    903s] Max route overflow : 0.0000
[03/23 07:20:13    903s] 
[03/23 07:20:13    903s] 
[03/23 07:20:13    903s] *** Finish Physical Update (cpu=0:00:50.7 real=0:00:51.0 mem=2050.7M) ***
[03/23 07:20:13    903s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.19784.3
[03/23 07:20:13    904s] ** GigaOpt Optimizer WNS Slack -2.360 TNS Slack -101.912 Density 96.32
[03/23 07:20:13    904s] Skipped Place ECO bump recovery (WNS opt)
[03/23 07:20:13    904s] Optimizer WNS Pass 2
[03/23 07:20:13    904s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.245| -25.136|
|reg2cgate |-0.002|  -0.002|
|reg2reg   |-2.360| -76.774|
|HEPG      |-2.360| -76.776|
|All Paths |-2.360|-101.912|
+----------+------+--------+

[03/23 07:20:13    904s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2050.7M
[03/23 07:20:13    904s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2050.7M
[03/23 07:20:14    904s] Active Path Group: reg2cgate reg2reg  
[03/23 07:20:14    904s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:20:14    904s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:20:14    904s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:20:14    904s] |  -2.360|   -2.360| -76.776| -101.912|    96.32%|   0:00:00.0| 2050.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:20:31    921s] |  -2.317|   -2.317| -76.061| -101.197|    96.31%|   0:00:17.0| 2045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:20:31    922s] |  -2.309|   -2.309| -76.029| -101.165|    96.31%|   0:00:00.0| 2045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:36    926s] |  -2.309|   -2.309| -76.024| -101.160|    96.31%|   0:00:05.0| 2041.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:38    928s] |  -2.302|   -2.302| -75.878| -101.014|    96.31%|   0:00:02.0| 2041.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:42    932s] |  -2.302|   -2.302| -75.826| -100.962|    96.31%|   0:00:04.0| 2037.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:44    935s] |  -2.294|   -2.294| -75.699| -100.835|    96.32%|   0:00:02.0| 2037.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:52    943s] |  -2.294|   -2.294| -75.698| -100.834|    96.31%|   0:00:08.0| 2033.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:53    943s] |  -2.292|   -2.292| -75.645| -100.781|    96.31%|   0:00:01.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:20:54    944s] |  -2.292|   -2.292| -75.640| -100.776|    96.31%|   0:00:01.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:20:54    945s] |  -2.288|   -2.288| -75.601| -100.737|    96.31%|   0:00:00.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:20:57    948s] |  -2.285|   -2.285| -75.519| -100.655|    96.31%|   0:00:03.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:03    953s] |  -2.282|   -2.282| -75.348| -100.484|    96.31%|   0:00:06.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:03    954s] |  -2.282|   -2.282| -75.329| -100.465|    96.31%|   0:00:00.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:04    955s] |  -2.279|   -2.279| -75.323| -100.459|    96.31%|   0:00:01.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:06    956s] |  -2.278|   -2.278| -75.305| -100.441|    96.31%|   0:00:02.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:21:07    958s] |  -2.276|   -2.276| -75.252| -100.388|    96.31%|   0:00:01.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:08    959s] |  -2.276|   -2.276| -75.248| -100.384|    96.32%|   0:00:01.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:09    960s] |  -2.276|   -2.276| -75.241| -100.377|    96.32%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:17    967s] |  -2.276|   -2.276| -75.228| -100.364|    96.31%|   0:00:08.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:18    969s] |  -2.276|   -2.276| -75.224| -100.360|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:18    969s] Starting generalSmallTnsOpt
[03/23 07:21:18    969s] Ending generalSmallTnsOpt End
[03/23 07:21:18    969s] Analyzing useful skew in preCTS mode ...
[03/23 07:21:18    969s] The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
[03/23 07:21:18    969s] Restoring previous 'useful skew' info from /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/scheduling_file.cts ...
[03/23 07:21:18    969s] skewClock did not found any end points to delay or to advance
[03/23 07:21:18    969s]  ** Useful skew failure reasons **
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] skewClock did not found any end points to delay or to advance
[03/23 07:21:18    969s]  ** Useful skew failure reasons **
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] skewClock did not found any end points to delay or to advance
[03/23 07:21:18    969s]  ** Useful skew failure reasons **
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:18    969s] skewClock did not found any end points to delay or to advance
[03/23 07:21:18    969s] Finish useful skew analysis
[03/23 07:21:19    970s] |  -2.276|   -2.276| -75.206| -100.342|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:20    970s] |  -2.276|   -2.276| -75.206| -100.342|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:21:20    970s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:21:20    970s] 
[03/23 07:21:20    970s] *** Finish Core Optimize Step (cpu=0:01:06 real=0:01:06 mem=1992.7M) ***
[03/23 07:21:20    970s] Active Path Group: default 
[03/23 07:21:20    970s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:21:20    970s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:21:20    970s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:21:20    970s] |  -0.245|   -2.276| -25.136| -100.342|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:20    971s] |  -0.187|   -2.276| -24.903| -100.110|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:20    971s] |  -0.184|   -2.276| -24.745|  -99.952|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:21    971s] |  -0.167|   -2.276| -23.578|  -98.785|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_3_/D                |
[03/23 07:21:21    971s] |  -0.164|   -2.276| -23.462|  -98.668|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_2_/D                |
[03/23 07:21:21    972s] |  -0.158|   -2.276| -23.421|  -98.628|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:22    972s] |  -0.153|   -2.276| -23.409|  -98.615|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:22    973s] |  -0.153|   -2.276| -23.391|  -98.597|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:22    973s] |  -0.144|   -2.276| -23.210|  -98.417|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:21:23    974s] |  -0.137|   -2.276| -22.341|  -97.548|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
[03/23 07:21:25    976s] |  -0.132|   -2.276| -21.149|  -96.356|    96.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_7_/D            |
[03/23 07:21:26    976s] |  -0.128|   -2.276| -20.832|  -96.038|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_36_/D           |
[03/23 07:21:26    977s] |  -0.125|   -2.276| -20.691|  -95.897|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:21:28    978s] |  -0.125|   -2.276| -20.602|  -95.808|    96.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:21:28    978s] |  -0.124|   -2.276| -20.565|  -95.771|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
[03/23 07:21:28    979s] |  -0.121|   -2.276| -20.487|  -95.694|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
[03/23 07:21:29    980s] |  -0.121|   -2.276| -20.257|  -95.463|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:29    980s] |  -0.121|   -2.276| -20.233|  -95.439|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:29    980s] |  -0.121|   -2.276| -20.228|  -95.435|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:30    980s] |  -0.121|   -2.276| -20.225|  -95.431|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:32    982s] |  -0.121|   -2.276| -20.080|  -95.286|    96.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:33    983s] |  -0.121|   -2.276| -20.066|  -95.272|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:33    983s] Starting generalSmallTnsOpt
[03/23 07:21:33    983s] Ending generalSmallTnsOpt End
[03/23 07:21:33    983s] Analyzing useful skew in preCTS mode ...
[03/23 07:21:33    983s] skewClock did not found any end points to delay or to advance
[03/23 07:21:33    983s]  ** Useful skew failure reasons **
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] skewClock did not found any end points to delay or to advance
[03/23 07:21:33    983s]  ** Useful skew failure reasons **
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] skewClock did not found any end points to delay or to advance
[03/23 07:21:33    983s]  ** Useful skew failure reasons **
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/23 07:21:33    983s] skewClock did not found any end points to delay or to advance
[03/23 07:21:33    983s] Finish useful skew analysis
[03/23 07:21:33    983s] |  -0.121|   -2.276| -20.063|  -95.269|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:34    984s] |  -0.121|   -2.276| -20.030|  -95.237|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:34    985s] |  -0.121|   -2.276| -19.992|  -95.198|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:34    985s] |  -0.121|   -2.276| -19.992|  -95.198|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
[03/23 07:21:34    985s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:21:34    985s] 
[03/23 07:21:34    985s] *** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:14.0 mem=2011.8M) ***
[03/23 07:21:34    985s] 
[03/23 07:21:34    985s] *** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:01:20 mem=2011.8M) ***
[03/23 07:21:34    985s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.121|-19.992|
|reg2cgate |-0.002| -0.002|
|reg2reg   |-2.276|-75.204|
|HEPG      |-2.276|-75.206|
|All Paths |-2.276|-95.198|
+----------+------+-------+

[03/23 07:21:34    985s] ** GigaOpt Optimizer WNS Slack -2.276 TNS Slack -95.198 Density 96.31
[03/23 07:21:34    985s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.19784.4
[03/23 07:21:34    985s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.104, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:       Starting CMU at level 4, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.146, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.231, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.231, MEM:2011.8M
[03/23 07:21:35    985s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.5
[03/23 07:21:35    985s] OPERPROF: Starting RefinePlace at level 1, MEM:2011.8M
[03/23 07:21:35    985s] *** Starting refinePlace (0:16:26 mem=2011.8M) ***
[03/23 07:21:35    985s] Total net bbox length = 5.949e+05 (3.136e+05 2.814e+05) (ext = 2.978e+04)
[03/23 07:21:35    985s] Info: 39 insts are soft-fixed.
[03/23 07:21:35    985s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:21:35    985s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:21:35    985s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:21:35    985s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2011.8M
[03/23 07:21:35    985s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.038, MEM:2011.8M
[03/23 07:21:35    985s] default core: bins with density > 0.750 = 99.90 % ( 960 / 961 )
[03/23 07:21:35    985s] Density distribution unevenness ratio = 2.253%
[03/23 07:21:35    985s] RPlace IncrNP: Rollback Lev = -3
[03/23 07:21:35    985s] RPlace: Density =1.030000, incremental np is triggered.
[03/23 07:21:35    986s] OPERPROF:     Starting spMPad at level 3, MEM:2011.8M
[03/23 07:21:35    986s] OPERPROF:       Starting spContextMPad at level 4, MEM:2011.8M
[03/23 07:21:35    986s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2011.8M
[03/23 07:21:35    986s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.012, MEM:2011.8M
[03/23 07:21:35    986s] nrCritNet: 1.82% ( 786 / 43150 ) cutoffSlk: -2290.0ps stdDelay: 14.5ps
[03/23 07:21:35    986s] OPERPROF:     Starting npMain at level 3, MEM:2011.8M
[03/23 07:21:35    986s] incrNP th 1.000, 0.100
[03/23 07:21:36    986s] limitMaxMove -1, priorityInstMaxMove 7
[03/23 07:21:36    986s] SP #FI/SF FL/PI 424/65 30443/10300
[03/23 07:21:36    986s] OPERPROF:       Starting npPlace at level 4, MEM:2011.8M
[03/23 07:21:36    986s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:21:36    986s] No instances found in the vector
[03/23 07:21:36    986s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2011.8M, DRC: 0)
[03/23 07:21:36    986s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:21:51   1001s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/23 07:21:51   1001s] No instances found in the vector
[03/23 07:21:51   1001s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2055.6M, DRC: 0)
[03/23 07:21:51   1001s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:22:08   1018s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/23 07:22:08   1018s] No instances found in the vector
[03/23 07:22:08   1018s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2061.4M, DRC: 0)
[03/23 07:22:08   1018s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:22:16   1027s] OPERPROF:       Finished npPlace at level 4, CPU:40.210, REAL:40.159, MEM:2066.2M
[03/23 07:22:16   1027s] OPERPROF:     Finished npMain at level 3, CPU:40.960, REAL:40.905, MEM:2066.2M
[03/23 07:22:16   1027s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2066.2M
[03/23 07:22:16   1027s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.036, MEM:2066.2M
[03/23 07:22:16   1027s] default core: bins with density > 0.750 = 100.00 % ( 961 / 961 )
[03/23 07:22:16   1027s] Density distribution unevenness ratio = 4.347%
[03/23 07:22:16   1027s] RPlace postIncrNP: Density = 1.030000 -> 1.248889.
[03/23 07:22:16   1027s] RPlace postIncrNP Info: Density distribution changes:
[03/23 07:22:16   1027s] [1.10+      ] :	 0 (0.00%) -> 110 (11.45%)
[03/23 07:22:16   1027s] [1.05 - 1.10] :	 0 (0.00%) -> 78 (8.12%)
[03/23 07:22:16   1027s] [1.00 - 1.05] :	 13 (1.35%) -> 126 (13.11%)
[03/23 07:22:16   1027s] [0.95 - 1.00] :	 672 (69.93%) -> 141 (14.67%)
[03/23 07:22:16   1027s] [0.90 - 0.95] :	 117 (12.17%) -> 180 (18.73%)
[03/23 07:22:16   1027s] [0.85 - 0.90] :	 104 (10.82%) -> 230 (23.93%)
[03/23 07:22:16   1027s] [0.80 - 0.85] :	 47 (4.89%) -> 80 (8.32%)
[03/23 07:22:16   1027s] [CPU] RefinePlace/IncrNP (cpu=0:00:41.3, real=0:00:41.0, mem=2066.2MB) @(0:16:26 - 0:17:07).
[03/23 07:22:16   1027s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:41.340, REAL:41.289, MEM:2066.2M
[03/23 07:22:16   1027s] Move report: incrNP moves 74864 insts, mean move: 6.77 um, max move: 53.00 um
[03/23 07:22:16   1027s] 	Max move on inst (FILLER__3_1060): (277.00, 377.20) --> (310.20, 397.00)
[03/23 07:22:16   1027s] Move report: Timing Driven Placement moves 74864 insts, mean move: 6.77 um, max move: 53.00 um
[03/23 07:22:16   1027s] 	Max move on inst (FILLER__3_1060): (277.00, 377.20) --> (310.20, 397.00)
[03/23 07:22:16   1027s] 	Runtime: CPU: 0:00:41.4 REAL: 0:00:41.0 MEM: 2066.2MB
[03/23 07:22:16   1027s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2066.2M
[03/23 07:22:16   1027s] Starting refinePlace ...
[03/23 07:22:17   1027s] ** Cut row section cpu time 0:00:00.0.
[03/23 07:22:17   1027s]    Spread Effort: high, pre-route mode, useDDP on.
[03/23 07:22:19   1030s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=2066.2MB) @(0:17:07 - 0:17:10).
[03/23 07:22:19   1030s] Move report: preRPlace moves 69052 insts, mean move: 4.30 um, max move: 38.40 um
[03/23 07:22:19   1030s] 	Max move on inst (core1_inst/kmem_instance/memory5_reg_22_): (10.00, 298.00) --> (44.80, 294.40)
[03/23 07:22:19   1030s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/23 07:22:19   1030s] wireLenOptFixPriorityInst 10365 inst fixed
[03/23 07:22:19   1030s] Placement tweakage begins.
[03/23 07:22:20   1030s] wire length = 6.965e+05
[03/23 07:22:21   1032s] wire length = 6.691e+05
[03/23 07:22:22   1032s] Placement tweakage ends.
[03/23 07:22:22   1032s] Move report: tweak moves 10030 insts, mean move: 1.80 um, max move: 13.00 um
[03/23 07:22:22   1032s] 	Max move on inst (normalizer_inst/FE_OFC824_div_in_2_10): (394.40, 359.20) --> (407.40, 359.20)
[03/23 07:22:22   1032s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:03.0, mem=2066.2MB) @(0:17:10 - 0:17:13).
[03/23 07:22:22   1032s] 
[03/23 07:22:22   1032s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:22:24   1035s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:22:24   1035s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:02.0, mem=2066.2MB) @(0:17:13 - 0:17:15).
[03/23 07:22:24   1035s] Move report: Detail placement moves 69161 insts, mean move: 4.36 um, max move: 38.40 um
[03/23 07:22:24   1035s] 	Max move on inst (core1_inst/kmem_instance/memory5_reg_22_): (10.00, 298.00) --> (44.80, 294.40)
[03/23 07:22:24   1035s] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2066.2MB
[03/23 07:22:24   1035s] Statistics of distance of Instance movement in refine placement:
[03/23 07:22:24   1035s]   maximum (X+Y) =        49.20 um
[03/23 07:22:24   1035s]   inst (core1_inst/kmem_instance/memory5_reg_22_) with max move: (10, 308.8) -> (44.8, 294.4)
[03/23 07:22:24   1035s]   mean    (X+Y) =         5.29 um
[03/23 07:22:24   1035s] Total instances flipped for legalization: 278
[03/23 07:22:24   1035s] Summary Report:
[03/23 07:22:24   1035s] Instances move: 40404 (out of 40847 movable)
[03/23 07:22:24   1035s] Instances flipped: 278
[03/23 07:22:24   1035s] Mean displacement: 5.29 um
[03/23 07:22:24   1035s] Max displacement: 49.20 um (Instance: core1_inst/kmem_instance/memory5_reg_22_) (10, 308.8) -> (44.8, 294.4)
[03/23 07:22:24   1035s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/23 07:22:24   1035s] Total instances moved : 40404
[03/23 07:22:24   1035s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.770, REAL:7.779, MEM:2066.2M
[03/23 07:22:24   1035s] Total net bbox length = 5.580e+05 (2.757e+05 2.823e+05) (ext = 2.966e+04)
[03/23 07:22:24   1035s] Runtime: CPU: 0:00:49.3 REAL: 0:00:49.0 MEM: 2066.2MB
[03/23 07:22:24   1035s] [CPU] RefinePlace/total (cpu=0:00:49.3, real=0:00:49.0, mem=2066.2MB) @(0:16:26 - 0:17:15).
[03/23 07:22:24   1035s] *** Finished refinePlace (0:17:15 mem=2066.2M) ***
[03/23 07:22:24   1035s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.5
[03/23 07:22:24   1035s] OPERPROF: Finished RefinePlace at level 1, CPU:49.280, REAL:49.245, MEM:2066.2M
[03/23 07:22:24   1035s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2066.2M
[03/23 07:22:24   1035s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.089, MEM:2066.2M
[03/23 07:22:25   1035s] Finished re-routing un-routed nets (0:00:00.4 2066.2M)
[03/23 07:22:25   1035s] 
[03/23 07:22:28   1038s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.2M
[03/23 07:22:28   1038s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.2M
[03/23 07:22:28   1039s] OPERPROF:     Starting CMU at level 3, MEM:2066.2M
[03/23 07:22:28   1039s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2066.2M
[03/23 07:22:28   1039s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.144, MEM:2066.2M
[03/23 07:22:28   1039s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.226, MEM:2066.2M
[03/23 07:22:28   1039s] 
[03/23 07:22:28   1039s] Density : 0.9631
[03/23 07:22:28   1039s] Max route overflow : 0.0000
[03/23 07:22:28   1039s] 
[03/23 07:22:29   1039s] 
[03/23 07:22:29   1039s] *** Finish Physical Update (cpu=0:00:54.2 real=0:00:55.0 mem=2066.2M) ***
[03/23 07:22:29   1039s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.19784.4
[03/23 07:22:29   1040s] ** GigaOpt Optimizer WNS Slack -2.353 TNS Slack -97.005 Density 96.31
[03/23 07:22:29   1040s] Recovering Place ECO bump
[03/23 07:22:29   1040s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2066.2M
[03/23 07:22:29   1040s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2066.2M
[03/23 07:22:29   1040s] Active Path Group: reg2cgate reg2reg  
[03/23 07:22:30   1040s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:22:30   1040s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:22:30   1040s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:22:30   1040s] |  -2.353|   -2.353| -75.602|  -97.005|    96.31%|   0:00:01.0| 2066.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:22:43   1054s] |  -2.318|   -2.318| -75.158|  -96.561|    96.30%|   0:00:13.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:22:43   1054s] |  -2.318|   -2.318| -75.152|  -96.554|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:22:43   1054s] |  -2.317|   -2.317| -75.151|  -96.553|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:22:45   1055s] |  -2.317|   -2.317| -75.158|  -96.561|    96.30%|   0:00:02.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:22:45   1055s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:22:45   1055s] 
[03/23 07:22:45   1055s] *** Finish Core Optimize Step (cpu=0:00:15.2 real=0:00:16.0 mem=2039.2M) ***
[03/23 07:22:45   1055s] Active Path Group: default 
[03/23 07:22:45   1055s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:22:45   1055s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:22:45   1055s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:22:45   1055s] |  -0.168|   -2.317| -21.402|  -96.561|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_16_/D               |
[03/23 07:22:46   1056s] |  -0.133|   -2.317| -20.962|  -96.120|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_52_/D           |
[03/23 07:22:46   1057s] |  -0.129|   -2.317| -20.940|  -96.098|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
[03/23 07:22:47   1057s] |  -0.129|   -2.317| -20.750|  -95.908|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
[03/23 07:22:47   1057s] |  -0.129|   -2.317| -20.742|  -95.900|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
[03/23 07:22:47   1057s] |  -0.125|   -2.317| -20.733|  -95.891|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_83_/D           |
[03/23 07:22:48   1059s] |  -0.125|   -2.317| -20.592|  -95.750|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
[03/23 07:22:48   1059s] |  -0.126|   -2.317| -20.520|  -95.678|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
[03/23 07:22:49   1059s] |  -0.126|   -2.317| -20.510|  -95.668|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
[03/23 07:22:49   1059s] |  -0.126|   -2.317| -20.510|  -95.668|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
[03/23 07:22:49   1059s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:22:49   1059s] 
[03/23 07:22:49   1059s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=2039.2M) ***
[03/23 07:22:49   1059s] 
[03/23 07:22:49   1059s] *** Finished Optimize Step Cumulative (cpu=0:00:19.2 real=0:00:20.0 mem=2039.2M) ***
[03/23 07:22:49   1059s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2039.2M
[03/23 07:22:49   1059s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.106, MEM:2039.2M
[03/23 07:22:49   1059s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2039.2M
[03/23 07:22:49   1059s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2039.2M
[03/23 07:22:49   1060s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2039.2M
[03/23 07:22:49   1060s] OPERPROF:       Starting CMU at level 4, MEM:2039.2M
[03/23 07:22:49   1060s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:2039.2M
[03/23 07:22:49   1060s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.143, MEM:2039.2M
[03/23 07:22:49   1060s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.223, MEM:2039.2M
[03/23 07:22:49   1060s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.224, MEM:2039.2M
[03/23 07:22:49   1060s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.6
[03/23 07:22:49   1060s] OPERPROF: Starting RefinePlace at level 1, MEM:2039.2M
[03/23 07:22:49   1060s] *** Starting refinePlace (0:17:40 mem=2039.2M) ***
[03/23 07:22:49   1060s] Total net bbox length = 5.591e+05 (2.761e+05 2.830e+05) (ext = 2.966e+04)
[03/23 07:22:49   1060s] Info: 39 insts are soft-fixed.
[03/23 07:22:49   1060s] 
[03/23 07:22:49   1060s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:22:49   1060s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:22:49   1060s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:22:49   1060s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2039.2M
[03/23 07:22:49   1060s] Starting refinePlace ...
[03/23 07:22:50   1060s] 
[03/23 07:22:50   1060s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:22:51   1062s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:22:51   1062s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2039.2MB) @(0:17:40 - 0:17:42).
[03/23 07:22:51   1062s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:22:51   1062s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2039.2MB
[03/23 07:22:51   1062s] Statistics of distance of Instance movement in refine placement:
[03/23 07:22:51   1062s]   maximum (X+Y) =         0.00 um
[03/23 07:22:51   1062s]   mean    (X+Y) =         0.00 um
[03/23 07:22:51   1062s] Summary Report:
[03/23 07:22:51   1062s] Instances move: 0 (out of 40845 movable)
[03/23 07:22:51   1062s] Instances flipped: 0
[03/23 07:22:51   1062s] Mean displacement: 0.00 um
[03/23 07:22:51   1062s] Max displacement: 0.00 um 
[03/23 07:22:51   1062s] Total instances moved : 0
[03/23 07:22:51   1062s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.840, REAL:1.839, MEM:2039.2M
[03/23 07:22:51   1062s] Total net bbox length = 5.591e+05 (2.761e+05 2.830e+05) (ext = 2.966e+04)
[03/23 07:22:51   1062s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2039.2MB
[03/23 07:22:51   1062s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2039.2MB) @(0:17:40 - 0:17:42).
[03/23 07:22:51   1062s] *** Finished refinePlace (0:17:42 mem=2039.2M) ***
[03/23 07:22:51   1062s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.6
[03/23 07:22:51   1062s] OPERPROF: Finished RefinePlace at level 1, CPU:2.030, REAL:2.037, MEM:2039.2M
[03/23 07:22:51   1062s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2039.2M
[03/23 07:22:51   1062s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.109, MEM:2039.2M
[03/23 07:22:52   1062s] Finished re-routing un-routed nets (0:00:00.0 2039.2M)
[03/23 07:22:52   1062s] 
[03/23 07:22:52   1062s] OPERPROF: Starting DPlace-Init at level 1, MEM:2039.2M
[03/23 07:22:52   1062s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2039.2M
[03/23 07:22:52   1062s] OPERPROF:     Starting CMU at level 3, MEM:2039.2M
[03/23 07:22:52   1062s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2039.2M
[03/23 07:22:52   1062s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.143, MEM:2039.2M
[03/23 07:22:52   1062s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.227, MEM:2039.2M
[03/23 07:22:52   1063s] 
[03/23 07:22:52   1063s] Density : 0.9630
[03/23 07:22:52   1063s] Max route overflow : 0.0000
[03/23 07:22:52   1063s] 
[03/23 07:22:52   1063s] 
[03/23 07:22:52   1063s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2039.2M) ***
[03/23 07:22:53   1063s] ** GigaOpt Optimizer WNS Slack -2.317 TNS Slack -95.658 Density 96.30
[03/23 07:22:53   1063s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.126|-20.501|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.317|-75.129|
|HEPG      |-2.317|-75.157|
|All Paths |-2.317|-95.658|
+----------+------+-------+

[03/23 07:22:53   1063s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:22:53   1063s] Layer 3 has 609 constrained nets 
[03/23 07:22:53   1063s] Layer 5 has 1 constrained nets 
[03/23 07:22:53   1063s] Layer 7 has 229 constrained nets 
[03/23 07:22:53   1063s] **** End NDR-Layer Usage Statistics ****
[03/23 07:22:53   1063s] 
[03/23 07:22:53   1063s] *** Finish pre-CTS Setup Fixing (cpu=0:07:12 real=0:07:13 mem=2039.2M) ***
[03/23 07:22:53   1063s] 
[03/23 07:22:53   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.19784.2
[03/23 07:22:53   1063s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2004.1M
[03/23 07:22:53   1063s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.101, MEM:2004.1M
[03/23 07:22:53   1063s] TotalInstCnt at PhyDesignMc Destruction: 41,230
[03/23 07:22:53   1063s] (I,S,L,T): WC_VIEW: 48.9905, 32.1622, 2.06023, 83.213
[03/23 07:22:53   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.7
[03/23 07:22:53   1063s] *** SetupOpt [finish] : cpu/real = 0:07:23.9/0:07:23.6 (1.0), totSession cpu/real = 0:17:44.0/0:18:39.2 (1.0), mem = 2004.1M
[03/23 07:22:53   1063s] 
[03/23 07:22:53   1063s] =============================================================================================
[03/23 07:22:53   1063s]  Step TAT Report for WnsOpt #1
[03/23 07:22:53   1063s] =============================================================================================
[03/23 07:22:53   1063s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:22:53   1063s] ---------------------------------------------------------------------------------------------
[03/23 07:22:53   1063s] [ SkewClock              ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:22:53   1063s] [ RefinePlace            ]      4   0:01:44.2  (  23.5 % )     0:01:50.6 /  0:01:50.7    1.0
[03/23 07:22:53   1063s] [ SlackTraversorInit     ]      5   0:00:02.1  (   0.5 % )     0:00:02.1 /  0:00:02.1    1.0
[03/23 07:22:53   1063s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 07:22:53   1063s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:22:53   1063s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 07:22:53   1063s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:22:53   1063s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:22:53   1063s] [ TransformInit          ]      1   0:00:08.6  (   1.9 % )     0:00:08.6 /  0:00:08.6    1.0
[03/23 07:22:53   1063s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 07:22:53   1063s] [ OptSingleIteration     ]    316   0:00:00.8  (   0.2 % )     0:05:15.7 /  0:05:15.9    1.0
[03/23 07:22:53   1063s] [ OptGetWeight           ]    316   0:00:03.2  (   0.7 % )     0:00:03.2 /  0:00:03.1    1.0
[03/23 07:22:53   1063s] [ OptEval                ]    316   0:04:51.2  (  65.6 % )     0:04:51.2 /  0:04:51.4    1.0
[03/23 07:22:53   1063s] [ OptCommit              ]    316   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/23 07:22:53   1063s] [ IncrTimingUpdate       ]    243   0:00:09.2  (   2.1 % )     0:00:09.2 /  0:00:09.3    1.0
[03/23 07:22:53   1063s] [ PostCommitDelayUpdate  ]    320   0:00:02.1  (   0.5 % )     0:00:10.4 /  0:00:10.3    1.0
[03/23 07:22:53   1063s] [ IncrDelayCalc          ]   1010   0:00:08.3  (   1.9 % )     0:00:08.3 /  0:00:08.2    1.0
[03/23 07:22:53   1063s] [ SetupOptGetWorkingSet  ]    632   0:00:02.5  (   0.6 % )     0:00:02.5 /  0:00:02.4    1.0
[03/23 07:22:53   1063s] [ SetupOptGetActiveNode  ]    632   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 07:22:53   1063s] [ SetupOptSlackGraph     ]    315   0:00:03.7  (   0.8 % )     0:00:03.7 /  0:00:03.7    1.0
[03/23 07:22:53   1063s] [ MISC                   ]          0:00:04.5  (   1.0 % )     0:00:04.5 /  0:00:04.5    1.0
[03/23 07:22:53   1063s] ---------------------------------------------------------------------------------------------
[03/23 07:22:53   1063s]  WnsOpt #1 TOTAL                    0:07:23.6  ( 100.0 % )     0:07:23.6 /  0:07:23.9    1.0
[03/23 07:22:53   1063s] ---------------------------------------------------------------------------------------------
[03/23 07:22:53   1063s] 
[03/23 07:22:53   1063s] End: GigaOpt Optimization in WNS mode
[03/23 07:22:53   1064s] *** Timing NOT met, worst failing slack is -2.317
[03/23 07:22:53   1064s] *** Check timing (0:00:00.0)
[03/23 07:22:53   1064s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:22:53   1064s] optDesignOneStep: Power Flow
[03/23 07:22:53   1064s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 07:22:53   1064s] Deleting Lib Analyzer.
[03/23 07:22:53   1064s] Begin: GigaOpt Optimization in TNS mode
[03/23 07:22:53   1064s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/23 07:22:54   1064s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:22:54   1064s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:44.5/0:18:39.8 (1.0), mem = 1915.1M
[03/23 07:22:54   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.8
[03/23 07:22:54   1064s] (I,S,L,T): WC_VIEW: 48.9905, 32.1622, 2.06023, 83.213
[03/23 07:22:54   1064s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:22:54   1064s] ### Creating PhyDesignMc. totSessionCpu=0:17:45 mem=1915.1M
[03/23 07:22:54   1064s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 07:22:54   1064s] OPERPROF: Starting DPlace-Init at level 1, MEM:1915.1M
[03/23 07:22:54   1064s] z: 2, totalTracks: 1
[03/23 07:22:54   1064s] z: 4, totalTracks: 1
[03/23 07:22:54   1064s] z: 6, totalTracks: 1
[03/23 07:22:54   1064s] z: 8, totalTracks: 1
[03/23 07:22:54   1064s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:22:54   1065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1915.1M
[03/23 07:22:54   1065s] OPERPROF:     Starting CMU at level 3, MEM:1915.1M
[03/23 07:22:54   1065s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1915.1M
[03/23 07:22:54   1065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:1915.1M
[03/23 07:22:54   1065s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1915.1MB).
[03/23 07:22:54   1065s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.199, MEM:1915.1M
[03/23 07:22:55   1065s] TotalInstCnt at PhyDesignMc Initialization: 41,230
[03/23 07:22:55   1065s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:46 mem=1915.1M
[03/23 07:22:55   1065s] ### Creating RouteCongInterface, started
[03/23 07:22:55   1065s] 
[03/23 07:22:55   1065s] Creating Lib Analyzer ...
[03/23 07:22:55   1065s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 07:22:55   1065s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 07:22:55   1065s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 07:22:55   1065s] 
[03/23 07:22:56   1066s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:47 mem=1917.1M
[03/23 07:22:56   1066s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:47 mem=1917.1M
[03/23 07:22:56   1066s] Creating Lib Analyzer, finished. 
[03/23 07:22:56   1066s] 
[03/23 07:22:56   1066s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/23 07:22:56   1066s] 
[03/23 07:22:56   1066s] #optDebug: {0, 1.200}
[03/23 07:22:56   1066s] ### Creating RouteCongInterface, finished
[03/23 07:22:56   1066s] ### Creating LA Mngr. totSessionCpu=0:17:47 mem=1917.1M
[03/23 07:22:56   1066s] ### Creating LA Mngr, finished. totSessionCpu=0:17:47 mem=1917.1M
[03/23 07:23:01   1072s] *info: 609 clock nets excluded
[03/23 07:23:01   1072s] *info: 2 special nets excluded.
[03/23 07:23:01   1072s] *info: 118 no-driver nets excluded.
[03/23 07:23:03   1074s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.19784.3
[03/23 07:23:03   1074s] PathGroup :  reg2cgate  TargetSlack : 0.0145 
[03/23 07:23:03   1074s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/23 07:23:04   1074s] ** GigaOpt Optimizer WNS Slack -2.317 TNS Slack -95.658 Density 96.30
[03/23 07:23:04   1074s] Optimizer TNS Opt
[03/23 07:23:04   1074s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.126|-20.501|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.317|-75.129|
|HEPG      |-2.317|-75.157|
|All Paths |-2.317|-95.658|
+----------+------+-------+

[03/23 07:23:04   1074s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1936.2M
[03/23 07:23:04   1074s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1936.2M
[03/23 07:23:04   1074s] Active Path Group: reg2cgate reg2reg  
[03/23 07:23:04   1075s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:23:04   1075s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:23:04   1075s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:23:04   1075s] |  -2.317|   -2.317| -75.157|  -95.658|    96.30%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/23 07:23:21   1092s] |  -2.313|   -2.313| -74.967|  -95.468|    96.30%|   0:00:17.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:23:26   1097s] |  -2.313|   -2.313| -74.952|  -95.453|    96.30%|   0:00:05.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:23:27   1098s] |  -2.313|   -2.313| -74.911|  -95.412|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/23 07:23:31   1101s] |  -2.313|   -2.313| -74.858|  -95.359|    96.30%|   0:00:04.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/23 07:23:33   1104s] |  -2.313|   -2.313| -74.855|  -95.356|    96.30%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
[03/23 07:23:34   1104s] |  -2.313|   -2.313| -74.852|  -95.352|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
[03/23 07:23:35   1106s] |  -2.313|   -2.313| -74.845|  -95.346|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
[03/23 07:23:36   1106s] |  -2.313|   -2.313| -74.830|  -95.331|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:38   1108s] |  -2.313|   -2.313| -74.822|  -95.323|    96.30%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:38   1108s] |  -2.313|   -2.313| -74.801|  -95.302|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:39   1109s] |  -2.313|   -2.313| -74.794|  -95.295|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:39   1109s] |  -2.313|   -2.313| -74.793|  -95.294|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:40   1110s] |  -2.313|   -2.313| -74.789|  -95.289|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:40   1111s] |  -2.313|   -2.313| -74.785|  -95.286|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:42   1112s] |  -2.313|   -2.313| -74.785|  -95.286|    96.30%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:42   1113s] |  -2.313|   -2.313| -74.773|  -95.274|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:42   1113s] |  -2.313|   -2.313| -74.771|  -95.272|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/23 07:23:45   1115s] |  -2.313|   -2.313| -74.757|  -95.258|    96.31%|   0:00:03.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/23 07:23:47   1118s] |  -2.313|   -2.313| -74.756|  -95.257|    96.31%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
[03/23 07:23:49   1119s] |  -2.313|   -2.313| -74.746|  -95.247|    96.31%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
[03/23 07:23:50   1120s] |  -2.313|   -2.313| -74.725|  -95.226|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
[03/23 07:23:50   1120s] |  -2.313|   -2.313| -74.715|  -95.216|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
[03/23 07:23:51   1122s] |  -2.313|   -2.313| -74.709|  -95.210|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
[03/23 07:23:52   1123s] |  -2.313|   -2.313| -74.709|  -95.210|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
[03/23 07:23:53   1123s] |  -2.313|   -2.313| -74.540|  -95.041|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
[03/23 07:23:53   1123s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
[03/23 07:23:53   1123s] |  -2.313|   -2.313| -74.506|  -95.007|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
[03/23 07:23:53   1123s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
[03/23 07:23:53   1124s] |  -2.313|   -2.313| -74.490|  -94.991|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ |
[03/23 07:23:53   1124s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/23 07:23:54   1124s] |  -2.313|   -2.313| -74.438|  -94.939|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
[03/23 07:23:54   1124s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
[03/23 07:23:54   1125s] |  -2.313|   -2.313| -74.423|  -94.924|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
[03/23 07:23:54   1125s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/23 07:23:55   1126s] |  -2.313|   -2.313| -74.399|  -94.900|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
[03/23 07:23:55   1126s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
[03/23 07:23:56   1126s] |  -2.313|   -2.313| -74.394|  -94.895|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
[03/23 07:23:56   1126s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
[03/23 07:23:57   1127s] |  -2.313|   -2.313| -74.385|  -94.886|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
[03/23 07:23:57   1127s] |        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
[03/23 07:23:57   1128s] |  -2.313|   -2.313| -74.385|  -94.886|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:23:57   1128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:23:57   1128s] 
[03/23 07:23:57   1128s] *** Finish Core Optimize Step (cpu=0:00:53.1 real=0:00:53.0 mem=2014.0M) ***
[03/23 07:23:57   1128s] Active Path Group: default 
[03/23 07:23:57   1128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:23:57   1128s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:23:57   1128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:23:57   1128s] |  -0.126|   -2.313| -20.501|  -94.886|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
[03/23 07:24:05   1135s] |  -0.123|   -2.313| -19.862|  -94.248|    96.31%|   0:00:08.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:24:06   1137s] |  -0.123|   -2.313| -19.850|  -94.236|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
[03/23 07:24:06   1137s] |  -0.121|   -2.313| -19.111|  -93.496|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
[03/23 07:24:07   1138s] |  -0.121|   -2.313| -19.060|  -93.445|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
[03/23 07:24:08   1138s] |  -0.121|   -2.313| -19.039|  -93.424|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
[03/23 07:24:14   1144s] |  -0.121|   -2.313| -18.968|  -93.354|    96.31%|   0:00:06.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_3_/D            |
[03/23 07:24:21   1152s] |  -0.121|   -2.313| -18.886|  -93.272|    96.31%|   0:00:07.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:24:21   1152s] |  -0.121|   -2.313| -18.674|  -93.059|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:24:22   1152s] |  -0.121|   -2.313| -18.671|  -93.057|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:24:22   1152s] |  -0.121|   -2.313| -18.654|  -93.039|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:24:25   1155s] |  -0.121|   -2.313| -18.473|  -92.859|    96.31%|   0:00:03.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
[03/23 07:24:25   1156s] |  -0.121|   -2.313| -18.444|  -92.829|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
[03/23 07:24:26   1156s] |  -0.121|   -2.313| -18.428|  -92.814|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
[03/23 07:24:27   1157s] |  -0.121|   -2.313| -18.413|  -92.799|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
[03/23 07:24:27   1158s] |  -0.121|   -2.313| -18.398|  -92.784|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
[03/23 07:24:30   1160s] |  -0.121|   -2.313| -18.138|  -92.524|    96.31%|   0:00:03.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
[03/23 07:24:30   1160s] |  -0.121|   -2.313| -18.124|  -92.509|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
[03/23 07:24:30   1161s] |  -0.121|   -2.313| -18.022|  -92.408|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
[03/23 07:24:30   1161s] |  -0.121|   -2.313| -18.010|  -92.395|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
[03/23 07:24:32   1163s] |  -0.121|   -2.313| -17.968|  -92.354|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:32   1163s] |  -0.121|   -2.313| -17.956|  -92.341|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:33   1163s] |  -0.121|   -2.313| -17.941|  -92.326|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:33   1163s] |  -0.121|   -2.313| -17.919|  -92.304|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:33   1163s] |  -0.121|   -2.313| -17.904|  -92.289|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:33   1164s] |  -0.121|   -2.313| -17.889|  -92.275|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:33   1164s] |  -0.121|   -2.313| -17.876|  -92.262|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:33   1164s] |  -0.121|   -2.313| -17.862|  -92.247|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
[03/23 07:24:35   1165s] |  -0.121|   -2.313| -16.226|  -90.612|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
[03/23 07:24:35   1165s] |  -0.121|   -2.313| -16.193|  -90.578|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
[03/23 07:24:35   1166s] |  -0.121|   -2.313| -16.181|  -90.567|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
[03/23 07:24:35   1166s] |  -0.121|   -2.313| -16.170|  -90.555|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
[03/23 07:24:35   1166s] |  -0.121|   -2.313| -16.161|  -90.546|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
[03/23 07:24:37   1167s] |  -0.121|   -2.313| -15.950|  -90.335|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_25_/D               |
[03/23 07:24:38   1168s] |  -0.121|   -2.313| -15.825|  -90.211|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_25_/D               |
[03/23 07:24:38   1169s] |  -0.121|   -2.313| -15.423|  -89.808|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_4_/D                |
[03/23 07:24:39   1169s] |  -0.121|   -2.313| -15.209|  -89.594|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_44_/D           |
[03/23 07:24:39   1170s] |  -0.121|   -2.313| -15.161|  -89.547|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_6_/D                |
[03/23 07:24:40   1170s] |  -0.121|   -2.313| -15.112|  -89.498|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_12_/D           |
[03/23 07:24:41   1172s] |  -0.121|   -2.313| -15.097|  -89.483|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_12_/D           |
[03/23 07:24:43   1174s] |  -0.121|   -2.313| -14.634|  -89.020|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_6_/D                |
[03/23 07:24:44   1175s] |  -0.121|   -2.313| -14.600|  -88.985|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_15_/D               |
[03/23 07:24:45   1176s] |  -0.121|   -2.313| -14.587|  -88.973|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_44_/D           |
[03/23 07:24:48   1179s] |  -0.121|   -2.313| -14.571|  -88.957|    96.31%|   0:00:03.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_3_/D                |
[03/23 07:24:49   1180s] |  -0.121|   -2.313| -14.564|  -88.950|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_16_/D               |
[03/23 07:24:49   1180s] |  -0.121|   -2.313| -14.555|  -88.941|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_16_/D               |
[03/23 07:24:50   1180s] |  -0.121|   -2.313| -14.555|  -88.941|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
[03/23 07:24:50   1180s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:24:50   1180s] 
[03/23 07:24:50   1180s] *** Finish Core Optimize Step (cpu=0:00:52.6 real=0:00:53.0 mem=2033.1M) ***
[03/23 07:24:50   1180s] 
[03/23 07:24:50   1180s] *** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:01:46 mem=2033.1M) ***
[03/23 07:24:50   1180s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.121|-14.555|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.313|-74.357|
|HEPG      |-2.313|-74.385|
|All Paths |-2.313|-88.941|
+----------+------+-------+

[03/23 07:24:50   1180s] ** GigaOpt Optimizer WNS Slack -2.313 TNS Slack -88.941 Density 96.31
[03/23 07:24:50   1180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.19784.5
[03/23 07:24:50   1180s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.105, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:       Starting CMU at level 4, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.138, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.218, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.219, MEM:2033.1M
[03/23 07:24:50   1181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.7
[03/23 07:24:50   1181s] OPERPROF: Starting RefinePlace at level 1, MEM:2033.1M
[03/23 07:24:50   1181s] *** Starting refinePlace (0:19:41 mem=2033.1M) ***
[03/23 07:24:50   1181s] Total net bbox length = 5.592e+05 (2.762e+05 2.829e+05) (ext = 2.966e+04)
[03/23 07:24:50   1181s] Info: 39 insts are soft-fixed.
[03/23 07:24:50   1181s] 
[03/23 07:24:50   1181s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:24:50   1181s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:24:50   1181s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:24:50   1181s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:24:50   1181s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.036, MEM:2033.1M
[03/23 07:24:50   1181s] default core: bins with density > 0.750 = 99.90 % ( 960 / 961 )
[03/23 07:24:50   1181s] Density distribution unevenness ratio = 2.209%
[03/23 07:24:50   1181s] RPlace IncrNP: Rollback Lev = -3
[03/23 07:24:50   1181s] RPlace: Density =1.018889, incremental np is triggered.
[03/23 07:24:50   1181s] OPERPROF:     Starting spMPad at level 3, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:       Starting spContextMPad at level 4, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2033.1M
[03/23 07:24:50   1181s] OPERPROF:     Finished spMPad at level 3, CPU:0.020, REAL:0.011, MEM:2033.1M
[03/23 07:24:51   1181s] nrCritNet: 1.95% ( 841 / 43141 ) cutoffSlk: -2322.1ps stdDelay: 14.5ps
[03/23 07:24:51   1181s] OPERPROF:     Starting npMain at level 3, MEM:2033.1M
[03/23 07:24:51   1181s] incrNP th 1.000, 0.100
[03/23 07:24:51   1182s] limitMaxMove -1, priorityInstMaxMove 7
[03/23 07:24:51   1182s] SP #FI/SF FL/PI 424/65 30434/10300
[03/23 07:24:51   1182s] OPERPROF:       Starting npPlace at level 4, MEM:2033.1M
[03/23 07:24:51   1182s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/23 07:24:51   1182s] No instances found in the vector
[03/23 07:24:51   1182s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2033.1M, DRC: 0)
[03/23 07:24:51   1182s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:25:04   1194s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/23 07:25:04   1194s] No instances found in the vector
[03/23 07:25:04   1194s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2076.8M, DRC: 0)
[03/23 07:25:04   1194s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:25:20   1211s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/23 07:25:20   1211s] No instances found in the vector
[03/23 07:25:20   1211s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2080.3M, DRC: 0)
[03/23 07:25:20   1211s] 0 (out of 0) MH cells were successfully legalized.
[03/23 07:25:28   1219s] OPERPROF:       Finished npPlace at level 4, CPU:37.130, REAL:37.035, MEM:2085.0M
[03/23 07:25:28   1219s] OPERPROF:     Finished npMain at level 3, CPU:37.870, REAL:37.765, MEM:2085.0M
[03/23 07:25:28   1219s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2085.0M
[03/23 07:25:28   1219s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.037, MEM:2085.0M
[03/23 07:25:28   1219s] default core: bins with density > 0.750 = 99.79 % ( 959 / 961 )
[03/23 07:25:28   1219s] Density distribution unevenness ratio = 4.434%
[03/23 07:25:28   1219s] RPlace postIncrNP: Density = 1.018889 -> 1.255556.
[03/23 07:25:28   1219s] RPlace postIncrNP Info: Density distribution changes:
[03/23 07:25:28   1219s] [1.10+      ] :	 0 (0.00%) -> 103 (10.72%)
[03/23 07:25:28   1219s] [1.05 - 1.10] :	 0 (0.00%) -> 91 (9.47%)
[03/23 07:25:28   1219s] [1.00 - 1.05] :	 9 (0.94%) -> 122 (12.70%)
[03/23 07:25:28   1219s] [0.95 - 1.00] :	 674 (70.14%) -> 143 (14.88%)
[03/23 07:25:28   1219s] [0.90 - 0.95] :	 121 (12.59%) -> 159 (16.55%)
[03/23 07:25:28   1219s] [0.85 - 0.90] :	 107 (11.13%) -> 234 (24.35%)
[03/23 07:25:28   1219s] [0.80 - 0.85] :	 43 (4.47%) -> 94 (9.78%)
[03/23 07:25:28   1219s] [CPU] RefinePlace/IncrNP (cpu=0:00:38.2, real=0:00:38.0, mem=2085.0MB) @(0:19:41 - 0:20:20).
[03/23 07:25:28   1219s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:38.220, REAL:38.130, MEM:2085.0M
[03/23 07:25:28   1219s] Move report: incrNP moves 74716 insts, mean move: 6.13 um, max move: 112.40 um
[03/23 07:25:28   1219s] 	Max move on inst (core2_inst/psum_mem_instance/U792): (387.00, 24.40) --> (404.00, 119.80)
[03/23 07:25:28   1219s] Move report: Timing Driven Placement moves 74716 insts, mean move: 6.13 um, max move: 112.40 um
[03/23 07:25:28   1219s] 	Max move on inst (core2_inst/psum_mem_instance/U792): (387.00, 24.40) --> (404.00, 119.80)
[03/23 07:25:28   1219s] 	Runtime: CPU: 0:00:38.2 REAL: 0:00:38.0 MEM: 2085.0MB
[03/23 07:25:28   1219s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2085.0M
[03/23 07:25:28   1219s] Starting refinePlace ...
[03/23 07:25:29   1220s] ** Cut row section cpu time 0:00:00.0.
[03/23 07:25:29   1220s]    Spread Effort: high, pre-route mode, useDDP on.
[03/23 07:25:32   1222s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:04.0, mem=2085.0MB) @(0:20:20 - 0:20:23).
[03/23 07:25:32   1222s] Move report: preRPlace moves 69225 insts, mean move: 4.31 um, max move: 56.60 um
[03/23 07:25:32   1222s] 	Max move on inst (core1_inst/kmem_instance/memory9_reg_25_): (11.40, 305.20) --> (66.20, 303.40)
[03/23 07:25:32   1222s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/23 07:25:32   1222s] wireLenOptFixPriorityInst 10365 inst fixed
[03/23 07:25:32   1222s] Placement tweakage begins.
[03/23 07:25:32   1223s] wire length = 6.929e+05
[03/23 07:25:34   1224s] wire length = 6.651e+05
[03/23 07:25:34   1224s] Placement tweakage ends.
[03/23 07:25:34   1224s] Move report: tweak moves 10009 insts, mean move: 1.81 um, max move: 13.40 um
[03/23 07:25:34   1224s] 	Max move on inst (FILLER__6_1417): (172.80, 262.00) --> (159.40, 262.00)
[03/23 07:25:34   1224s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=2085.0MB) @(0:20:23 - 0:20:25).
[03/23 07:25:34   1225s] 
[03/23 07:25:34   1225s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:25:36   1227s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:25:36   1227s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:02.0, mem=2085.0MB) @(0:20:25 - 0:20:27).
[03/23 07:25:36   1227s] Move report: Detail placement moves 69354 insts, mean move: 4.37 um, max move: 56.60 um
[03/23 07:25:36   1227s] 	Max move on inst (core1_inst/kmem_instance/memory9_reg_25_): (11.40, 305.20) --> (66.20, 303.40)
[03/23 07:25:36   1227s] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2085.0MB
[03/23 07:25:36   1227s] Statistics of distance of Instance movement in refine placement:
[03/23 07:25:36   1227s]   maximum (X+Y) =       114.40 um
[03/23 07:25:36   1227s]   inst (core2_inst/psum_mem_instance/U792) with max move: (387, 24.4) -> (406, 119.8)
[03/23 07:25:36   1227s]   mean    (X+Y) =         4.88 um
[03/23 07:25:36   1227s] Total instances flipped for legalization: 124
[03/23 07:25:36   1227s] Summary Report:
[03/23 07:25:36   1227s] Instances move: 40254 (out of 40838 movable)
[03/23 07:25:36   1227s] Instances flipped: 124
[03/23 07:25:36   1227s] Mean displacement: 4.88 um
[03/23 07:25:36   1227s] Max displacement: 114.40 um (Instance: core2_inst/psum_mem_instance/U792) (387, 24.4) -> (406, 119.8)
[03/23 07:25:36   1227s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/23 07:25:36   1227s] Total instances moved : 40254
[03/23 07:25:36   1227s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.720, REAL:7.734, MEM:2085.0M
[03/23 07:25:36   1227s] Total net bbox length = 5.538e+05 (2.723e+05 2.815e+05) (ext = 2.962e+04)
[03/23 07:25:36   1227s] Runtime: CPU: 0:00:46.1 REAL: 0:00:46.0 MEM: 2085.0MB
[03/23 07:25:36   1227s] [CPU] RefinePlace/total (cpu=0:00:46.1, real=0:00:46.0, mem=2085.0MB) @(0:19:41 - 0:20:27).
[03/23 07:25:36   1227s] *** Finished refinePlace (0:20:27 mem=2085.0M) ***
[03/23 07:25:36   1227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.7
[03/23 07:25:36   1227s] OPERPROF: Finished RefinePlace at level 1, CPU:46.150, REAL:46.051, MEM:2085.0M
[03/23 07:25:36   1227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2085.0M
[03/23 07:25:37   1227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.093, MEM:2085.0M
[03/23 07:25:37   1228s] Finished re-routing un-routed nets (0:00:00.5 2085.0M)
[03/23 07:25:37   1228s] 
[03/23 07:25:40   1230s] OPERPROF: Starting DPlace-Init at level 1, MEM:2085.0M
[03/23 07:25:40   1230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2085.0M
[03/23 07:25:40   1231s] OPERPROF:     Starting CMU at level 3, MEM:2085.0M
[03/23 07:25:40   1231s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:2085.0M
[03/23 07:25:40   1231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.144, MEM:2085.0M
[03/23 07:25:40   1231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.227, MEM:2085.0M
[03/23 07:25:40   1231s] 
[03/23 07:25:40   1231s] Density : 0.9631
[03/23 07:25:40   1231s] Max route overflow : 0.0000
[03/23 07:25:40   1231s] 
[03/23 07:25:40   1231s] 
[03/23 07:25:40   1231s] *** Finish Physical Update (cpu=0:00:50.7 real=0:00:50.0 mem=2085.0M) ***
[03/23 07:25:40   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.19784.5
[03/23 07:25:41   1232s] ** GigaOpt Optimizer WNS Slack -2.356 TNS Slack -91.190 Density 96.31
[03/23 07:25:41   1232s] Recovering Place ECO bump
[03/23 07:25:41   1232s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2085.0M
[03/23 07:25:41   1232s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2085.0M
[03/23 07:25:41   1232s] Active Path Group: reg2cgate reg2reg  
[03/23 07:25:41   1232s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:25:41   1232s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:25:41   1232s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:25:41   1232s] |  -2.356|   -2.356| -76.049|  -91.190|    96.31%|   0:00:00.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:43   1233s] |  -2.347|   -2.347| -75.963|  -91.104|    96.31%|   0:00:02.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:45   1236s] |  -2.344|   -2.344| -75.924|  -91.064|    96.31%|   0:00:02.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:46   1236s] |  -2.337|   -2.337| -75.895|  -91.036|    96.31%|   0:00:01.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:52   1243s] |  -2.337|   -2.337| -75.894|  -91.035|    96.31%|   0:00:06.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:52   1243s] |  -2.335|   -2.335| -75.822|  -90.963|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:54   1245s] |  -2.335|   -2.335| -75.818|  -90.959|    96.31%|   0:00:02.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:54   1245s] |  -2.335|   -2.335| -75.818|  -90.959|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:25:54   1245s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:25:54   1245s] 
[03/23 07:25:54   1245s] *** Finish Core Optimize Step (cpu=0:00:12.7 real=0:00:13.0 mem=2046.0M) ***
[03/23 07:25:54   1245s] Active Path Group: default 
[03/23 07:25:54   1245s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:25:54   1245s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:25:54   1245s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:25:54   1245s] |  -0.138|   -2.335| -15.141|  -90.959|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:25:55   1245s] INFO (IMPSP-237): Unable to unplace core2_inst/psum_mem_instance/U663 - no resize TGrid at inst's location.
[03/23 07:25:55   1245s] |  -0.119|   -2.335| -13.816|  -89.634|    96.31%|   0:00:01.0| 2046.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
[03/23 07:25:55   1246s] |  -0.117|   -2.335| -13.700|  -89.518|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
[03/23 07:25:55   1246s] |  -0.117|   -2.335| -13.696|  -89.514|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
[03/23 07:25:55   1246s] |  -0.117|   -2.335| -13.696|  -89.514|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
[03/23 07:25:55   1246s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:25:55   1246s] 
[03/23 07:25:55   1246s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2046.0M) ***
[03/23 07:25:55   1246s] 
[03/23 07:25:55   1246s] *** Finished Optimize Step Cumulative (cpu=0:00:14.2 real=0:00:14.0 mem=2046.0M) ***
[03/23 07:25:55   1246s] ** GigaOpt Optimizer WNS Slack -2.335 TNS Slack -89.514 Density 96.31
[03/23 07:25:56   1246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.0M
[03/23 07:25:56   1246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.105, MEM:2046.0M
[03/23 07:25:56   1246s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2046.0M
[03/23 07:25:56   1246s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2046.0M
[03/23 07:25:56   1247s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2046.0M
[03/23 07:25:56   1247s] OPERPROF:       Starting CMU at level 4, MEM:2046.0M
[03/23 07:25:56   1247s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2046.0M
[03/23 07:25:56   1247s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.145, MEM:2046.0M
[03/23 07:25:56   1247s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.228, MEM:2046.0M
[03/23 07:25:56   1247s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.229, MEM:2046.0M
[03/23 07:25:56   1247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.8
[03/23 07:25:56   1247s] OPERPROF: Starting RefinePlace at level 1, MEM:2046.0M
[03/23 07:25:56   1247s] *** Starting refinePlace (0:20:47 mem=2046.0M) ***
[03/23 07:25:56   1247s] Total net bbox length = 5.546e+05 (2.726e+05 2.820e+05) (ext = 2.962e+04)
[03/23 07:25:56   1247s] Info: 39 insts are soft-fixed.
[03/23 07:25:56   1247s] 
[03/23 07:25:56   1247s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:25:56   1247s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:25:56   1247s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:25:56   1247s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2046.0M
[03/23 07:25:56   1247s] Starting refinePlace ...
[03/23 07:25:56   1247s] 
[03/23 07:25:56   1247s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:25:58   1249s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:25:58   1249s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2046.0MB) @(0:20:47 - 0:20:49).
[03/23 07:25:58   1249s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:25:58   1249s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2046.0MB
[03/23 07:25:58   1249s] Statistics of distance of Instance movement in refine placement:
[03/23 07:25:58   1249s]   maximum (X+Y) =         0.00 um
[03/23 07:25:58   1249s]   mean    (X+Y) =         0.00 um
[03/23 07:25:58   1249s] Summary Report:
[03/23 07:25:58   1249s] Instances move: 0 (out of 40836 movable)
[03/23 07:25:58   1249s] Instances flipped: 0
[03/23 07:25:58   1249s] Mean displacement: 0.00 um
[03/23 07:25:58   1249s] Max displacement: 0.00 um 
[03/23 07:25:58   1249s] Total instances moved : 0
[03/23 07:25:58   1249s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.820, REAL:1.831, MEM:2046.0M
[03/23 07:25:58   1249s] Total net bbox length = 5.546e+05 (2.726e+05 2.820e+05) (ext = 2.962e+04)
[03/23 07:25:58   1249s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2046.0MB
[03/23 07:25:58   1249s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2046.0MB) @(0:20:47 - 0:20:49).
[03/23 07:25:58   1249s] *** Finished refinePlace (0:20:49 mem=2046.0M) ***
[03/23 07:25:58   1249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.8
[03/23 07:25:58   1249s] OPERPROF: Finished RefinePlace at level 1, CPU:2.000, REAL:2.006, MEM:2046.0M
[03/23 07:25:58   1249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.0M
[03/23 07:25:58   1249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.101, MEM:2046.0M
[03/23 07:25:58   1249s] Finished re-routing un-routed nets (0:00:00.0 2046.0M)
[03/23 07:25:58   1249s] 
[03/23 07:25:58   1249s] OPERPROF: Starting DPlace-Init at level 1, MEM:2046.0M
[03/23 07:25:58   1249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2046.0M
[03/23 07:25:59   1249s] OPERPROF:     Starting CMU at level 3, MEM:2046.0M
[03/23 07:25:59   1249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2046.0M
[03/23 07:25:59   1249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.148, MEM:2046.0M
[03/23 07:25:59   1249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.234, MEM:2046.0M
[03/23 07:25:59   1250s] 
[03/23 07:25:59   1250s] Density : 0.9631
[03/23 07:25:59   1250s] Max route overflow : 0.0000
[03/23 07:25:59   1250s] 
[03/23 07:25:59   1250s] 
[03/23 07:25:59   1250s] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2046.0M) ***
[03/23 07:25:59   1250s] ** GigaOpt Optimizer WNS Slack -2.335 TNS Slack -89.540 Density 96.31
[03/23 07:25:59   1250s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.130|-13.722|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.335|-75.790|
|HEPG      |-2.335|-75.818|
|All Paths |-2.335|-89.540|
+----------+------+-------+

[03/23 07:25:59   1250s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:25:59   1250s] Layer 3 has 609 constrained nets 
[03/23 07:25:59   1250s] Layer 5 has 1 constrained nets 
[03/23 07:25:59   1250s] Layer 7 has 288 constrained nets 
[03/23 07:25:59   1250s] **** End NDR-Layer Usage Statistics ****
[03/23 07:25:59   1250s] 
[03/23 07:25:59   1250s] *** Finish pre-CTS Setup Fixing (cpu=0:02:56 real=0:02:56 mem=2046.0M) ***
[03/23 07:25:59   1250s] 
[03/23 07:25:59   1250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.19784.3
[03/23 07:25:59   1250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2011.0M
[03/23 07:25:59   1250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.106, MEM:2011.0M
[03/23 07:25:59   1250s] TotalInstCnt at PhyDesignMc Destruction: 41,221
[03/23 07:26:00   1250s] (I,S,L,T): WC_VIEW: 49.0112, 32.182, 2.06256, 83.2558
[03/23 07:26:00   1250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.8
[03/23 07:26:00   1250s] *** SetupOpt [finish] : cpu/real = 0:03:06.4/0:03:06.2 (1.0), totSession cpu/real = 0:20:50.9/0:21:45.9 (1.0), mem = 2011.0M
[03/23 07:26:00   1250s] 
[03/23 07:26:00   1250s] =============================================================================================
[03/23 07:26:00   1250s]  Step TAT Report for TnsOpt #2
[03/23 07:26:00   1250s] =============================================================================================
[03/23 07:26:00   1250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:26:00   1250s] ---------------------------------------------------------------------------------------------
[03/23 07:26:00   1250s] [ RefinePlace            ]      2   0:00:52.0  (  27.9 % )     0:00:54.2 /  0:00:54.3    1.0
[03/23 07:26:00   1250s] [ SlackTraversorInit     ]      3   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:26:00   1250s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 07:26:00   1250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:00   1250s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 07:26:00   1250s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 07:26:00   1250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:00   1250s] [ TransformInit          ]      1   0:00:07.5  (   4.0 % )     0:00:07.5 /  0:00:07.5    1.0
[03/23 07:26:00   1250s] [ OptSingleIteration     ]    228   0:00:00.4  (   0.2 % )     0:01:58.3 /  0:01:58.4    1.0
[03/23 07:26:00   1250s] [ OptGetWeight           ]    228   0:00:01.5  (   0.8 % )     0:00:01.5 /  0:00:01.4    1.0
[03/23 07:26:00   1250s] [ OptEval                ]    228   0:01:51.3  (  59.8 % )     0:01:51.3 /  0:01:51.5    1.0
[03/23 07:26:00   1250s] [ OptCommit              ]    228   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 07:26:00   1250s] [ IncrTimingUpdate       ]    175   0:00:01.5  (   0.8 % )     0:00:01.5 /  0:00:01.4    1.0
[03/23 07:26:00   1250s] [ PostCommitDelayUpdate  ]    230   0:00:00.7  (   0.4 % )     0:00:03.4 /  0:00:03.3    1.0
[03/23 07:26:00   1250s] [ IncrDelayCalc          ]    404   0:00:02.7  (   1.4 % )     0:00:02.7 /  0:00:02.6    1.0
[03/23 07:26:00   1250s] [ SetupOptGetWorkingSet  ]    505   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 07:26:00   1250s] [ SetupOptGetActiveNode  ]    505   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 07:26:00   1250s] [ SetupOptSlackGraph     ]    228   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.1    0.9
[03/23 07:26:00   1250s] [ MISC                   ]          0:00:03.2  (   1.7 % )     0:00:03.2 /  0:00:03.2    1.0
[03/23 07:26:00   1250s] ---------------------------------------------------------------------------------------------
[03/23 07:26:00   1250s]  TnsOpt #2 TOTAL                    0:03:06.2  ( 100.0 % )     0:03:06.2 /  0:03:06.4    1.0
[03/23 07:26:00   1250s] ---------------------------------------------------------------------------------------------
[03/23 07:26:00   1250s] 
[03/23 07:26:00   1250s] End: GigaOpt Optimization in TNS mode
[03/23 07:26:00   1251s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 07:26:00   1251s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:26:00   1251s] ### Creating LA Mngr. totSessionCpu=0:20:51 mem=1930.0M
[03/23 07:26:00   1251s] ### Creating LA Mngr, finished. totSessionCpu=0:20:51 mem=1930.0M
[03/23 07:26:00   1251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:26:00   1251s] ### Creating PhyDesignMc. totSessionCpu=0:20:51 mem=1949.0M
[03/23 07:26:00   1251s] OPERPROF: Starting DPlace-Init at level 1, MEM:1949.0M
[03/23 07:26:00   1251s] z: 2, totalTracks: 1
[03/23 07:26:00   1251s] z: 4, totalTracks: 1
[03/23 07:26:00   1251s] z: 6, totalTracks: 1
[03/23 07:26:00   1251s] z: 8, totalTracks: 1
[03/23 07:26:00   1251s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:26:00   1251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1949.0M
[03/23 07:26:00   1251s] OPERPROF:     Starting CMU at level 3, MEM:1949.0M
[03/23 07:26:00   1251s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1949.0M
[03/23 07:26:00   1251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:1949.0M
[03/23 07:26:00   1251s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1949.0MB).
[03/23 07:26:00   1251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.214, MEM:1949.0M
[03/23 07:26:01   1252s] TotalInstCnt at PhyDesignMc Initialization: 41,221
[03/23 07:26:01   1252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:52 mem=1949.0M
[03/23 07:26:01   1252s] Begin: Area Reclaim Optimization
[03/23 07:26:01   1252s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:52.0/0:21:47.0 (1.0), mem = 1949.0M
[03/23 07:26:01   1252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.9
[03/23 07:26:01   1252s] (I,S,L,T): WC_VIEW: 49.0112, 32.182, 2.06256, 83.2558
[03/23 07:26:01   1252s] ### Creating RouteCongInterface, started
[03/23 07:26:01   1252s] 
[03/23 07:26:01   1252s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/23 07:26:01   1252s] 
[03/23 07:26:01   1252s] #optDebug: {0, 1.200}
[03/23 07:26:01   1252s] ### Creating RouteCongInterface, finished
[03/23 07:26:01   1252s] ### Creating LA Mngr. totSessionCpu=0:20:53 mem=1949.0M
[03/23 07:26:01   1252s] ### Creating LA Mngr, finished. totSessionCpu=0:20:53 mem=1949.0M
[03/23 07:26:02   1253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1949.0M
[03/23 07:26:02   1253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1949.0M
[03/23 07:26:03   1254s] Reclaim Optimization WNS Slack -2.335  TNS Slack -89.540 Density 96.31
[03/23 07:26:03   1254s] +----------+---------+--------+--------+------------+--------+
[03/23 07:26:03   1254s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 07:26:03   1254s] +----------+---------+--------+--------+------------+--------+
[03/23 07:26:03   1254s] |    96.31%|        -|  -2.335| -89.540|   0:00:00.0| 1949.0M|
[03/23 07:26:03   1254s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/23 07:26:04   1255s] |    96.31%|       35|  -2.335| -89.523|   0:00:01.0| 1987.2M|
[03/23 07:26:08   1259s] |    96.21%|      134|  -2.333| -89.197|   0:00:04.0| 1987.2M|
[03/23 07:26:26   1277s] |    95.74%|     1776|  -2.314| -88.752|   0:00:18.0| 1987.2M|
[03/23 07:26:27   1278s] |    95.72%|       49|  -2.314| -88.749|   0:00:01.0| 1987.2M|
[03/23 07:26:28   1279s] |    95.72%|        5|  -2.314| -88.749|   0:00:01.0| 1988.3M|
[03/23 07:26:28   1279s] |    95.72%|        0|  -2.314| -88.749|   0:00:00.0| 1988.3M|
[03/23 07:26:28   1279s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/23 07:26:29   1280s] |    95.72%|        0|  -2.314| -88.749|   0:00:01.0| 1988.3M|
[03/23 07:26:29   1280s] +----------+---------+--------+--------+------------+--------+
[03/23 07:26:29   1280s] Reclaim Optimization End WNS Slack -2.314  TNS Slack -88.749 Density 95.72
[03/23 07:26:29   1280s] 
[03/23 07:26:29   1280s] ** Summary: Restruct = 0 Buffer Deletion = 114 Declone = 21 Resize = 1365 **
[03/23 07:26:29   1280s] --------------------------------------------------------------
[03/23 07:26:29   1280s] |                                   | Total     | Sequential |
[03/23 07:26:29   1280s] --------------------------------------------------------------
[03/23 07:26:29   1280s] | Num insts resized                 |    1355  |      51    |
[03/23 07:26:29   1280s] | Num insts undone                  |     465  |       2    |
[03/23 07:26:29   1280s] | Num insts Downsized               |    1355  |      51    |
[03/23 07:26:29   1280s] | Num insts Samesized               |       0  |       0    |
[03/23 07:26:29   1280s] | Num insts Upsized                 |       0  |       0    |
[03/23 07:26:29   1280s] | Num multiple commits+uncommits    |      10  |       -    |
[03/23 07:26:29   1280s] --------------------------------------------------------------
[03/23 07:26:29   1280s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:26:29   1280s] Layer 3 has 609 constrained nets 
[03/23 07:26:29   1280s] Layer 7 has 253 constrained nets 
[03/23 07:26:29   1280s] **** End NDR-Layer Usage Statistics ****
[03/23 07:26:29   1280s] End: Core Area Reclaim Optimization (cpu = 0:00:28.3) (real = 0:00:28.0) **
[03/23 07:26:29   1280s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2004.3M
[03/23 07:26:29   1280s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.108, MEM:2004.3M
[03/23 07:26:29   1280s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2004.3M
[03/23 07:26:29   1280s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2004.3M
[03/23 07:26:29   1280s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2004.3M
[03/23 07:26:29   1280s] OPERPROF:       Starting CMU at level 4, MEM:2004.3M
[03/23 07:26:29   1280s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:2004.3M
[03/23 07:26:30   1280s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.198, MEM:2004.3M
[03/23 07:26:30   1280s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2004.3M
[03/23 07:26:30   1280s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2004.3M
[03/23 07:26:30   1280s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.292, MEM:2004.3M
[03/23 07:26:30   1280s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.290, REAL:0.292, MEM:2004.3M
[03/23 07:26:30   1280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.9
[03/23 07:26:30   1280s] OPERPROF: Starting RefinePlace at level 1, MEM:2004.3M
[03/23 07:26:30   1280s] *** Starting refinePlace (0:21:21 mem=2004.3M) ***
[03/23 07:26:30   1280s] Total net bbox length = 5.547e+05 (2.730e+05 2.817e+05) (ext = 2.962e+04)
[03/23 07:26:30   1280s] Info: 39 insts are soft-fixed.
[03/23 07:26:30   1280s] 
[03/23 07:26:30   1280s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:26:30   1280s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:26:30   1280s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:26:30   1281s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2004.3M
[03/23 07:26:30   1281s] Starting refinePlace ...
[03/23 07:26:30   1281s] 
[03/23 07:26:30   1281s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:26:32   1282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:26:32   1282s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2006.3MB) @(0:21:21 - 0:21:23).
[03/23 07:26:32   1282s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:26:32   1282s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2006.3MB
[03/23 07:26:32   1282s] Statistics of distance of Instance movement in refine placement:
[03/23 07:26:32   1282s]   maximum (X+Y) =         0.00 um
[03/23 07:26:32   1282s]   mean    (X+Y) =         0.00 um
[03/23 07:26:32   1282s] Summary Report:
[03/23 07:26:32   1282s] Instances move: 0 (out of 40701 movable)
[03/23 07:26:32   1282s] Instances flipped: 0
[03/23 07:26:32   1282s] Mean displacement: 0.00 um
[03/23 07:26:32   1282s] Max displacement: 0.00 um 
[03/23 07:26:32   1282s] Total instances moved : 0
[03/23 07:26:32   1282s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.860, REAL:1.857, MEM:2006.3M
[03/23 07:26:32   1282s] Total net bbox length = 5.547e+05 (2.730e+05 2.817e+05) (ext = 2.962e+04)
[03/23 07:26:32   1282s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2006.3MB
[03/23 07:26:32   1282s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2006.3MB) @(0:21:21 - 0:21:23).
[03/23 07:26:32   1282s] *** Finished refinePlace (0:21:23 mem=2006.3M) ***
[03/23 07:26:32   1282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.9
[03/23 07:26:32   1282s] OPERPROF: Finished RefinePlace at level 1, CPU:2.050, REAL:2.045, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:2006.3M
[03/23 07:26:32   1283s] Finished re-routing un-routed nets (0:00:00.0 2006.3M)
[03/23 07:26:32   1283s] 
[03/23 07:26:32   1283s] OPERPROF: Starting DPlace-Init at level 1, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF:     Starting CMU at level 3, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.135, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2006.3M
[03/23 07:26:32   1283s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.216, MEM:2006.3M
[03/23 07:26:33   1283s] 
[03/23 07:26:33   1283s] Density : 0.9572
[03/23 07:26:33   1283s] Max route overflow : 0.0000
[03/23 07:26:33   1283s] 
[03/23 07:26:33   1283s] 
[03/23 07:26:33   1283s] *** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2006.3M) ***
[03/23 07:26:33   1284s] (I,S,L,T): WC_VIEW: 48.2725, 31.5456, 2.03788, 81.856
[03/23 07:26:33   1284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.9
[03/23 07:26:33   1284s] *** AreaOpt [finish] : cpu/real = 0:00:32.2/0:00:32.2 (1.0), totSession cpu/real = 0:21:24.2/0:22:19.2 (1.0), mem = 2006.3M
[03/23 07:26:33   1284s] 
[03/23 07:26:33   1284s] =============================================================================================
[03/23 07:26:33   1284s]  Step TAT Report for AreaOpt #2
[03/23 07:26:33   1284s] =============================================================================================
[03/23 07:26:33   1284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:26:33   1284s] ---------------------------------------------------------------------------------------------
[03/23 07:26:33   1284s] [ RefinePlace            ]      1   0:00:03.7  (  11.5 % )     0:00:03.7 /  0:00:03.7    1.0
[03/23 07:26:33   1284s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[03/23 07:26:33   1284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[03/23 07:26:33   1284s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 07:26:33   1284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:33   1284s] [ OptSingleIteration     ]      7   0:00:01.0  (   3.1 % )     0:00:24.9 /  0:00:25.0    1.0
[03/23 07:26:33   1284s] [ OptGetWeight           ]    647   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 07:26:33   1284s] [ OptEval                ]    647   0:00:10.5  (  32.8 % )     0:00:10.5 /  0:00:10.5    1.0
[03/23 07:26:33   1284s] [ OptCommit              ]    647   0:00:00.7  (   2.3 % )     0:00:00.7 /  0:00:00.7    0.9
[03/23 07:26:33   1284s] [ IncrTimingUpdate       ]    274   0:00:07.9  (  24.6 % )     0:00:07.9 /  0:00:08.0    1.0
[03/23 07:26:33   1284s] [ PostCommitDelayUpdate  ]    727   0:00:01.2  (   3.8 % )     0:00:04.7 /  0:00:04.6    1.0
[03/23 07:26:33   1284s] [ IncrDelayCalc          ]    975   0:00:03.5  (  10.9 % )     0:00:03.5 /  0:00:03.4    1.0
[03/23 07:26:33   1284s] [ MISC                   ]          0:00:03.1  (   9.7 % )     0:00:03.1 /  0:00:03.1    1.0
[03/23 07:26:33   1284s] ---------------------------------------------------------------------------------------------
[03/23 07:26:33   1284s]  AreaOpt #2 TOTAL                   0:00:32.2  ( 100.0 % )     0:00:32.2 /  0:00:32.2    1.0
[03/23 07:26:33   1284s] ---------------------------------------------------------------------------------------------
[03/23 07:26:33   1284s] 
[03/23 07:26:33   1284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1971.2M
[03/23 07:26:33   1284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.120, MEM:1971.2M
[03/23 07:26:33   1284s] TotalInstCnt at PhyDesignMc Destruction: 41,086
[03/23 07:26:33   1284s] End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=1933.25M, totSessionCpu=0:21:24).
[03/23 07:26:34   1285s] GigaOpt: WNS changes during reclaim: -2.335 -> -2.314 (bump -0.021, threshold 0.145) 1
[03/23 07:26:34   1285s] GigaOpt: TNS changes during reclaim: -89.540 -> -88.868 (bump -179.08, threshold 2.0) 1
[03/23 07:26:34   1285s] GigaOpt: TNS changes during reclaim: -89.540 -> -88.868 (bump -0.672, threshold 72.5) 1
[03/23 07:26:34   1285s] GigaOpt: TNS changes during reclaim: -75.818 -> -75.025 (bump -151.636, threshold 2.0) 1
[03/23 07:26:34   1285s] GigaOpt: TNS changes during reclaim: -89.540 -> -88.868 (bump -0.793, threshold 72.5) 1
[03/23 07:26:34   1285s] Begin: GigaOpt postEco DRV Optimization
[03/23 07:26:34   1285s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[03/23 07:26:34   1285s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:26:34   1285s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:25.2/0:22:20.2 (1.0), mem = 1933.2M
[03/23 07:26:34   1285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.10
[03/23 07:26:34   1285s] (I,S,L,T): WC_VIEW: 48.2725, 31.5456, 2.03788, 81.856
[03/23 07:26:34   1285s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:26:34   1285s] ### Creating PhyDesignMc. totSessionCpu=0:21:26 mem=1933.2M
[03/23 07:26:34   1285s] OPERPROF: Starting DPlace-Init at level 1, MEM:1933.2M
[03/23 07:26:34   1285s] z: 2, totalTracks: 1
[03/23 07:26:34   1285s] z: 4, totalTracks: 1
[03/23 07:26:34   1285s] z: 6, totalTracks: 1
[03/23 07:26:34   1285s] z: 8, totalTracks: 1
[03/23 07:26:34   1285s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:26:34   1285s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1933.2M
[03/23 07:26:35   1285s] OPERPROF:     Starting CMU at level 3, MEM:1933.2M
[03/23 07:26:35   1285s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1933.2M
[03/23 07:26:35   1285s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:1933.2M
[03/23 07:26:35   1285s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1933.2MB).
[03/23 07:26:35   1285s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.198, MEM:1933.2M
[03/23 07:26:35   1286s] TotalInstCnt at PhyDesignMc Initialization: 41,086
[03/23 07:26:35   1286s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:26 mem=1933.2M
[03/23 07:26:35   1286s] ### Creating RouteCongInterface, started
[03/23 07:26:35   1286s] 
[03/23 07:26:35   1286s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/23 07:26:35   1286s] 
[03/23 07:26:35   1286s] #optDebug: {0, 1.200}
[03/23 07:26:35   1286s] ### Creating RouteCongInterface, finished
[03/23 07:26:35   1286s] ### Creating LA Mngr. totSessionCpu=0:21:26 mem=1933.2M
[03/23 07:26:35   1286s] ### Creating LA Mngr, finished. totSessionCpu=0:21:26 mem=1933.2M
[03/23 07:26:38   1289s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1952.3M
[03/23 07:26:38   1289s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:1952.3M
[03/23 07:26:39   1289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:26:39   1289s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 07:26:39   1289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:26:39   1289s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 07:26:39   1289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:26:39   1290s] Info: violation cost 1.152215 (cap = 0.359622, tran = 0.792593, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:26:39   1290s] |     3|    35|    -0.02|     2|     2|    -0.01|     0|     0|     0|     0|    -2.31|   -88.87|       0|       0|       0|  95.72|          |         |
[03/23 07:26:39   1290s] Info: violation cost 1.152215 (cap = 0.359622, tran = 0.792593, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:26:39   1290s] |     3|    35|    -0.02|     2|     2|    -0.01|     0|     0|     0|     0|    -2.31|   -88.87|       0|       0|       0|  95.72| 0:00:00.0|  1993.5M|
[03/23 07:26:39   1290s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 07:26:39   1290s] 
[03/23 07:26:39   1290s] ###############################################################################
[03/23 07:26:39   1290s] #
[03/23 07:26:39   1290s] #  Large fanout net report:  
[03/23 07:26:39   1290s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[03/23 07:26:39   1290s] #     - current density: 95.72
[03/23 07:26:39   1290s] #
[03/23 07:26:39   1290s] #  List of high fanout nets:
[03/23 07:26:39   1290s] #
[03/23 07:26:39   1290s] ###############################################################################
[03/23 07:26:39   1290s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:26:39   1290s] Layer 3 has 609 constrained nets 
[03/23 07:26:39   1290s] Layer 7 has 253 constrained nets 
[03/23 07:26:39   1290s] **** End NDR-Layer Usage Statistics ****
[03/23 07:26:39   1290s] 
[03/23 07:26:39   1290s] 
[03/23 07:26:39   1290s] =======================================================================
[03/23 07:26:39   1290s]                 Reasons for remaining drv violations
[03/23 07:26:39   1290s] =======================================================================
[03/23 07:26:39   1290s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[03/23 07:26:39   1290s] 
[03/23 07:26:39   1290s] 
[03/23 07:26:39   1290s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1993.5M) ***
[03/23 07:26:39   1290s] 
[03/23 07:26:39   1290s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1974.5M
[03/23 07:26:39   1290s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.103, MEM:1974.5M
[03/23 07:26:39   1290s] TotalInstCnt at PhyDesignMc Destruction: 41,086
[03/23 07:26:40   1290s] (I,S,L,T): WC_VIEW: 48.2725, 31.5456, 2.03788, 81.856
[03/23 07:26:40   1290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.10
[03/23 07:26:40   1290s] *** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:21:30.9/0:22:25.9 (1.0), mem = 1974.5M
[03/23 07:26:40   1290s] 
[03/23 07:26:40   1290s] =============================================================================================
[03/23 07:26:40   1290s]  Step TAT Report for DrvOpt #3
[03/23 07:26:40   1290s] =============================================================================================
[03/23 07:26:40   1290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:26:40   1290s] ---------------------------------------------------------------------------------------------
[03/23 07:26:40   1290s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:26:40   1290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:40   1290s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  10.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 07:26:40   1290s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 07:26:40   1290s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:40   1290s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:26:40   1290s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:40   1290s] [ OptEval                ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:26:40   1290s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:40   1290s] [ DrvFindVioNets         ]      2   0:00:00.5  (   7.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 07:26:40   1290s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 07:26:40   1290s] [ MISC                   ]          0:00:04.2  (  72.3 % )     0:00:04.2 /  0:00:04.2    1.0
[03/23 07:26:40   1290s] ---------------------------------------------------------------------------------------------
[03/23 07:26:40   1290s]  DrvOpt #3 TOTAL                    0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.8    1.0
[03/23 07:26:40   1290s] ---------------------------------------------------------------------------------------------
[03/23 07:26:40   1290s] 
[03/23 07:26:40   1290s] End: GigaOpt postEco DRV Optimization
[03/23 07:26:41   1292s]   Timing/DRV Snapshot: (REF)
[03/23 07:26:41   1292s]      Weighted WNS: -2.314
[03/23 07:26:41   1292s]       All  PG WNS: -2.314
[03/23 07:26:41   1292s]       High PG WNS: -2.314
[03/23 07:26:41   1292s]       All  PG TNS: -88.868
[03/23 07:26:41   1292s]       High PG TNS: -75.026
[03/23 07:26:41   1292s]          Tran DRV: 0
[03/23 07:26:41   1292s]           Cap DRV: 1
[03/23 07:26:41   1292s]        Fanout DRV: 0
[03/23 07:26:41   1292s]            Glitch: 0
[03/23 07:26:41   1292s]    Category Slack: { [L, -2.314] [H, -2.314] [H, -2.314] }
[03/23 07:26:41   1292s] 
[03/23 07:26:41   1292s] **optDesign ... cpu = 0:20:56, real = 0:20:55, mem = 1562.1M, totSessionCpu=0:21:32 **
[03/23 07:26:41   1292s] **optDesign ... cpu = 0:20:56, real = 0:20:55, mem = 1561.3M, totSessionCpu=0:21:33 **
[03/23 07:26:41   1292s] ** Profile ** Start :  cpu=0:00:00.0, mem=1933.5M
[03/23 07:26:41   1292s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1933.5M
[03/23 07:26:41   1292s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.127, MEM:1933.5M
[03/23 07:26:41   1292s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1933.5M
[03/23 07:26:42   1293s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1943.5M
[03/23 07:26:43   1294s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1943.5M
[03/23 07:26:43   1294s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.314  | -2.314  | -0.028  | -0.130  |
|           TNS (ns):| -88.869 | -74.998 | -0.028  | -13.843 |
|    Violating Paths:|   492   |   301   |    1    |   190   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.281%
       (95.724% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1943.5M
[03/23 07:26:43   1294s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/23 07:26:43   1294s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:26:43   1294s] ### Creating LA Mngr. totSessionCpu=0:21:34 mem=1943.5M
[03/23 07:26:43   1294s] ### Creating LA Mngr, finished. totSessionCpu=0:21:34 mem=1943.5M
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin: Power Optimization
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin Power Analysis
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s]              0V	    VSS
[03/23 07:26:43   1294s]            0.9V	    VDD
[03/23 07:26:43   1294s] Begin Processing Timing Library for Power Calculation
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin Processing Timing Library for Power Calculation
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin Processing Power Net/Grid for Power Calculation
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1563.09MB/3087.73MB/1723.93MB)
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin Processing Timing Window Data for Power Calculation
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1563.09MB/3087.73MB/1723.93MB)
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin Processing User Attributes
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1563.09MB/3087.73MB/1723.93MB)
[03/23 07:26:43   1294s] 
[03/23 07:26:43   1294s] Begin Processing Signal Activity
[03/23 07:26:43   1294s] 
[03/23 07:26:45   1296s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)
[03/23 07:26:45   1296s] 
[03/23 07:26:45   1296s] Begin Power Computation
[03/23 07:26:45   1296s] 
[03/23 07:26:45   1296s]       ----------------------------------------------------------
[03/23 07:26:45   1296s]       # of cell(s) missing both power/leakage table: 0
[03/23 07:26:45   1296s]       # of cell(s) missing power table: 1
[03/23 07:26:45   1296s]       # of cell(s) missing leakage table: 0
[03/23 07:26:45   1296s]       # of MSMV cell(s) missing power_level: 0
[03/23 07:26:45   1296s]       ----------------------------------------------------------
[03/23 07:26:45   1296s] CellName                                  Missing Table(s)
[03/23 07:26:45   1296s] TIEL                                      internal power, 
[03/23 07:26:45   1296s] 
[03/23 07:26:45   1296s] 
[03/23 07:26:49   1300s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)
[03/23 07:26:49   1300s] 
[03/23 07:26:49   1300s] Begin Processing User Attributes
[03/23 07:26:49   1300s] 
[03/23 07:26:49   1300s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)
[03/23 07:26:49   1300s] 
[03/23 07:26:49   1300s] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)
[03/23 07:26:49   1300s] 
[03/23 07:26:49   1300s] *



[03/23 07:26:49   1300s] Total Power
[03/23 07:26:49   1300s] -----------------------------------------------------------------------------------------
[03/23 07:26:49   1300s] Total Internal Power:       49.95984288 	   59.6856%
[03/23 07:26:49   1300s] Total Switching Power:      31.57367978 	   37.7202%
[03/23 07:26:49   1300s] Total Leakage Power:         2.17143162 	    2.5941%
[03/23 07:26:49   1300s] Total Power:                83.70495416
[03/23 07:26:49   1300s] -----------------------------------------------------------------------------------------
[03/23 07:26:50   1301s] Processing average sequential pin duty cycle 
[03/23 07:26:50   1301s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 07:26:50   1301s] ### Creating PhyDesignMc. totSessionCpu=0:21:41 mem=2011.5M
[03/23 07:26:50   1301s] OPERPROF: Starting DPlace-Init at level 1, MEM:2011.5M
[03/23 07:26:50   1301s] z: 2, totalTracks: 1
[03/23 07:26:50   1301s] z: 4, totalTracks: 1
[03/23 07:26:50   1301s] z: 6, totalTracks: 1
[03/23 07:26:50   1301s] z: 8, totalTracks: 1
[03/23 07:26:50   1301s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 07:26:50   1301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2011.5M
[03/23 07:26:50   1301s] OPERPROF:     Starting CMU at level 3, MEM:2011.5M
[03/23 07:26:50   1301s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2011.5M
[03/23 07:26:50   1301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:2011.5M
[03/23 07:26:50   1301s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2011.5MB).
[03/23 07:26:50   1301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.193, MEM:2011.5M
[03/23 07:26:50   1301s] TotalInstCnt at PhyDesignMc Initialization: 41,086
[03/23 07:26:50   1301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:42 mem=2011.5M
[03/23 07:26:51   1301s]   Timing Snapshot: (REF)
[03/23 07:26:51   1301s]      Weighted WNS: -2.314
[03/23 07:26:51   1301s]       All  PG WNS: -2.314
[03/23 07:26:51   1301s]       High PG WNS: -2.314
[03/23 07:26:51   1301s]       All  PG TNS: -88.868
[03/23 07:26:51   1301s]       High PG TNS: -75.026
[03/23 07:26:51   1301s]    Category Slack: { [L, -2.314] [H, -2.314] [H, -2.314] }
[03/23 07:26:51   1301s] 
[03/23 07:26:52   1303s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2027.5M
[03/23 07:26:52   1303s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2027.5M
[03/23 07:26:59   1310s] 
[03/23 07:26:59   1310s] Phase 1 finished in (cpu = 0:00:05.0) (real = 0:00:05.0) **
[03/23 07:26:59   1310s] 
[03/23 07:26:59   1310s] =============================================================================================
[03/23 07:26:59   1310s]  Step TAT Report for PowerOpt #1
[03/23 07:26:59   1310s] =============================================================================================
[03/23 07:26:59   1310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:26:59   1310s] ---------------------------------------------------------------------------------------------
[03/23 07:26:59   1310s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.3    1.0
[03/23 07:26:59   1310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:59   1310s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 07:26:59   1310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:59   1310s] [ BottleneckAnalyzerInit ]      1   0:00:02.4  (  30.1 % )     0:00:02.4 /  0:00:02.4    1.0
[03/23 07:26:59   1310s] [ OptSingleIteration     ]      3   0:00:00.2  (   2.5 % )     0:00:02.4 /  0:00:02.4    1.0
[03/23 07:26:59   1310s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:26:59   1310s] [ OptEval                ]      3   0:00:01.7  (  20.8 % )     0:00:01.7 /  0:00:01.7    1.0
[03/23 07:26:59   1310s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 07:26:59   1310s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 07:26:59   1310s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:26:59   1310s] [ IncrDelayCalc          ]     12   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 07:26:59   1310s] [ DrvFindVioNets         ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 07:26:59   1310s] [ MISC                   ]          0:00:02.5  (  31.2 % )     0:00:02.5 /  0:00:02.5    1.0
[03/23 07:26:59   1310s] ---------------------------------------------------------------------------------------------
[03/23 07:26:59   1310s]  PowerOpt #1 TOTAL                  0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.1    1.0
[03/23 07:26:59   1310s] ---------------------------------------------------------------------------------------------
[03/23 07:26:59   1310s] 
[03/23 07:26:59   1310s] Finished Timing Update in (cpu = 0:00:08.4) (real = 0:00:08.0) **
[03/23 07:26:59   1310s] OPT: Doing preprocessing before recovery...
[03/23 07:27:01   1311s]   Timing Snapshot: (TGT)
[03/23 07:27:01   1311s]      Weighted WNS: -2.314
[03/23 07:27:01   1311s]       All  PG WNS: -2.314
[03/23 07:27:01   1311s]       High PG WNS: -2.314
[03/23 07:27:01   1311s]       All  PG TNS: -90.794
[03/23 07:27:01   1311s]       High PG TNS: -76.600
[03/23 07:27:01   1311s]    Category Slack: { [L, -2.314] [H, -2.314] [H, -2.314] }
[03/23 07:27:01   1311s] 
[03/23 07:27:01   1311s] Checking setup slack degradation ...
[03/23 07:27:01   1311s] 
[03/23 07:27:01   1311s] Recovery Manager:
[03/23 07:27:01   1311s]   Low  Effort WNS Jump: 0.000 (REF: -2.314, TGT: -2.314, Threshold: 0.010) - Skip
[03/23 07:27:01   1311s]   High Effort WNS Jump: 0.000 (REF: { -2.314, -2.314 }, TGT: { -2.314, -2.314 }, Threshold: 0.010) - Skip
[03/23 07:27:01   1311s]   Low  Effort TNS Jump: 1.925 (REF: -88.868, TGT: -90.794, Threshold: 17.774) - Skip
[03/23 07:27:01   1311s]   High Effort TNS Jump: 1.575 (REF: -75.026, TGT: -76.600, Threshold: 5.000) - Skip
[03/23 07:27:01   1311s] 
[03/23 07:27:01   1312s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.6M
[03/23 07:27:01   1312s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.113, MEM:2046.6M
[03/23 07:27:01   1312s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2046.6M
[03/23 07:27:01   1312s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2046.6M
[03/23 07:27:02   1312s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2046.6M
[03/23 07:27:02   1312s] OPERPROF:       Starting CMU at level 4, MEM:2046.6M
[03/23 07:27:02   1312s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:2046.6M
[03/23 07:27:02   1312s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.153, MEM:2046.6M
[03/23 07:27:02   1312s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.239, MEM:2046.6M
[03/23 07:27:02   1312s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.239, MEM:2046.6M
[03/23 07:27:02   1312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.10
[03/23 07:27:02   1312s] OPERPROF: Starting RefinePlace at level 1, MEM:2046.6M
[03/23 07:27:02   1312s] *** Starting refinePlace (0:21:53 mem=2046.6M) ***
[03/23 07:27:02   1313s] Total net bbox length = 5.548e+05 (2.731e+05 2.817e+05) (ext = 2.962e+04)
[03/23 07:27:02   1313s] Info: 39 insts are soft-fixed.
[03/23 07:27:02   1313s] 
[03/23 07:27:02   1313s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:27:02   1313s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:02   1313s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:02   1313s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2046.6M
[03/23 07:27:02   1313s] Starting refinePlace ...
[03/23 07:27:02   1313s] 
[03/23 07:27:02   1313s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:27:04   1314s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:04   1314s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2046.6MB) @(0:21:53 - 0:21:55).
[03/23 07:27:04   1314s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:04   1314s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2046.6MB
[03/23 07:27:04   1314s] Statistics of distance of Instance movement in refine placement:
[03/23 07:27:04   1314s]   maximum (X+Y) =         0.00 um
[03/23 07:27:04   1314s]   mean    (X+Y) =         0.00 um
[03/23 07:27:04   1314s] Summary Report:
[03/23 07:27:04   1314s] Instances move: 0 (out of 40701 movable)
[03/23 07:27:04   1314s] Instances flipped: 0
[03/23 07:27:04   1314s] Mean displacement: 0.00 um
[03/23 07:27:04   1314s] Max displacement: 0.00 um 
[03/23 07:27:04   1314s] Total instances moved : 0
[03/23 07:27:04   1315s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.860, REAL:1.857, MEM:2046.6M
[03/23 07:27:04   1315s] Total net bbox length = 5.548e+05 (2.731e+05 2.817e+05) (ext = 2.962e+04)
[03/23 07:27:04   1315s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2046.6MB
[03/23 07:27:04   1315s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2046.6MB) @(0:21:53 - 0:21:55).
[03/23 07:27:04   1315s] *** Finished refinePlace (0:21:55 mem=2046.6M) ***
[03/23 07:27:04   1315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.10
[03/23 07:27:04   1315s] OPERPROF: Finished RefinePlace at level 1, CPU:2.040, REAL:2.035, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.101, MEM:2046.6M
[03/23 07:27:04   1315s] Finished re-routing un-routed nets (0:00:00.0 2046.6M)
[03/23 07:27:04   1315s] 
[03/23 07:27:04   1315s] OPERPROF: Starting DPlace-Init at level 1, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF:     Starting CMU at level 3, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.143, MEM:2046.6M
[03/23 07:27:04   1315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.229, MEM:2046.6M
[03/23 07:27:05   1316s] 
[03/23 07:27:05   1316s] Density : 0.9571
[03/23 07:27:05   1316s] Max route overflow : 0.0000
[03/23 07:27:05   1316s] 
[03/23 07:27:05   1316s] Begin: Core Power Optimization
[03/23 07:27:05   1316s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:56.0/0:22:51.0 (1.0), mem = 2046.6M
[03/23 07:27:05   1316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.12
[03/23 07:27:05   1316s] (I,S,L,T): WC_VIEW: 48.2392, 31.543, 2.03381, 81.8161
[03/23 07:27:05   1316s] ### Creating RouteCongInterface, started
[03/23 07:27:05   1316s] 
[03/23 07:27:05   1316s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/23 07:27:05   1316s] 
[03/23 07:27:05   1316s] #optDebug: {0, 1.200}
[03/23 07:27:05   1316s] ### Creating RouteCongInterface, finished
[03/23 07:27:05   1316s] ### Creating LA Mngr. totSessionCpu=0:21:57 mem=2046.6M
[03/23 07:27:05   1316s] ### Creating LA Mngr, finished. totSessionCpu=0:21:57 mem=2046.6M
[03/23 07:27:06   1317s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2046.6M
[03/23 07:27:06   1317s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2046.6M
[03/23 07:27:07   1318s] Info: violation cost 1.152215 (cap = 0.359622, tran = 0.792593, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:27:07   1318s] Reclaim Optimization WNS Slack -2.314  TNS Slack -90.794 Density 95.71
[03/23 07:27:07   1318s] +----------+---------+--------+--------+------------+--------+
[03/23 07:27:07   1318s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 07:27:07   1318s] +----------+---------+--------+--------+------------+--------+
[03/23 07:27:07   1318s] |    95.71%|        -|  -2.314| -90.794|   0:00:00.0| 2046.6M|
[03/23 07:27:07   1318s] Running power reclaim iteration with 12.35744 cutoff 
[03/23 07:27:08   1319s] |    95.71%|        0|  -2.314| -90.794|   0:00:01.0| 2046.6M|
[03/23 07:27:08   1319s] Running power reclaim iteration with 12.35744 cutoff 
[03/23 07:27:23   1334s] |    95.71%|      688|  -2.314| -90.914|   0:00:15.0| 2084.8M|
[03/23 07:27:23   1334s] Running power reclaim iteration with 12.35744 cutoff 
[03/23 07:27:28   1339s] |    95.70%|        4|  -2.314| -90.895|   0:00:05.0| 2082.8M|
[03/23 07:27:28   1339s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/23 07:27:28   1339s] Running power reclaim iteration with 18.53617 cutoff 
[03/23 07:27:35   1346s] |    95.70%|        1|  -2.314| -90.895|   0:00:07.0| 2082.8M|
[03/23 07:27:36   1346s] Running power reclaim iteration with 2.47149 cutoff 
[03/23 07:27:41   1352s] |    95.70%|        0|  -2.314| -90.895|   0:00:06.0| 2082.8M|
[03/23 07:27:41   1352s] +----------+---------+--------+--------+------------+--------+
[03/23 07:27:41   1352s] Reclaim Optimization End WNS Slack -2.314  TNS Slack -90.895 Density 95.70
[03/23 07:27:41   1352s] 
[03/23 07:27:41   1352s] ** Summary: Restruct = 4 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[03/23 07:27:41   1352s] --------------------------------------------------------------
[03/23 07:27:41   1352s] |                                   | Total     | Sequential |
[03/23 07:27:41   1352s] --------------------------------------------------------------
[03/23 07:27:41   1352s] | Num insts resized                 |       1  |       0    |
[03/23 07:27:41   1352s] | Num insts undone                  |       0  |       0    |
[03/23 07:27:41   1352s] | Num insts Downsized               |       1  |       0    |
[03/23 07:27:41   1352s] | Num insts Samesized               |       0  |       0    |
[03/23 07:27:41   1352s] | Num insts Upsized                 |       0  |       0    |
[03/23 07:27:41   1352s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 07:27:41   1352s] --------------------------------------------------------------
[03/23 07:27:41   1352s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:27:41   1352s] Layer 3 has 609 constrained nets 
[03/23 07:27:41   1352s] Layer 7 has 253 constrained nets 
[03/23 07:27:41   1352s] **** End NDR-Layer Usage Statistics ****
[03/23 07:27:41   1352s] 
[03/23 07:27:41   1352s] 
[03/23 07:27:41   1352s] =======================================================================
[03/23 07:27:41   1352s]                 Reasons for not reclaiming further
[03/23 07:27:41   1352s] =======================================================================
[03/23 07:27:41   1352s] *info: Total 42 instance(s) which couldn't be reclaimed.
[03/23 07:27:41   1352s] 
[03/23 07:27:41   1352s] Resizing failure reasons
[03/23 07:27:41   1352s] ------------------------------------------------
[03/23 07:27:41   1352s] *info:     2 instance(s): Could not be reclaimed because of no valid cell for resizing.
[03/23 07:27:41   1352s] *info:    40 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/23 07:27:41   1352s] 
[03/23 07:27:41   1352s] 
[03/23 07:27:41   1352s] Number of insts committed for which the initial cell was dont use = 0
[03/23 07:27:41   1352s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/23 07:27:41   1352s] End: Core Power Optimization (cpu = 0:00:36.8) (real = 0:00:36.0) **
[03/23 07:27:42   1353s] (I,S,L,T): WC_VIEW: 48.2353, 31.5449, 2.03359, 81.8138
[03/23 07:27:42   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.12
[03/23 07:27:42   1353s] *** PowerOpt [finish] : cpu/real = 0:00:37.0/0:00:37.0 (1.0), totSession cpu/real = 0:22:33.1/0:23:28.0 (1.0), mem = 2082.8M
[03/23 07:27:42   1353s] 
[03/23 07:27:42   1353s] =============================================================================================
[03/23 07:27:42   1353s]  Step TAT Report for PowerOpt #2
[03/23 07:27:42   1353s] =============================================================================================
[03/23 07:27:42   1353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:27:42   1353s] ---------------------------------------------------------------------------------------------
[03/23 07:27:42   1353s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:27:42   1353s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:42   1353s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 07:27:42   1353s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:42   1353s] [ BottleneckAnalyzerInit ]      2   0:00:04.5  (  12.1 % )     0:00:04.5 /  0:00:04.5    1.0
[03/23 07:27:42   1353s] [ OptSingleIteration     ]      8   0:00:01.0  (   2.7 % )     0:00:28.8 /  0:00:28.8    1.0
[03/23 07:27:42   1353s] [ OptGetWeight           ]     77   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 07:27:42   1353s] [ OptEval                ]     77   0:00:24.1  (  65.2 % )     0:00:24.1 /  0:00:24.2    1.0
[03/23 07:27:42   1353s] [ OptCommit              ]     77   0:00:02.3  (   6.1 % )     0:00:03.6 /  0:00:03.6    1.0
[03/23 07:27:42   1353s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 07:27:42   1353s] [ PostCommitDelayUpdate  ]    730   0:00:00.3  (   0.9 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 07:27:42   1353s] [ IncrDelayCalc          ]   1534   0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:01.2    1.1
[03/23 07:27:42   1353s] [ DrvFindVioNets         ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 07:27:42   1353s] [ MISC                   ]          0:00:03.0  (   8.0 % )     0:00:03.0 /  0:00:02.9    1.0
[03/23 07:27:42   1353s] ---------------------------------------------------------------------------------------------
[03/23 07:27:42   1353s]  PowerOpt #2 TOTAL                  0:00:37.0  ( 100.0 % )     0:00:37.0 /  0:00:37.0    1.0
[03/23 07:27:42   1353s] ---------------------------------------------------------------------------------------------
[03/23 07:27:42   1353s] 
[03/23 07:27:42   1353s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.105, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF:       Starting CMU at level 4, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.141, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.221, MEM:2082.8M
[03/23 07:27:42   1353s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.221, MEM:2082.8M
[03/23 07:27:42   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.11
[03/23 07:27:42   1353s] OPERPROF: Starting RefinePlace at level 1, MEM:2082.8M
[03/23 07:27:42   1353s] *** Starting refinePlace (0:22:34 mem=2082.8M) ***
[03/23 07:27:42   1353s] Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
[03/23 07:27:42   1353s] Info: 39 insts are soft-fixed.
[03/23 07:27:42   1353s] 
[03/23 07:27:42   1353s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:27:42   1353s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:42   1353s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:42   1353s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2082.8M
[03/23 07:27:42   1353s] Starting refinePlace ...
[03/23 07:27:43   1353s] 
[03/23 07:27:43   1353s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:27:44   1355s] Move report: legalization moves 7 insts, mean move: 1.89 um, max move: 4.00 um
[03/23 07:27:44   1355s] 	Max move on inst (normalizer_inst/U5171): (279.60, 37.00) --> (280.00, 40.60)
[03/23 07:27:44   1355s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2082.8MB) @(0:22:34 - 0:22:35).
[03/23 07:27:44   1355s] Move report: Detail placement moves 7 insts, mean move: 1.89 um, max move: 4.00 um
[03/23 07:27:44   1355s] 	Max move on inst (normalizer_inst/U5171): (279.60, 37.00) --> (280.00, 40.60)
[03/23 07:27:44   1355s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2082.8MB
[03/23 07:27:44   1355s] Statistics of distance of Instance movement in refine placement:
[03/23 07:27:44   1355s]   maximum (X+Y) =         4.00 um
[03/23 07:27:44   1355s]   inst (normalizer_inst/U5171) with max move: (279.6, 37) -> (280, 40.6)
[03/23 07:27:44   1355s]   mean    (X+Y) =         1.80 um
[03/23 07:27:44   1355s] Total instances flipped for legalization: 1
[03/23 07:27:44   1355s] Summary Report:
[03/23 07:27:44   1355s] Instances move: 6 (out of 40695 movable)
[03/23 07:27:44   1355s] Instances flipped: 1
[03/23 07:27:44   1355s] Mean displacement: 1.80 um
[03/23 07:27:44   1355s] Max displacement: 4.00 um (Instance: normalizer_inst/U5171) (279.6, 37) -> (280, 40.6)
[03/23 07:27:44   1355s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
[03/23 07:27:44   1355s] Total instances moved : 6
[03/23 07:27:44   1355s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.700, REAL:1.666, MEM:2082.8M
[03/23 07:27:44   1355s] Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
[03/23 07:27:44   1355s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2082.8MB
[03/23 07:27:44   1355s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2082.8MB) @(0:22:34 - 0:22:35).
[03/23 07:27:44   1355s] *** Finished refinePlace (0:22:35 mem=2082.8M) ***
[03/23 07:27:44   1355s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.11
[03/23 07:27:44   1355s] OPERPROF: Finished RefinePlace at level 1, CPU:1.860, REAL:1.822, MEM:2082.8M
[03/23 07:27:44   1355s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2082.8M
[03/23 07:27:44   1355s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.101, MEM:2082.8M
[03/23 07:27:44   1355s] Finished re-routing un-routed nets (0:00:00.0 2082.8M)
[03/23 07:27:44   1355s] 
[03/23 07:27:44   1355s] OPERPROF: Starting DPlace-Init at level 1, MEM:2082.8M
[03/23 07:27:44   1355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2082.8M
[03/23 07:27:45   1356s] OPERPROF:     Starting CMU at level 3, MEM:2082.8M
[03/23 07:27:45   1356s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2082.8M
[03/23 07:27:45   1356s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.134, MEM:2082.8M
[03/23 07:27:45   1356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.219, MEM:2082.8M
[03/23 07:27:45   1356s] 
[03/23 07:27:45   1356s] Density : 0.9570
[03/23 07:27:45   1356s] Max route overflow : 0.0000
[03/23 07:27:45   1356s] 
[03/23 07:27:45   1356s] 
[03/23 07:27:45   1356s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2082.8M) ***
[03/23 07:27:46   1357s] Info: violation cost 1.152215 (cap = 0.359622, tran = 0.792593, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 07:27:46   1357s]   Timing Snapshot: (TGT)
[03/23 07:27:46   1357s]      Weighted WNS: -2.314
[03/23 07:27:46   1357s]       All  PG WNS: -2.314
[03/23 07:27:46   1357s]       High PG WNS: -2.314
[03/23 07:27:46   1357s]       All  PG TNS: -90.895
[03/23 07:27:46   1357s]       High PG TNS: -76.686
[03/23 07:27:46   1357s]    Category Slack: { [L, -2.314] [H, -2.314] [H, -2.314] }
[03/23 07:27:46   1357s] 
[03/23 07:27:46   1357s] Checking setup slack degradation ...
[03/23 07:27:46   1357s] 
[03/23 07:27:46   1357s] Recovery Manager:
[03/23 07:27:46   1357s]   Low  Effort WNS Jump: 0.000 (REF: -2.314, TGT: -2.314, Threshold: 0.010) - Skip
[03/23 07:27:46   1357s]   High Effort WNS Jump: 0.000 (REF: { -2.314, -2.314 }, TGT: { -2.314, -2.314 }, Threshold: 0.010) - Skip
[03/23 07:27:46   1357s]   Low  Effort TNS Jump: 2.027 (REF: -88.868, TGT: -90.895, Threshold: 17.774) - Skip
[03/23 07:27:46   1357s]   High Effort TNS Jump: 1.661 (REF: -75.026, TGT: -76.686, Threshold: 5.000) - Skip
[03/23 07:27:46   1357s] 
[03/23 07:27:46   1357s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/23 07:27:47   1357s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:27:47   1357s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:38.0/0:23:32.8 (1.0), mem = 2082.8M
[03/23 07:27:47   1357s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19784.13
[03/23 07:27:47   1358s] (I,S,L,T): WC_VIEW: 48.2353, 31.5449, 2.03359, 81.8138
[03/23 07:27:47   1358s] ### Creating RouteCongInterface, started
[03/23 07:27:47   1358s] 
[03/23 07:27:47   1358s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/23 07:27:47   1358s] 
[03/23 07:27:47   1358s] #optDebug: {0, 1.200}
[03/23 07:27:47   1358s] ### Creating RouteCongInterface, finished
[03/23 07:27:47   1358s] ### Creating LA Mngr. totSessionCpu=0:22:39 mem=2082.8M
[03/23 07:27:47   1358s] ### Creating LA Mngr, finished. totSessionCpu=0:22:39 mem=2082.8M
[03/23 07:27:52   1363s] Info: 609 clock nets excluded from IPO operation.
[03/23 07:27:54   1365s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2092.3M
[03/23 07:27:54   1365s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2092.3M
[03/23 07:27:55   1366s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:27:55   1366s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/23 07:27:55   1366s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:27:55   1366s] |  -2.314|   -2.314| -90.895|  -90.895|    95.70%|   0:00:00.0| 2092.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/23 07:27:55   1366s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/23 07:27:55   1366s] 
[03/23 07:27:55   1366s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2111.4M) ***
[03/23 07:27:55   1366s] 
[03/23 07:27:55   1366s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2111.4M) ***
[03/23 07:27:55   1366s] **** Begin NDR-Layer Usage Statistics ****
[03/23 07:27:55   1366s] Layer 3 has 609 constrained nets 
[03/23 07:27:55   1366s] Layer 7 has 253 constrained nets 
[03/23 07:27:55   1366s] **** End NDR-Layer Usage Statistics ****
[03/23 07:27:55   1366s] (I,S,L,T): WC_VIEW: 48.2353, 31.5449, 2.03359, 81.8138
[03/23 07:27:55   1366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19784.13
[03/23 07:27:55   1366s] *** SetupOpt [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 0:22:46.8/0:23:41.7 (1.0), mem = 2101.9M
[03/23 07:27:55   1366s] 
[03/23 07:27:55   1366s] =============================================================================================
[03/23 07:27:55   1366s]  Step TAT Report for HardenOpt #1
[03/23 07:27:55   1366s] =============================================================================================
[03/23 07:27:55   1366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:27:55   1366s] ---------------------------------------------------------------------------------------------
[03/23 07:27:55   1366s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:27:55   1366s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:55   1366s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 07:27:55   1366s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:55   1366s] [ TransformInit          ]      1   0:00:07.2  (  81.7 % )     0:00:07.2 /  0:00:07.2    1.0
[03/23 07:27:55   1366s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 07:27:55   1366s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 07:27:55   1366s] [ OptEval                ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 07:27:55   1366s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:55   1366s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:55   1366s] [ SetupOptGetWorkingSet  ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 07:27:55   1366s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 07:27:55   1366s] [ MISC                   ]          0:00:01.1  (  12.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 07:27:55   1366s] ---------------------------------------------------------------------------------------------
[03/23 07:27:55   1366s]  HardenOpt #1 TOTAL                 0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.8    1.0
[03/23 07:27:55   1366s] ---------------------------------------------------------------------------------------------
[03/23 07:27:55   1366s] 
[03/23 07:27:55   1366s] Executing incremental physical updates
[03/23 07:27:56   1366s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.103, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF:       Starting CMU at level 4, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.137, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.213, MEM:2101.9M
[03/23 07:27:56   1367s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.213, MEM:2101.9M
[03/23 07:27:56   1367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19784.12
[03/23 07:27:56   1367s] OPERPROF: Starting RefinePlace at level 1, MEM:2101.9M
[03/23 07:27:56   1367s] *** Starting refinePlace (0:22:47 mem=2101.9M) ***
[03/23 07:27:56   1367s] Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
[03/23 07:27:56   1367s] Info: 39 insts are soft-fixed.
[03/23 07:27:56   1367s] 
[03/23 07:27:56   1367s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:27:56   1367s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:56   1367s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:56   1367s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2101.9M
[03/23 07:27:56   1367s] Starting refinePlace ...
[03/23 07:27:56   1367s] 
[03/23 07:27:56   1367s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/23 07:27:58   1369s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:58   1369s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:02.0, mem=2101.9MB) @(0:22:47 - 0:22:49).
[03/23 07:27:58   1369s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 07:27:58   1369s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2101.9MB
[03/23 07:27:58   1369s] Statistics of distance of Instance movement in refine placement:
[03/23 07:27:58   1369s]   maximum (X+Y) =         0.00 um
[03/23 07:27:58   1369s]   mean    (X+Y) =         0.00 um
[03/23 07:27:58   1369s] Summary Report:
[03/23 07:27:58   1369s] Instances move: 0 (out of 40695 movable)
[03/23 07:27:58   1369s] Instances flipped: 0
[03/23 07:27:58   1369s] Mean displacement: 0.00 um
[03/23 07:27:58   1369s] Max displacement: 0.00 um 
[03/23 07:27:58   1369s] Total instances moved : 0
[03/23 07:27:58   1369s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.670, REAL:1.676, MEM:2101.9M
[03/23 07:27:58   1369s] Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
[03/23 07:27:58   1369s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2101.9MB
[03/23 07:27:58   1369s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2101.9MB) @(0:22:47 - 0:22:49).
[03/23 07:27:58   1369s] *** Finished refinePlace (0:22:49 mem=2101.9M) ***
[03/23 07:27:58   1369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19784.12
[03/23 07:27:58   1369s] OPERPROF: Finished RefinePlace at level 1, CPU:1.840, REAL:1.836, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.097, MEM:2101.9M
[03/23 07:27:58   1369s] Finished re-routing un-routed nets (0:00:00.0 2101.9M)
[03/23 07:27:58   1369s] 
[03/23 07:27:58   1369s] OPERPROF: Starting DPlace-Init at level 1, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF:     Starting CMU at level 3, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.136, MEM:2101.9M
[03/23 07:27:58   1369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.216, MEM:2101.9M
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Density : 0.9570
[03/23 07:27:59   1370s] Max route overflow : 0.0000
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:04.0 mem=2101.9M) ***
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Begin Power Analysis
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s]              0V	    VSS
[03/23 07:27:59   1370s]            0.9V	    VDD
[03/23 07:27:59   1370s] Begin Processing Timing Library for Power Calculation
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Begin Processing Timing Library for Power Calculation
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Begin Processing Power Net/Grid for Power Calculation
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1644.41MB/3246.30MB/1723.93MB)
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Begin Processing Timing Window Data for Power Calculation
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1644.41MB/3246.30MB/1723.93MB)
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Begin Processing User Attributes
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1644.41MB/3246.30MB/1723.93MB)
[03/23 07:27:59   1370s] 
[03/23 07:27:59   1370s] Begin Processing Signal Activity
[03/23 07:27:59   1370s] 
[03/23 07:28:01   1372s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1645.15MB/3246.30MB/1723.93MB)
[03/23 07:28:01   1372s] 
[03/23 07:28:01   1372s] Begin Power Computation
[03/23 07:28:01   1372s] 
[03/23 07:28:01   1372s]       ----------------------------------------------------------
[03/23 07:28:01   1372s]       # of cell(s) missing both power/leakage table: 0
[03/23 07:28:01   1372s]       # of cell(s) missing power table: 1
[03/23 07:28:01   1372s]       # of cell(s) missing leakage table: 0
[03/23 07:28:01   1372s]       # of MSMV cell(s) missing power_level: 0
[03/23 07:28:01   1372s]       ----------------------------------------------------------
[03/23 07:28:01   1372s] CellName                                  Missing Table(s)
[03/23 07:28:01   1372s] TIEL                                      internal power, 
[03/23 07:28:01   1372s] 
[03/23 07:28:01   1372s] 
[03/23 07:28:05   1375s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)
[03/23 07:28:05   1375s] 
[03/23 07:28:05   1375s] Begin Processing User Attributes
[03/23 07:28:05   1375s] 
[03/23 07:28:05   1375s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)
[03/23 07:28:05   1375s] 
[03/23 07:28:05   1375s] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)
[03/23 07:28:05   1375s] 
[03/23 07:28:05   1376s] *



[03/23 07:28:05   1376s] Total Power
[03/23 07:28:05   1376s] -----------------------------------------------------------------------------------------
[03/23 07:28:05   1376s] Total Internal Power:       49.89439347 	   59.6809%
[03/23 07:28:05   1376s] Total Switching Power:      31.54058042 	   37.7271%
[03/23 07:28:05   1376s] Total Leakage Power:         2.16691048 	    2.5919%
[03/23 07:28:05   1376s] Total Power:                83.60188421
[03/23 07:28:05   1376s] -----------------------------------------------------------------------------------------
[03/23 07:28:06   1377s] Processing average sequential pin duty cycle 
[03/23 07:28:06   1377s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2094.8M
[03/23 07:28:06   1377s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.103, MEM:2094.8M
[03/23 07:28:06   1377s] TotalInstCnt at PhyDesignMc Destruction: 41,080
[03/23 07:28:06   1377s] ** Power Reclaim End WNS Slack -2.314  TNS Slack -90.895 
[03/23 07:28:06   1377s] End: Power Optimization (cpu=0:01:15, real=0:01:15, mem=1933.78M, totSessionCpu=0:22:57).
[03/23 07:28:06   1377s] **optDesign ... cpu = 0:22:21, real = 0:22:20, mem = 1561.7M, totSessionCpu=0:22:57 **
[03/23 07:28:06   1377s] 
[03/23 07:28:06   1377s] Active setup views:
[03/23 07:28:06   1377s]  WC_VIEW
[03/23 07:28:06   1377s]   Dominating endpoints: 0
[03/23 07:28:06   1377s]   Dominating TNS: -0.000
[03/23 07:28:06   1377s] 
[03/23 07:28:07   1378s] Extraction called for design 'dualcore' of instances=75732 and nets=43116 using extraction engine 'preRoute' .
[03/23 07:28:07   1378s] PreRoute RC Extraction called for design dualcore.
[03/23 07:28:07   1378s] RC Extraction called in multi-corner(2) mode.
[03/23 07:28:07   1378s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/23 07:28:07   1378s] RCMode: PreRoute
[03/23 07:28:07   1378s]       RC Corner Indexes            0       1   
[03/23 07:28:07   1378s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/23 07:28:07   1378s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/23 07:28:07   1378s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/23 07:28:07   1378s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/23 07:28:07   1378s] Shrink Factor                : 1.00000
[03/23 07:28:07   1378s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 07:28:07   1378s] Using capacitance table file ...
[03/23 07:28:07   1378s] RC Grid backup saved.
[03/23 07:28:07   1378s] LayerId::1 widthSet size::4
[03/23 07:28:07   1378s] LayerId::2 widthSet size::4
[03/23 07:28:07   1378s] LayerId::3 widthSet size::4
[03/23 07:28:07   1378s] LayerId::4 widthSet size::4
[03/23 07:28:07   1378s] LayerId::5 widthSet size::4
[03/23 07:28:07   1378s] LayerId::6 widthSet size::4
[03/23 07:28:07   1378s] LayerId::7 widthSet size::4
[03/23 07:28:07   1378s] LayerId::8 widthSet size::4
[03/23 07:28:07   1378s] Skipped RC grid update for preRoute extraction.
[03/23 07:28:07   1378s] Initializing multi-corner capacitance tables ... 
[03/23 07:28:07   1378s] Initializing multi-corner resistance tables ...
[03/23 07:28:07   1378s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.234427 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.828200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/23 07:28:07   1378s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1903.051M)
[03/23 07:28:07   1378s] Skewing Data Summary (End_of_FINAL)
[03/23 07:28:09   1380s] --------------------------------------------------
[03/23 07:28:09   1380s]  Total skewed count:0
[03/23 07:28:09   1380s] --------------------------------------------------
[03/23 07:28:09   1380s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1914.59 MB )
[03/23 07:28:09   1380s] (I)       Started Loading and Dumping File ( Curr Mem: 1914.59 MB )
[03/23 07:28:09   1380s] (I)       Reading DB...
[03/23 07:28:09   1380s] (I)       Read data from FE... (mem=1914.6M)
[03/23 07:28:09   1380s] (I)       Read nodes and places... (mem=1914.6M)
[03/23 07:28:09   1380s] (I)       Done Read nodes and places (cpu=0.110s, mem=1946.5M)
[03/23 07:28:09   1380s] (I)       Read nets... (mem=1946.5M)
[03/23 07:28:09   1380s] (I)       Done Read nets (cpu=0.140s, mem=1959.5M)
[03/23 07:28:09   1380s] (I)       Done Read data from FE (cpu=0.250s, mem=1959.5M)
[03/23 07:28:09   1380s] (I)       before initializing RouteDB syMemory usage = 1959.5 MB
[03/23 07:28:09   1380s] (I)       Build term to term wires: false
[03/23 07:28:09   1380s] (I)       Honor MSV route constraint: false
[03/23 07:28:09   1380s] (I)       Maximum routing layer  : 127
[03/23 07:28:09   1380s] (I)       Minimum routing layer  : 2
[03/23 07:28:09   1380s] (I)       Supply scale factor H  : 1.00
[03/23 07:28:09   1380s] (I)       Supply scale factor V  : 1.00
[03/23 07:28:09   1380s] (I)       Tracks used by clock wire: 0
[03/23 07:28:09   1380s] (I)       Reverse direction      : 
[03/23 07:28:09   1380s] (I)       Honor partition pin guides: true
[03/23 07:28:09   1380s] (I)       Route selected nets only: false
[03/23 07:28:09   1380s] (I)       Route secondary PG pins: false
[03/23 07:28:09   1380s] (I)       Second PG max fanout   : 2147483647
[03/23 07:28:09   1380s] (I)       Apply function for special wires: true
[03/23 07:28:09   1380s] (I)       Layer by layer blockage reading: true
[03/23 07:28:09   1380s] (I)       Offset calculation fix : true
[03/23 07:28:09   1380s] (I)       Route stripe layer range: 
[03/23 07:28:09   1380s] (I)       Honor partition fences : 
[03/23 07:28:09   1380s] (I)       Honor partition pin    : 
[03/23 07:28:09   1380s] (I)       Honor partition fences with feedthrough: 
[03/23 07:28:09   1380s] (I)       Counted 20056 PG shapes. We will not process PG shapes layer by layer.
[03/23 07:28:09   1380s] (I)       Use row-based GCell size
[03/23 07:28:09   1380s] (I)       Use row-based GCell align
[03/23 07:28:09   1380s] (I)       GCell unit size   : 3600
[03/23 07:28:09   1380s] (I)       GCell multiplier  : 1
[03/23 07:28:09   1380s] (I)       GCell row height  : 3600
[03/23 07:28:09   1380s] (I)       Actual row height : 3600
[03/23 07:28:09   1380s] (I)       GCell align ref   : 20000 20000
[03/23 07:28:09   1380s] [NR-eGR] Track table information for default rule: 
[03/23 07:28:09   1380s] [NR-eGR] M1 has no routable track
[03/23 07:28:09   1380s] [NR-eGR] M2 has single uniform track structure
[03/23 07:28:09   1380s] [NR-eGR] M3 has single uniform track structure
[03/23 07:28:09   1380s] [NR-eGR] M4 has single uniform track structure
[03/23 07:28:09   1380s] [NR-eGR] M5 has single uniform track structure
[03/23 07:28:09   1380s] [NR-eGR] M6 has single uniform track structure
[03/23 07:28:09   1380s] [NR-eGR] M7 has single uniform track structure
[03/23 07:28:09   1380s] [NR-eGR] M8 has single uniform track structure
[03/23 07:28:09   1380s] (I)       ===========================================================================
[03/23 07:28:09   1380s] (I)       == Report All Rule Vias ==
[03/23 07:28:09   1380s] (I)       ===========================================================================
[03/23 07:28:09   1380s] (I)        Via Rule : (Default)
[03/23 07:28:09   1380s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 07:28:09   1380s] (I)       ---------------------------------------------------------------------------
[03/23 07:28:09   1380s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/23 07:28:09   1380s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/23 07:28:09   1380s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/23 07:28:09   1380s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/23 07:28:09   1380s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/23 07:28:09   1380s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/23 07:28:09   1380s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/23 07:28:09   1380s] (I)        8    0 : ---                         0 : ---                      
[03/23 07:28:09   1380s] (I)       ===========================================================================
[03/23 07:28:09   1380s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1959.46 MB )
[03/23 07:28:09   1380s] [NR-eGR] Read 31460 PG shapes
[03/23 07:28:09   1380s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1959.46 MB )
[03/23 07:28:09   1380s] [NR-eGR] #Routing Blockages  : 0
[03/23 07:28:09   1380s] [NR-eGR] #Instance Blockages : 0
[03/23 07:28:09   1380s] [NR-eGR] #PG Blockages       : 31460
[03/23 07:28:09   1380s] [NR-eGR] #Bump Blockages     : 0
[03/23 07:28:09   1380s] [NR-eGR] #Boundary Blockages : 0
[03/23 07:28:09   1380s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 07:28:09   1380s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 07:28:09   1380s] (I)       readDataFromPlaceDB
[03/23 07:28:09   1380s] (I)       Read net information..
[03/23 07:28:09   1380s] [NR-eGR] Read numTotalNets=42998  numIgnoredNets=0
[03/23 07:28:09   1380s] (I)       Read testcase time = 0.020 seconds
[03/23 07:28:09   1380s] 
[03/23 07:28:09   1380s] (I)       early_global_route_priority property id does not exist.
[03/23 07:28:09   1380s] (I)       Start initializing grid graph
[03/23 07:28:09   1380s] (I)       End initializing grid graph
[03/23 07:28:09   1380s] (I)       Model blockages into capacity
[03/23 07:28:09   1380s] (I)       Read Num Blocks=31460  Num Prerouted Wires=0  Num CS=0
[03/23 07:28:09   1380s] (I)       Started Modeling ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 1 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 2 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 1 (V) : #blockages 12940 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 3 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 2 (H) : #blockages 12320 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 4 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 3 (V) : #blockages 6200 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 5 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 6 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 7 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Modeling Layer 8 ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 07:28:09   1380s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       -- layer congestion ratio --
[03/23 07:28:09   1380s] (I)       Layer 1 : 0.100000
[03/23 07:28:09   1380s] (I)       Layer 2 : 0.700000
[03/23 07:28:09   1380s] (I)       Layer 3 : 0.700000
[03/23 07:28:09   1380s] (I)       Layer 4 : 0.700000
[03/23 07:28:09   1380s] (I)       Layer 5 : 0.700000
[03/23 07:28:09   1380s] (I)       Layer 6 : 0.700000
[03/23 07:28:09   1380s] (I)       Layer 7 : 0.700000
[03/23 07:28:09   1380s] (I)       Layer 8 : 0.700000
[03/23 07:28:09   1380s] (I)       ----------------------------
[03/23 07:28:09   1380s] (I)       Number of ignored nets = 0
[03/23 07:28:09   1380s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 07:28:09   1380s] (I)       Number of clock nets = 609.  Ignored: No
[03/23 07:28:09   1380s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 07:28:09   1380s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 07:28:09   1380s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 07:28:09   1380s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 07:28:09   1380s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 07:28:09   1380s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 07:28:09   1380s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 07:28:09   1380s] [NR-eGR] There are 609 clock nets ( 609 with NDR ).
[03/23 07:28:09   1380s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1969.0 MB
[03/23 07:28:09   1380s] (I)       Ndr track 0 does not exist
[03/23 07:28:09   1380s] (I)       Ndr track 0 does not exist
[03/23 07:28:09   1380s] (I)       Layer1  viaCost=300.00
[03/23 07:28:09   1380s] (I)       Layer2  viaCost=100.00
[03/23 07:28:09   1380s] (I)       Layer3  viaCost=100.00
[03/23 07:28:09   1380s] (I)       Layer4  viaCost=100.00
[03/23 07:28:09   1380s] (I)       Layer5  viaCost=100.00
[03/23 07:28:09   1380s] (I)       Layer6  viaCost=200.00
[03/23 07:28:09   1380s] (I)       Layer7  viaCost=100.00
[03/23 07:28:09   1380s] (I)       ---------------------Grid Graph Info--------------------
[03/23 07:28:09   1380s] (I)       Routing area        : (0, 0) - (1136000, 1130800)
[03/23 07:28:09   1380s] (I)       Core area           : (20000, 20000) - (1116000, 1110800)
[03/23 07:28:09   1380s] (I)       Site width          :   400  (dbu)
[03/23 07:28:09   1380s] (I)       Row height          :  3600  (dbu)
[03/23 07:28:09   1380s] (I)       GCell row height    :  3600  (dbu)
[03/23 07:28:09   1380s] (I)       GCell width         :  3600  (dbu)
[03/23 07:28:09   1380s] (I)       GCell height        :  3600  (dbu)
[03/23 07:28:09   1380s] (I)       Grid                :   315   314     8
[03/23 07:28:09   1380s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 07:28:09   1380s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 07:28:09   1380s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 07:28:09   1380s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 07:28:09   1380s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 07:28:09   1380s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 07:28:09   1380s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 07:28:09   1380s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 07:28:09   1380s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 07:28:09   1380s] (I)       Total num of tracks :     0  2840  2826  2840  2826  2840   707   710
[03/23 07:28:09   1380s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 07:28:09   1380s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 07:28:09   1380s] (I)       --------------------------------------------------------
[03/23 07:28:09   1380s] 
[03/23 07:28:09   1380s] [NR-eGR] ============ Routing rule table ============
[03/23 07:28:09   1380s] [NR-eGR] Rule id: 0  Nets: 42318 
[03/23 07:28:09   1380s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 07:28:09   1380s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 07:28:09   1380s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:28:09   1380s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:28:09   1380s] [NR-eGR] Rule id: 1  Nets: 680 
[03/23 07:28:09   1380s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/23 07:28:09   1380s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/23 07:28:09   1380s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/23 07:28:09   1380s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 07:28:09   1380s] [NR-eGR] ========================================
[03/23 07:28:09   1380s] [NR-eGR] 
[03/23 07:28:09   1380s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer2 : = 159248 / 891760 (17.86%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer3 : = 42656 / 890190 (4.79%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer4 : = 180670 / 891760 (20.26%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer5 : = 0 / 890190 (0.00%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer6 : = 0 / 891760 (0.00%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer7 : = 0 / 222705 (0.00%)
[03/23 07:28:09   1380s] (I)       blocked tracks on layer8 : = 0 / 222940 (0.00%)
[03/23 07:28:09   1380s] (I)       After initializing earlyGlobalRoute syMemory usage = 1969.0 MB
[03/23 07:28:09   1380s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Global Routing ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       ============= Initialization =============
[03/23 07:28:09   1380s] (I)       totalPins=134895  totalGlobalPin=126715 (93.94%)
[03/23 07:28:09   1380s] (I)       Started Build MST ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Generate topology with single threads
[03/23 07:28:09   1380s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       total 2D Cap : 445645 = (222705 H, 222940 V)
[03/23 07:28:09   1380s] [NR-eGR] Layer group 1: route 253 net(s) in layer range [7, 8]
[03/23 07:28:09   1380s] (I)       ============  Phase 1a Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1a ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:28:09   1380s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 14978 = (7122 H, 7856 V) = (3.20% H, 3.52% V) = (1.282e+04um H, 1.414e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1b Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1b ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 14984 = (7121 H, 7863 V) = (3.20% H, 3.53% V) = (1.282e+04um H, 1.415e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 2.697120e+04um
[03/23 07:28:09   1380s] (I)       ============  Phase 1c Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1c ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Level2 Grid: 63 x 63
[03/23 07:28:09   1380s] (I)       Started Two Level Routing ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 14984 = (7121 H, 7863 V) = (3.20% H, 3.53% V) = (1.282e+04um H, 1.415e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1d Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1d ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 14984 = (7121 H, 7863 V) = (3.20% H, 3.53% V) = (1.282e+04um H, 1.415e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1e Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1e ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 14984 = (7121 H, 7863 V) = (3.20% H, 3.53% V) = (1.282e+04um H, 1.415e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 2.697120e+04um
[03/23 07:28:09   1380s] [NR-eGR] 
[03/23 07:28:09   1380s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Running layer assignment with 1 threads
[03/23 07:28:09   1380s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Build MST ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Generate topology with single threads
[03/23 07:28:09   1380s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       total 2D Cap : 1562934 = (851495 H, 711439 V)
[03/23 07:28:09   1380s] [NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[03/23 07:28:09   1380s] (I)       ============  Phase 1a Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1a ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 125
[03/23 07:28:09   1380s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 53246 = (27204 H, 26042 V) = (3.19% H, 3.66% V) = (4.897e+04um H, 4.688e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1b Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1b ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 53300 = (27242 H, 26058 V) = (3.20% H, 3.66% V) = (4.904e+04um H, 4.690e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 1.06% V. EstWL: 9.594000e+04um
[03/23 07:28:09   1380s] (I)       ============  Phase 1c Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1c ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Level2 Grid: 63 x 63
[03/23 07:28:09   1380s] (I)       Started Two Level Routing ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 53298 = (27240 H, 26058 V) = (3.20% H, 3.66% V) = (4.903e+04um H, 4.690e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1d Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1d ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 53299 = (27241 H, 26058 V) = (3.20% H, 3.66% V) = (4.903e+04um H, 4.690e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1e Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1e ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 53299 = (27241 H, 26058 V) = (3.20% H, 3.66% V) = (4.903e+04um H, 4.690e+04um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 1.02% V. EstWL: 9.593820e+04um
[03/23 07:28:09   1380s] [NR-eGR] 
[03/23 07:28:09   1380s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Running layer assignment with 1 threads
[03/23 07:28:09   1380s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Build MST ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Generate topology with single threads
[03/23 07:28:09   1380s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       total 2D Cap : 4595298 = (1964390 H, 2630908 V)
[03/23 07:28:09   1380s] [NR-eGR] Layer group 3: route 42136 net(s) in layer range [2, 8]
[03/23 07:28:09   1380s] (I)       ============  Phase 1a Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1a ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 07:28:09   1380s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 353337 = (174013 H, 179324 V) = (8.86% H, 6.82% V) = (3.132e+05um H, 3.228e+05um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       ============  Phase 1b Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1b ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Usage: 353348 = (174020 H, 179328 V) = (8.86% H, 6.82% V) = (3.132e+05um H, 3.228e+05um V)
[03/23 07:28:09   1380s] (I)       
[03/23 07:28:09   1380s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 6.360264e+05um
[03/23 07:28:09   1380s] (I)       Congestion metric : 0.00%H 0.03%V, 0.03%HV
[03/23 07:28:09   1380s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 07:28:09   1380s] (I)       ============  Phase 1c Route ============
[03/23 07:28:09   1380s] (I)       Started Phase 1c ( Curr Mem: 1968.98 MB )
[03/23 07:28:09   1380s] (I)       Level2 Grid: 63 x 63
[03/23 07:28:09   1380s] (I)       Started Two Level Routing ( Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Usage: 353348 = (174020 H, 179328 V) = (8.86% H, 6.82% V) = (3.132e+05um H, 3.228e+05um V)
[03/23 07:28:10   1380s] (I)       
[03/23 07:28:10   1380s] (I)       ============  Phase 1d Route ============
[03/23 07:28:10   1380s] (I)       Started Phase 1d ( Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Usage: 353353 = (174022 H, 179331 V) = (8.86% H, 6.82% V) = (3.132e+05um H, 3.228e+05um V)
[03/23 07:28:10   1380s] (I)       
[03/23 07:28:10   1380s] (I)       ============  Phase 1e Route ============
[03/23 07:28:10   1380s] (I)       Started Phase 1e ( Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1380s] (I)       Usage: 353353 = (174022 H, 179331 V) = (8.86% H, 6.82% V) = (3.132e+05um H, 3.228e+05um V)
[03/23 07:28:10   1380s] (I)       
[03/23 07:28:10   1380s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 6.360354e+05um
[03/23 07:28:10   1380s] [NR-eGR] 
[03/23 07:28:10   1381s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1381s] (I)       Running layer assignment with 1 threads
[03/23 07:28:10   1381s] (I)       Finished Phase 1l ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1381s] (I)       ============  Phase 1l Route ============
[03/23 07:28:10   1381s] (I)       
[03/23 07:28:10   1381s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 07:28:10   1381s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 07:28:10   1381s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 07:28:10   1381s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/23 07:28:10   1381s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:28:10   1381s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:28:10   1381s] [NR-eGR]      M2  (2)       358( 0.37%)        55( 0.06%)         8( 0.01%)   ( 0.43%) 
[03/23 07:28:10   1381s] [NR-eGR]      M3  (3)        32( 0.03%)         5( 0.01%)         1( 0.00%)   ( 0.04%) 
[03/23 07:28:10   1381s] [NR-eGR]      M4  (4)       597( 0.66%)        83( 0.09%)         4( 0.00%)   ( 0.76%) 
[03/23 07:28:10   1381s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 07:28:10   1381s] [NR-eGR]      M6  (6)        21( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 07:28:10   1381s] [NR-eGR]      M7  (7)        70( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 07:28:10   1381s] [NR-eGR]      M8  (8)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 07:28:10   1381s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 07:28:10   1381s] [NR-eGR] Total             1103( 0.16%)       146( 0.02%)        13( 0.00%)   ( 0.19%) 
[03/23 07:28:10   1381s] [NR-eGR] 
[03/23 07:28:10   1381s] (I)       Finished Global Routing ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1381s] (I)       total 2D Cap : 4615553 = (1969360 H, 2646193 V)
[03/23 07:28:10   1381s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 07:28:10   1381s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 07:28:10   1381s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 1.04 sec, Curr Mem: 1968.98 MB )
[03/23 07:28:10   1381s] OPERPROF: Starting HotSpotCal at level 1, MEM:1969.0M
[03/23 07:28:10   1381s] [hotspot] +------------+---------------+---------------+
[03/23 07:28:10   1381s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 07:28:10   1381s] [hotspot] +------------+---------------+---------------+
[03/23 07:28:10   1381s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 07:28:10   1381s] [hotspot] +------------+---------------+---------------+
[03/23 07:28:10   1381s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 07:28:10   1381s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 07:28:10   1381s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.014, MEM:1969.0M
[03/23 07:28:10   1381s] <optDesign CMD> Restore Using all VT Cells
[03/23 07:28:10   1381s] Starting delay calculation for Setup views
[03/23 07:28:10   1381s] #################################################################################
[03/23 07:28:10   1381s] # Design Stage: PreRoute
[03/23 07:28:10   1381s] # Design Name: dualcore
[03/23 07:28:10   1381s] # Design Mode: 65nm
[03/23 07:28:10   1381s] # Analysis Mode: MMMC OCV 
[03/23 07:28:10   1381s] # Parasitics Mode: No SPEF/RCDB
[03/23 07:28:10   1381s] # Signoff Settings: SI Off 
[03/23 07:28:10   1381s] #################################################################################
[03/23 07:28:11   1382s] Calculate early delays in OCV mode...
[03/23 07:28:11   1382s] Calculate late delays in OCV mode...
[03/23 07:28:11   1382s] Topological Sorting (REAL = 0:00:00.0, MEM = 1959.0M, InitMEM = 1959.0M)
[03/23 07:28:11   1382s] Start delay calculation (fullDC) (1 T). (MEM=1958.98)
[03/23 07:28:11   1382s] End AAE Lib Interpolated Model. (MEM=1978.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 07:28:18   1389s] Total number of fetched objects 43372
[03/23 07:28:18   1389s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/23 07:28:18   1389s] End delay calculation. (MEM=2016.86 CPU=0:00:05.9 REAL=0:00:05.0)
[03/23 07:28:18   1389s] End delay calculation (fullDC). (MEM=2016.86 CPU=0:00:07.6 REAL=0:00:07.0)
[03/23 07:28:18   1389s] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 2016.9M) ***
[03/23 07:28:20   1391s] *** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:23:11 mem=2016.9M)
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] Begin Power Analysis
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s]              0V	    VSS
[03/23 07:28:20   1391s]            0.9V	    VDD
[03/23 07:28:20   1391s] Begin Processing Timing Library for Power Calculation
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] Begin Processing Timing Library for Power Calculation
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] Begin Processing Power Net/Grid for Power Calculation
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.34MB/3161.30MB/1723.93MB)
[03/23 07:28:20   1391s] 
[03/23 07:28:20   1391s] Begin Processing Timing Window Data for Power Calculation
[03/23 07:28:20   1391s] 
[03/23 07:28:21   1392s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.34MB/3161.30MB/1723.93MB)
[03/23 07:28:21   1392s] 
[03/23 07:28:21   1392s] Begin Processing User Attributes
[03/23 07:28:21   1392s] 
[03/23 07:28:21   1392s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.34MB/3161.30MB/1723.93MB)
[03/23 07:28:21   1392s] 
[03/23 07:28:21   1392s] Begin Processing Signal Activity
[03/23 07:28:21   1392s] 
[03/23 07:28:23   1394s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1612.31MB/3161.30MB/1723.93MB)
[03/23 07:28:23   1394s] 
[03/23 07:28:23   1394s] Begin Power Computation
[03/23 07:28:23   1394s] 
[03/23 07:28:23   1394s]       ----------------------------------------------------------
[03/23 07:28:23   1394s]       # of cell(s) missing both power/leakage table: 0
[03/23 07:28:23   1394s]       # of cell(s) missing power table: 1
[03/23 07:28:23   1394s]       # of cell(s) missing leakage table: 0
[03/23 07:28:23   1394s]       # of MSMV cell(s) missing power_level: 0
[03/23 07:28:23   1394s]       ----------------------------------------------------------
[03/23 07:28:23   1394s] CellName                                  Missing Table(s)
[03/23 07:28:23   1394s] TIEL                                      internal power, 
[03/23 07:28:23   1394s] 
[03/23 07:28:23   1394s] 
[03/23 07:28:26   1397s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)
[03/23 07:28:26   1397s] 
[03/23 07:28:26   1397s] Begin Processing User Attributes
[03/23 07:28:26   1397s] 
[03/23 07:28:26   1397s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)
[03/23 07:28:26   1397s] 
[03/23 07:28:26   1397s] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)
[03/23 07:28:26   1397s] 
[03/23 07:28:26   1397s] *



[03/23 07:28:26   1397s] Total Power
[03/23 07:28:26   1397s] -----------------------------------------------------------------------------------------
[03/23 07:28:26   1397s] Total Internal Power:       49.89451518 	   59.6810%
[03/23 07:28:26   1397s] Total Switching Power:      31.54058042 	   37.7271%
[03/23 07:28:26   1397s] Total Leakage Power:         2.16691048 	    2.5919%
[03/23 07:28:26   1397s] Total Power:                83.60200592
[03/23 07:28:26   1397s] -----------------------------------------------------------------------------------------
[03/23 07:28:27   1398s] Processing average sequential pin duty cycle 
[03/23 07:28:27   1398s] **optDesign ... cpu = 0:22:42, real = 0:22:41, mem = 1549.6M, totSessionCpu=0:23:19 **
[03/23 07:28:27   1398s] cleaningup cpe interface
[03/23 07:28:27   1398s] Reported timing to dir ./timingReports
[03/23 07:28:27   1398s] **optDesign ... cpu = 0:22:42, real = 0:22:41, mem = 1543.8M, totSessionCpu=0:23:19 **
[03/23 07:28:27   1398s] ** Profile ** Start :  cpu=0:00:00.0, mem=1929.9M
[03/23 07:28:27   1398s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1929.9M
[03/23 07:28:27   1398s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.125, MEM:1929.9M
[03/23 07:28:28   1398s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1929.9M
[03/23 07:28:28   1399s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1939.9M
[03/23 07:28:29   1400s] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1931.9M
[03/23 07:28:32   1402s] ** Profile ** DRVs :  cpu=0:00:01.9, mem=1929.9M
[03/23 07:28:32   1402s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.317  | -2.317  | -0.028  | -0.129  |
|           TNS (ns):| -90.963 | -76.604 | -0.028  | -14.331 |
|    Violating Paths:|   559   |   361   |    1    |   197   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.260%
       (95.702% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1929.9M
[03/23 07:28:32   1402s] **optDesign ... cpu = 0:22:45, real = 0:22:46, mem = 1533.8M, totSessionCpu=0:23:22 **
[03/23 07:28:32   1402s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/23 07:28:32   1402s] Type 'man IMPOPT-3195' for more detail.
[03/23 07:28:32   1402s] *** Finished optDesign ***
[03/23 07:28:32   1402s] cleaningup cpe interface
[03/23 07:28:32   1402s] cleaningup cpe interface
[03/23 07:28:32   1402s] 
[03/23 07:28:32   1402s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:23:28 real=  0:23:28)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.3 real=0:00:06.3)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:01:08 real=  0:01:08)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:28 real=  0:01:27)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:05:44 real=  0:05:44)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:03:28 real=  0:03:28)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:07:24 real=  0:07:24)
[03/23 07:28:32   1402s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:25 real=  0:01:25)
[03/23 07:28:32   1402s] Info: pop threads available for lower-level modules during optimization.
[03/23 07:28:32   1402s] Deleting Lib Analyzer.
[03/23 07:28:32   1402s] clean pInstBBox. size 0
[03/23 07:28:32   1402s]  *** Writing scheduling file: 'scheduling_file.cts.19784' ***
[03/23 07:28:32   1402s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/23 07:28:32   1402s] All LLGs are deleted
[03/23 07:28:32   1402s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1929.9M
[03/23 07:28:32   1402s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1926.6M
[03/23 07:28:32   1402s] Deleting Cell Server ...
[03/23 07:28:32   1402s] #optDebug: fT-D <X 1 0 0 0>
[03/23 07:28:32   1402s] VSMManager cleared!
[03/23 07:28:32   1402s] **place_opt_design ... cpu = 0:22:46, real = 0:22:47, mem = 1863.6M **
[03/23 07:28:32   1402s] *** Finished GigaPlace ***
[03/23 07:28:32   1402s] 
[03/23 07:28:32   1402s] *** Summary of all messages that are not suppressed in this session:
[03/23 07:28:32   1402s] Severity  ID               Count  Summary                                  
[03/23 07:28:32   1402s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/23 07:28:32   1402s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[03/23 07:28:32   1402s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/23 07:28:32   1402s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/23 07:28:32   1402s] *** Message Summary: 8 warning(s), 0 error(s)
[03/23 07:28:32   1402s] 
[03/23 07:28:32   1402s] 
[03/23 07:28:32   1402s] =============================================================================================
[03/23 07:28:32   1402s]  Final TAT Report for place_opt_design
[03/23 07:28:32   1402s] =============================================================================================
[03/23 07:28:32   1402s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 07:28:32   1402s] ---------------------------------------------------------------------------------------------
[03/23 07:28:32   1402s] [ WnsOpt                 ]      1   0:05:32.7  (  24.3 % )     0:07:23.6 /  0:07:23.9    1.0
[03/23 07:28:32   1402s] [ TnsOpt                 ]      2   0:02:33.6  (  11.2 % )     0:03:27.8 /  0:03:28.0    1.0
[03/23 07:28:32   1402s] [ HardenOpt              ]      1   0:00:08.8  (   0.6 % )     0:00:08.8 /  0:00:08.8    1.0
[03/23 07:28:32   1402s] [ GlobalOpt              ]      1   0:01:27.3  (   6.4 % )     0:01:27.3 /  0:01:27.4    1.0
[03/23 07:28:32   1402s] [ DrvOpt                 ]      3   0:00:18.2  (   1.3 % )     0:00:18.2 /  0:00:18.2    1.0
[03/23 07:28:32   1402s] [ SimplifyNetlist        ]      1   0:00:06.3  (   0.5 % )     0:00:06.3 /  0:00:06.3    1.0
[03/23 07:28:32   1402s] [ SkewClock              ]      2   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 07:28:32   1402s] [ AreaOpt                ]      2   0:01:01.8  (   4.5 % )     0:01:05.6 /  0:01:05.7    1.0
[03/23 07:28:32   1402s] [ PowerOpt               ]      2   0:00:45.1  (   3.3 % )     0:00:45.1 /  0:00:45.2    1.0
[03/23 07:28:32   1402s] [ ViewPruning            ]      8   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 07:28:32   1402s] [ IncrReplace            ]      2   0:05:44.2  (  25.2 % )     0:05:44.2 /  0:05:43.8    1.0
[03/23 07:28:32   1402s] [ RefinePlace            ]     11   0:02:58.7  (  13.1 % )     0:02:58.7 /  0:02:58.9    1.0
[03/23 07:28:32   1402s] [ TimingUpdate           ]      6   0:00:02.8  (   0.2 % )     0:00:21.1 /  0:00:21.3    1.0
[03/23 07:28:32   1402s] [ FullDelayCalc          ]      2   0:00:18.3  (   1.3 % )     0:00:18.3 /  0:00:18.5    1.0
[03/23 07:28:32   1402s] [ OptSummaryReport       ]      3   0:00:00.8  (   0.1 % )     0:00:18.8 /  0:00:17.8    0.9
[03/23 07:28:32   1402s] [ TimingReport           ]      3   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 07:28:32   1402s] [ DrvReport              ]      3   0:00:05.1  (   0.4 % )     0:00:05.1 /  0:00:04.0    0.8
[03/23 07:28:32   1402s] [ PowerReport            ]      3   0:00:21.2  (   1.5 % )     0:00:21.2 /  0:00:21.1    1.0
[03/23 07:28:32   1402s] [ GenerateReports        ]      1   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 07:28:32   1402s] [ PropagateActivity      ]      1   0:00:07.2  (   0.5 % )     0:00:07.2 /  0:00:07.2    1.0
[03/23 07:28:32   1402s] [ MISC                   ]          0:01:11.6  (   5.2 % )     0:01:11.6 /  0:01:11.7    1.0
[03/23 07:28:32   1402s] ---------------------------------------------------------------------------------------------
[03/23 07:28:32   1402s]  place_opt_design TOTAL             0:22:46.7  ( 100.0 % )     0:22:46.7 /  0:22:46.3    1.0
[03/23 07:28:32   1402s] ---------------------------------------------------------------------------------------------
[03/23 07:28:32   1402s] 
[03/23 07:29:10   1409s] <CMD> reportCongestion
[03/23 07:29:10   1409s] **ERROR: (IMPSP-9110):	Missing mandatory options for this command. Use -hotspot or -overflow to report hotspot score or congestion map distribution table.
can't read "design": no such variable
[03/23 07:30:09   1419s] <CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
[03/23 07:30:55   1429s] <CMD> zoomBox 82.39950 136.19900 495.33250 518.14850
[03/23 07:30:56   1429s] <CMD> zoomBox -52.19700 -26.92850 620.19550 595.01300
