$date
	Fri Nov 24 02:56:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! n [3:0] $end
$var reg 1 " entry $end
$var reg 1 # exit $end
$scope module test $end
$var wire 1 " entry $end
$var wire 1 # exit $end
$var reg 4 $ num [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 $
0#
0"
b101 !
$end
#10
b110 !
b110 $
1"
#20
0"
#30
b101 !
b101 $
1#
#40
1"
#50
0#
0"
#60
