
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ø
Running: %s
333*	simulator2¬
—D:/vivado/Vivado/2013.3/bin/unwrapped/win32.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot FIR_simulation_behav --prj C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Example/Digit_FIR/Digit_FIR.sim/sim_1/behav/FIR_simulation.prj work.FIR_simulation 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/D:/vivado/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
ç
(Analyzing VHDL file "%s" into library %s163*xsimverific2„
pC:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Example/Digit_FIR/Digit_FIR.srcs/sources_1/new/FIR.vhd2default:default2
work2default:defaultZ10-163
î
(Analyzing VHDL file "%s" into library %s163*xsimverific2‹
wC:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Example/Digit_FIR/Digit_FIR.srcs/sim_1/new/FIR_simulation.vhd2default:default2
work2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
w
Compiling %s
389*	simulator2K
7architecture behavioral of entity work.FIR [\FIR(4,2)\]2default:defaultZ43-3505
u
Compiling %s
389*	simulator2I
5architecture behavioral of entity work.fir_simulation2default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
d
Built simulation snapshot %s
278*	simulator2(
FIR_simulation_behav2default:defaultZ43-3394


End Record