Analysis & Synthesis report for fft
Tue Oct 06 18:03:42 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur
 12. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur
 13. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd
 14. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_state
 15. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state
 16. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state
 17. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state
 18. State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: sub:u_sub|LPM_ADD_SUB:LPM_ADD_SUB_component
 27. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 29. altpll Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "sub:u_sub"
 32. Port Connectivity Checks: "pll:u_pll"
 33. Port Connectivity Checks: "fftcore:u_fftcore"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 06 18:03:42 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fft                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,574                                       ;
;     Total combinational functions  ; 2,554                                       ;
;     Dedicated logic registers      ; 3,083                                       ;
; Total registers                    ; 3083                                        ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 43,200                                      ;
; Embedded Multiplier 9-bit elements ; 28                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top                ; fft                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+----------------------------------------------------------------------+-----------------+---------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                       ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------------------------------------------+-----------------+---------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../rtl/top.v                                                         ; yes             ; User Verilog HDL File           ; F:/Code/FPGA_project/fft/rtl/top.v                                                                ;         ;
; ../rtl/cnt.v                                                         ; yes             ; User Verilog HDL File           ; F:/Code/FPGA_project/fft/rtl/cnt.v                                                                ;         ;
; ipcore/pll.v                                                         ; yes             ; User Wizard-Generated File      ; F:/Code/FPGA_project/fft/par/ipcore/pll.v                                                         ;         ;
; ipcore/sub.v                                                         ; yes             ; User Wizard-Generated File      ; F:/Code/FPGA_project/fft/par/ipcore/sub.v                                                         ;         ;
; ipcore/fftcore.v                                                     ; yes             ; User Wizard-Generated File      ; F:/Code/FPGA_project/fft/par/ipcore/fftcore.v                                                     ;         ;
; ipcore/fft-library/fft_pack_fft_131.vhd                              ; yes             ; Encrypted User VHDL File        ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/fft_pack_fft_131.vhd                              ;         ;
; ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd                    ; yes             ; Encrypted User VHDL File        ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd                    ;         ;
; ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ; yes             ; Encrypted User VHDL File        ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ;         ;
; ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ; yes             ; Encrypted User VHDL File        ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ;         ;
; ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ; yes             ; Encrypted User VHDL File        ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ;         ;
; ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ; yes             ; Encrypted User VHDL File        ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ;         ;
; asj_fft_si_se_so_b_fft_131.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd                    ;         ;
; scfifo.tdf                                                           ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/scfifo.tdf                                             ;         ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                          ;         ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                           ;         ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                           ;         ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                           ;         ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                           ;         ;
; aglobal131.inc                                                       ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/aglobal131.inc                                         ;         ;
; db/scfifo_vdh1.tdf                                                   ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/scfifo_vdh1.tdf                                                   ;         ;
; db/a_dpfifo_oo81.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/a_dpfifo_oo81.tdf                                                 ;         ;
; db/altsyncram_usf1.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_usf1.tdf                                               ;         ;
; db/cmpr_gs8.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/cmpr_gs8.tdf                                                      ;         ;
; db/cntr_tnb.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/cntr_tnb.tdf                                                      ;         ;
; db/cntr_ao7.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/cntr_ao7.tdf                                                      ;         ;
; db/cntr_unb.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/cntr_unb.tdf                                                      ;         ;
; asj_fft_m_k_counter_fft_131.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd                   ;         ;
; asj_fft_tdl_bit_rst_fft_131.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd                   ;         ;
; asj_fft_wrengen_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_wrengen_fft_131.vhd                       ;         ;
; asj_fft_in_write_sgl_fft_131.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd                  ;         ;
; asj_fft_unbburst_ctrl_fft_131.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_unbburst_ctrl_fft_131.vhd                 ;         ;
; asj_fft_4dp_ram_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd                       ;         ;
; asj_fft_data_ram_fft_131.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd                      ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                                           ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_2ou3.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_2ou3.tdf                                               ;         ;
; asj_fft_dataadgen_fft_131.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd                     ;         ;
; asj_fft_cxb_addr_fft_131.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd                      ;         ;
; asj_fft_wrswgen_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd                       ;         ;
; asj_fft_cxb_data_fft_131.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd                      ;         ;
; asj_fft_cxb_data_r_fft_131.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd                    ;         ;
; asj_fft_dft_bfp_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd                       ;         ;
; asj_fft_pround_fft_131.vhd                                           ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd                        ;         ;
; lpm_add_sub.tdf                                                      ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;         ;
; addcore.inc                                                          ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/addcore.inc                                            ;         ;
; look_add.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/look_add.inc                                           ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; alt_stratix_add_sub.inc                                              ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;         ;
; db/add_sub_knj.tdf                                                   ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/add_sub_knj.tdf                                                   ;         ;
; asj_fft_tdl_bit_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd                       ;         ;
; asj_fft_bfp_o_fft_131.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd                         ;         ;
; asj_fft_bfp_i_fft_131.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd                         ;         ;
; asj_fft_cmult_std_fft_131.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd                     ;         ;
; asj_fft_mult_add_fft_131.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd                      ;         ;
; altmult_add.tdf                                                      ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf                                        ;         ;
; stratix_mac_mult.inc                                                 ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/stratix_mac_mult.inc                                   ;         ;
; stratix_mac_out.inc                                                  ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/stratix_mac_out.inc                                    ;         ;
; db/mult_add_riq2.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/mult_add_riq2.tdf                                                 ;         ;
; db/ded_mult_f691.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/ded_mult_f691.tdf                                                 ;         ;
; db/dffpipe_a3c.tdf                                                   ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/dffpipe_a3c.tdf                                                   ;         ;
; db/mult_add_qhq2.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/mult_add_qhq2.tdf                                                 ;         ;
; db/add_sub_lnj.tdf                                                   ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/add_sub_lnj.tdf                                                   ;         ;
; asj_fft_tdl_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_tdl_fft_131.vhd                           ;         ;
; asj_fft_bfp_ctrl_fft_131.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd                      ;         ;
; asj_fft_twadgen_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_twadgen_fft_131.vhd                       ;         ;
; asj_fft_3dp_rom_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd                       ;         ;
; twid_rom_fft_131.vhd                                                 ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/twid_rom_fft_131.vhd                              ;         ;
; db/altsyncram_vi91.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_vi91.tdf                                               ;         ;
; db/altsyncram_0j91.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_0j91.tdf                                               ;         ;
; db/altsyncram_1j91.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_1j91.tdf                                               ;         ;
; db/altsyncram_qi91.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_qi91.tdf                                               ;         ;
; db/altsyncram_ri91.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_ri91.tdf                                               ;         ;
; db/altsyncram_si91.tdf                                               ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/altsyncram_si91.tdf                                               ;         ;
; asj_fft_lpprdadgen_fft_131.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd                    ;         ;
; asj_fft_tdl_rst_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd                       ;         ;
; asj_fft_lpp_serial_fft_131.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File  ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd                    ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf                                             ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                        ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;         ;
; db/pll_altpll.v                                                      ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/pll_altpll.v                                                      ;         ;
; db/add_sub_qnh.tdf                                                   ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/add_sub_qnh.tdf                                                   ;         ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; multcore.inc                                                         ; yes             ; Megafunction                    ; e:/quartus/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; db/mult_t5t.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; F:/Code/FPGA_project/fft/par/db/mult_t5t.tdf                                                      ;         ;
+----------------------------------------------------------------------+-----------------+---------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,574         ;
;                                             ;               ;
; Total combinational functions               ; 2554          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 426           ;
;     -- 3 input functions                    ; 1107          ;
;     -- <=2 input functions                  ; 1021          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1726          ;
;     -- arithmetic mode                      ; 828           ;
;                                             ;               ;
; Total registers                             ; 3083          ;
;     -- Dedicated logic registers            ; 3083          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 39            ;
; Total memory bits                           ; 43200         ;
; Embedded Multiplier 9-bit elements          ; 28            ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 3300          ;
; Total fan-out                               ; 20766         ;
; Average fan-out                             ; 3.50          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                     ; 2554 (36)         ; 3083 (0)     ; 43200       ; 28           ; 0       ; 14        ; 39   ; 0            ; |top                                                                                                                                                                                                                                                                                                   ; work         ;
;    |cnt:u_cnt|                                                                                           ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnt:u_cnt                                                                                                                                                                                                                                                                                         ; work         ;
;    |fftcore:u_fftcore|                                                                                   ; 2499 (0)          ; 3069 (0)     ; 43200       ; 24           ; 0       ; 12        ; 0    ; 0            ; |top|fftcore:u_fftcore                                                                                                                                                                                                                                                                                 ; work         ;
;       |asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|                                       ; 2499 (375)        ; 3069 (363)   ; 43200       ; 24           ; 0       ; 12        ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst                                                                                                                                                                                                                      ; work         ;
;          |asj_fft_3dp_rom_fft_131:twrom|                                                                 ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom                                                                                                                                                                                        ; work         ;
;             |twid_rom_fft_131:\gen_M4K:cos_1n|                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_qi91:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_qi91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:cos_2n|                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_ri91:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ri91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:cos_3n|                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_si91:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_si91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:sin_1n|                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_vi91:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_vi91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:sin_2n|                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_0j91:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0j91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:sin_3n|                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_1j91:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1j91:auto_generated                                                                              ; work         ;
;          |asj_fft_4dp_ram_fft_131:dat_A|                                                                 ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A                                                                                                                                                                                        ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                 ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                 ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                 ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                 ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;          |asj_fft_bfp_ctrl_fft_131:bfpc|                                                                 ; 14 (5)            ; 13 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc                                                                                                                                                                                        ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass| ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                             ; work         ;
;          |asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|                                ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                       ; work         ;
;          |asj_fft_cxb_addr_fft_131:ram_cxb_rd|                                                           ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd                                                                                                                                                                                  ; work         ;
;          |asj_fft_cxb_addr_fft_131:ram_cxb_wr|                                                           ; 18 (18)           ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr                                                                                                                                                                                  ; work         ;
;          |asj_fft_cxb_data_fft_131:ram_cxb_wr_data|                                                      ; 96 (96)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data                                                                                                                                                                             ; work         ;
;          |asj_fft_cxb_data_r_fft_131:\gen_radix_4_last_pass:ram_cxb_lpp_data|                            ; 96 (96)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                   ; work         ;
;          |asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|                                                   ; 96 (96)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data                                                                                                                                                                          ; work         ;
;          |asj_fft_dataadgen_fft_131:rd_adgen|                                                            ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen                                                                                                                                                                                   ; work         ;
;          |asj_fft_dft_bfp_fft_131:bfpdft|                                                                ; 1047 (386)        ; 1104 (384)   ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft                                                                                                                                                                                       ; work         ;
;             |asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|                                                  ; 194 (194)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale                                                                                                                                             ; work         ;
;             |asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|                                                 ; 53 (52)           ; 24 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect                                                                                                                                            ; work         ;
;                |asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_blk|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_blk                                                                            ; work         ;
;             |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|                                             ; 98 (0)            ; 168 (48)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1                                                                                                                                        ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                         ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_qhq2:auto_generated|                                                      ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                         ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_riq2:auto_generated|                                                      ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                           ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                           ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;             |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|                                             ; 98 (0)            ; 168 (48)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2                                                                                                                                        ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                         ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_qhq2:auto_generated|                                                      ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                         ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_riq2:auto_generated|                                                      ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                           ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                           ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;             |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|                                             ; 98 (0)            ; 168 (48)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3                                                                                                                                        ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                         ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_qhq2:auto_generated|                                                      ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                         ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_riq2:auto_generated|                                                      ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                           ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                           ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|                                 ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;          |asj_fft_in_write_sgl_fft_131:writer|                                                           ; 56 (56)           ; 61 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer                                                                                                                                                                                  ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|asj_fft_tdl_bit_rst_fft_131:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                      ; work         ;
;          |asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|                                         ; 268 (238)         ; 247 (218)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp                                                                                                                                                                ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u0|                                                    ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u0                                                                                                                        ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                        ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                             ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u1|                                                    ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u1                                                                                                                        ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                        ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                             ; work         ;
;             |asj_fft_tdl_bit_fft_131:\gen_burst_val:delay_val|                                           ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_131:\gen_burst_val:delay_val                                                                                                               ; work         ;
;          |asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|                                ; 30 (15)           ; 33 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                       ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:delay_en|                                                       ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en                                                                                                                  ; work         ;
;             |asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|                                                 ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd                                                                                                            ; work         ;
;          |asj_fft_m_k_counter_fft_131:ctrl|                                                              ; 35 (35)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl                                                                                                                                                                                     ; work         ;
;          |asj_fft_tdl_bit_fft_131:\no_del_input_blk:delay_next_block|                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:\no_del_input_blk:delay_next_block                                                                                                                                                           ; work         ;
;          |asj_fft_tdl_bit_fft_131:delay_blk_done|                                                        ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:delay_blk_done                                                                                                                                                                               ; work         ;
;          |asj_fft_tdl_bit_rst_fft_131:delay_np|                                                          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_np                                                                                                                                                                                 ; work         ;
;          |asj_fft_tdl_bit_rst_fft_131:delay_sop|                                                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_sop                                                                                                                                                                                ; work         ;
;          |asj_fft_twadgen_fft_131:twid_factors|                                                          ; 15 (15)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors                                                                                                                                                                                 ; work         ;
;          |asj_fft_unbburst_ctrl_fft_131:ccc|                                                             ; 140 (140)         ; 236 (236)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc                                                                                                                                                                                    ; work         ;
;          |asj_fft_wrengen_fft_131:sel_we|                                                                ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we                                                                                                                                                                                       ; work         ;
;          |asj_fft_wrswgen_fft_131:get_wr_swtiches|                                                       ; 8 (8)             ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches                                                                                                                                                                              ; work         ;
;          |auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1                                                                                                                                         ; work         ;
;          |auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|                               ; 92 (70)           ; 62 (46)      ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1                                                                                                                                                      ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                    ; 22 (0)            ; 16 (0)       ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                              ; work         ;
;                |scfifo_vdh1:auto_generated|                                                              ; 22 (2)            ; 16 (1)       ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated                                                                                   ; work         ;
;                   |a_dpfifo_oo81:dpfifo|                                                                 ; 20 (12)           ; 15 (7)       ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo                                                              ; work         ;
;                      |altsyncram_usf1:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram                                      ; work         ;
;                      |cntr_ao7:usedw_counter|                                                            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_ao7:usedw_counter                                       ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_tnb:rd_ptr_msb                                          ; work         ;
;                      |cntr_unb:wr_ptr|                                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_unb:wr_ptr                                              ; work         ;
;          |auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|                           ; 25 (25)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1                                                                                                                                                  ; work         ;
;    |lpm_mult:Mult0|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|lpm_mult:Mult0                                                                                                                                                                                                                                                                                    ; work         ;
;       |mult_t5t:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_mult:Mult1|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|lpm_mult:Mult1                                                                                                                                                                                                                                                                                    ; work         ;
;       |mult_t5t:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |pll:u_pll|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                 ; work         ;
;          |pll_altpll:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_qi91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072 ; fftcore_1n1024cos.hex ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ri91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072 ; fftcore_2n1024cos.hex ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_si91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072 ; fftcore_3n1024cos.hex ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_vi91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072 ; fftcore_1n1024sin.hex ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0j91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072 ; fftcore_2n1024sin.hex ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1j91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072 ; fftcore_3n1024sin.hex ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 26           ; 8            ; 26           ; 208  ; None                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 14          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 14          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------------------------------------------------------------+
; Altera ; FFT          ; N/A     ; Oct 2013     ; Licensed     ; |top|fftcore:u_fftcore ; F:/Code/FPGA_project/fft/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |top|pll:u_pll         ; F:/Code/FPGA_project/fft/par/ipcore/pll.v                                      ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |top|sub:u_sub         ; F:/Code/FPGA_project/fft/par/ipcore/sub.v                                      ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur                                                                                        ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.NO_WRITE ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                   ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 0                   ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.NO_WRITE       ; 0                        ; 1                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur                                             ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd ;
+-------------------+---------------+------------+------------+--------------+-------------------+----------------------------------------------------------------------------------+
; Name              ; sdetd.DISABLE ; sdetd.SLBI ; sdetd.GBLK ; sdetd.ENABLE ; sdetd.BLOCK_READY ; sdetd.IDLE                                                                       ;
+-------------------+---------------+------------+------------+--------------+-------------------+----------------------------------------------------------------------------------+
; sdetd.IDLE        ; 0             ; 0          ; 0          ; 0            ; 0                 ; 0                                                                                ;
; sdetd.BLOCK_READY ; 0             ; 0          ; 0          ; 0            ; 1                 ; 1                                                                                ;
; sdetd.ENABLE      ; 0             ; 0          ; 0          ; 1            ; 0                 ; 1                                                                                ;
; sdetd.GBLK        ; 0             ; 0          ; 1          ; 0            ; 0                 ; 1                                                                                ;
; sdetd.SLBI        ; 0             ; 1          ; 0          ; 0            ; 0                 ; 1                                                                                ;
; sdetd.DISABLE     ; 1             ; 0          ; 0          ; 0            ; 0                 ; 1                                                                                ;
+-------------------+---------------+------------+------------+--------------+-------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_state ;
+-------------------+-----------------+-------------------+---------------------------------------------------------------------------------+
; Name              ; wc_state.ENABLE ; wc_state.WAIT_LAT ; wc_state.IDLE                                                                   ;
+-------------------+-----------------+-------------------+---------------------------------------------------------------------------------+
; wc_state.IDLE     ; 0               ; 0                 ; 0                                                                               ;
; wc_state.WAIT_LAT ; 0               ; 1                 ; 1                                                                               ;
; wc_state.ENABLE   ; 1               ; 0                 ; 1                                                                               ;
+-------------------+-----------------+-------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+-----------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                              ;
+-----------------------+--------------+-----------------------+-----------------+-----------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                         ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                         ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                         ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                         ;
+-----------------------+--------------+-----------------------+-----------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                          ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                           ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                           ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                           ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                           ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                           ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                 ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                     ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                     ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                     ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|p_cd_en[0,1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[0..12]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_dirn                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_stall_int_d                                                                ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|source_stall_d                                                                                                                      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|next_block_d                                                                                                         ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:\no_del_input_blk:delay_next_block|tdl_arr[0]                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_b[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_b[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_a[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_a[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_b[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_b[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_a[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_a[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_d[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_d[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_c[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_c[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_d[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_d[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_c[12]                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_c[11]                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                                           ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                         ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[0]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[0]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[1]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[1]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[2]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[2]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[3]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[3]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[4]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[4]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[5]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[5]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[6]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[6]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[6]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[6]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[6]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[6]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[7]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[7]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[7]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[7]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[7]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[7]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[0]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[0]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[2]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[2]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[4]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[4]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[1]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[1]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[3]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[3]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[5]                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[5]                                                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_c_en_vec[0]                                                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|en_d                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wc_vec[0]                                                                                                                                             ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_i_d                                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[8]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[24]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[26]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[10]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[28]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[12]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[6,22,30]                                                                                            ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[7,23,31]                                                                                            ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[15]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[8]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[24]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[26]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[10]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[28]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[12]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[30]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[14]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[2][0]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][0]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][0]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][0]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][2]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][2]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][4]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][4]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][6]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][6]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][6]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][7]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][7]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][7]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][7]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][7]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][7]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[14][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[14][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[14][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[14][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[13][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[13][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[13][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[13][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[12][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[12][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[12][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[12][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[11][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[11][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[11][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[11][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[11][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[11][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[11][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[10][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[10][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[10][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[10][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[10][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[10][6]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[10][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[10][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[10][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[10][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[9][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[9][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[9][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[9][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[9][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[9][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[9][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[9][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[9][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[9][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[8][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[8][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[8][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[8][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[8][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[8][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[8][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[8][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[8][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[8][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[7][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[7][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[7][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[7][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[7][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[7][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[7][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[7][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[7][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[7][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[6][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[6][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[6][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[6][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[6][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[6][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[6][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[6][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[6][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[6][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[6][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[6][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[5][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[5][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[5][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[5][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[5][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[5][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[5][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[5][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[5][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[5][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[5][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[5][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[5][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[5][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[4][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[4][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[4][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[4][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[4][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[4][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[4][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[4][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[4][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[4][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[4][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[4][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[4][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[4][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[3][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[3][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[3][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[3][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[3][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[3][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[3][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[3][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[3][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[3][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[3][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[3][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[3][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[3][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[2][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[2][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[2][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[2][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[2][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[2][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[2][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[2][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[2][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[2][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[2][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[2][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[2][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[2][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[1][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[1][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[1][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[1][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[1][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[1][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[1][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[1][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[1][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[1][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[1][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[1][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[1][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[1][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[0][0]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[0][6]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[0][1]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[0][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[0][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[0][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[0][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[0][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[0][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[0][6]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][6]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[0][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[0][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[0][7]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[0][7]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa[0]                                                                                                        ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_temp[6]                                                                                   ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa[1]                                                                                                        ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_temp[7]                                                                                   ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[1][6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][6]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[2][6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][6]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[3][6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][6]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][0]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][0]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][2]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][2]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][4]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][4]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[12][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[12][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[12][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[11][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[11][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[11][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[16]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[0]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[0][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[0][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[2]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[18]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[0][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[0][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[4]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[20]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[0][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[0][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[6]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[22]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[13][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[13][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[13][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[12][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[12][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[12][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[0] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[0] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[1][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[1][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[1][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[1][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[1][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[1][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[14][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[14][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[14][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[13][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[13][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[13][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[1] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[1] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[2][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[2][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[2][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[2][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[2][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[2][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][7]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][7]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[14][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[14][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[14][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[2] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[2] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[3][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[3][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[3][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[3][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[3][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[3][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[1][7]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][7]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[2][7]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][7]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[3][7]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][7]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[3] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[3] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[4][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[4][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[4][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[4][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[4][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[4][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[2][2]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][2]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[2][4]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[0][4]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[4] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[4] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[5][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[5][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[5][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[5][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[5][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[5][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[5] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[5] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[6][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[6][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[6][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[6][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[6][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[6][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[6] ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6] ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[7][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[7][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[7][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[7][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[7][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[7][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[8][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[8][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[8][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[8][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[8][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[8][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[9][0]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[9][0]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[9][2]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[9][2]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[9][4]                                                                                                    ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[9][4]                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[10][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[10][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[10][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[10][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[10][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[10][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[11][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[11][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[11][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[11][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[11][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[11][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[12][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[12][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[12][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[12][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[12][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[12][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[13][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[13][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[13][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[13][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[13][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[13][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[14][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[14][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[14][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[14][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[14][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[14][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][0]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][0]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][2]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][2]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][4]                                                                                                   ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][4]                                                                                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[3][0]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[1][0]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[3][2]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[1][2]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[3][4]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|ram_in_reg[1][4]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[16]                                                                                                 ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[0]                                                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[2]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[18]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[4]                                                                                                  ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[20]                                                                               ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int1[6..29]                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|first_data                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][7]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][7]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][7]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                                     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|source_stall_d                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.IDLE                                                                                                                                       ; Merged with fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.IDLE                                                ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[8,9]                                                                                                               ; Lost fanout                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 397                                                                                                                                                                                            ;                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int1 ; Stuck at GND              ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|source_stall_d ;
;                                                                                                                                                                  ; due to stuck port data_in ;                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3083  ;
; Number of registers using Synchronous Clear  ; 332   ;
; Number of registers using Synchronous Load   ; 368   ;
; Number of registers using Asynchronous Clear ; 159   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3032  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sop                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg        ; 1       ;
; Total number of inverted registers = 4                                                                                                                                     ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|offset_counter[9]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_temp[2]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_temp[5]                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[3]                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_real_out[11]                                                                            ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][7]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wren_a[1]                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[3]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[3]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[0]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[2]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[0]                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[1]                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[7]                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swd[0]                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[0]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[2][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][3]  ;
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][7]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[2]                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|eop_out                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][11] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux5                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux6                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_state.WAIT_LAT                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.START_LPP                                                                        ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub:u_sub|LPM_ADD_SUB:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------+
; Parameter Name         ; Value        ; Type                                             ;
+------------------------+--------------+--------------------------------------------------+
; LPM_WIDTH              ; 11           ; Signed Integer                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                          ;
; LPM_DIRECTION          ; SUB          ; Untyped                                          ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                          ;
; LPM_PIPELINE           ; 0            ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                          ;
; USE_WYS                ; OFF          ; Untyped                                          ;
; STYLE                  ; FAST         ; Untyped                                          ;
; CBXI_PARAMETER         ; add_sub_qnh  ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                   ;
+------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------+
; Port Connectivity Checks: "sub:u_sub"       ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; dataa[10] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u_pll"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fftcore:u_fftcore"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_error    ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_real[11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_real[0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_imag     ; Input  ; Info     ; Stuck at GND                                                                        ;
; inverse       ; Input  ; Info     ; Stuck at GND                                                                        ;
; source_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_ready  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_sop    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_eop    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_exp    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Oct 06 18:03:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10885): Verilog HDL Attribute warning at top.v(24): synthesis attribute "keep" with value "1" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpga_project/fft/rtl/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpga_project/fft/rtl/cnt.v
    Info (12023): Found entity 1: cnt
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sub.v
    Info (12023): Found entity 1: sub
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fftcore.v
    Info (12023): Found entity 1: fftcore
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fft-library/fft_pack_fft_131.vhd
    Info (12022): Found design unit 1: fft_pack_fft_131
    Info (12022): Found design unit 2: fft_pack_fft_131-body
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fft_131
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fft_131-body
Info (12021): Found 1 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fft_131
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg_fft_131
    Info (12022): Found design unit 2: auk_dspip_text_pkg_fft_131-body
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_fft_131-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fft_131-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp_fft_131
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "fftcore" for hierarchy "fftcore:u_fftcore"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b_fft_131-transform
    Info (12023): Found entity 1: asj_fft_si_se_so_b_fft_131
Info (12128): Elaborating entity "asj_fft_si_se_so_b_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_in_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_out_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_out_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "lpp_ram_data_out_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "lpp_ram_data_out_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "c_ram_data_in_debug" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1"
Info (12128): Elaborating entity "scfifo" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vdh1.tdf
    Info (12023): Found entity 1: scfifo_vdh1
Info (12128): Elaborating entity "scfifo_vdh1" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_oo81.tdf
    Info (12023): Found entity 1: a_dpfifo_oo81
Info (12128): Elaborating entity "a_dpfifo_oo81" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usf1.tdf
    Info (12023): Found entity 1: altsyncram_usf1
Info (12128): Elaborating entity "altsyncram_usf1" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_m_k_counter_fft_131
Info (12128): Elaborating entity "asj_fft_m_k_counter_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_np"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_wrengen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_wrengen_fft_131
Info (12128): Elaborating entity "asj_fft_wrengen_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl_fft_131-writer
    Info (12023): Found entity 1: asj_fft_in_write_sgl_fft_131
Info (12128): Elaborating entity "asj_fft_in_write_sgl_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|asj_fft_tdl_bit_rst_fft_131:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_unbburst_ctrl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_fft_131-burst_sw
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_fft_131
Info (12128): Elaborating entity "asj_fft_unbburst_ctrl_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram_fft_131-syn
    Info (12023): Found entity 1: asj_fft_4dp_ram_fft_131
Info (12128): Elaborating entity "asj_fft_4dp_ram_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_data_ram_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_fft_131-SYN
    Info (12023): Found entity 1: asj_fft_data_ram_fft_131
Info (12128): Elaborating entity "asj_fft_data_ram_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ou3.tdf
    Info (12023): Found entity 1: altsyncram_2ou3
Info (12128): Elaborating entity "altsyncram_2ou3" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_dataadgen_fft_131
Info (12128): Elaborating entity "asj_fft_dataadgen_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr_fft_131-syn
    Info (12023): Found entity 1: asj_fft_cxb_addr_fft_131
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_wrswgen_fft_131
Info (12128): Elaborating entity "asj_fft_wrswgen_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches"
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_fft_131-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_fft_131
Info (12128): Elaborating entity "asj_fft_cxb_data_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r_fft_131-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_r_fft_131
Info (12128): Elaborating entity "asj_fft_cxb_data_r_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_fft_131-dft_r4
    Info (12023): Found entity 1: asj_fft_dft_bfp_fft_131
Info (12128): Elaborating entity "asj_fft_dft_bfp_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_pround_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_pround_fft_131-AROUNDPIPE_SYNTH
    Info (12023): Found entity 1: asj_fft_pround_fft_131
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "15"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf
    Info (12023): Found entity 1: add_sub_knj
Info (12128): Elaborating entity "add_sub_knj" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_tdl_bit_fft_131:\gen_disc:delay_next_pass"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_fft_131-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_o_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_pass"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_fft_131-input_bfp
    Info (12023): Found entity 1: asj_fft_bfp_i_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_i_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std_fft_131-model
    Info (12023): Found entity 1: asj_fft_cmult_std_fft_131
Info (12128): Elaborating entity "asj_fft_cmult_std_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_mult_add_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add_fft_131-syn
    Info (12023): Found entity 1: asj_fft_mult_add_fft_131
Info (12128): Elaborating entity "asj_fft_mult_add_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "25"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_riq2.tdf
    Info (12023): Found entity 1: mult_add_riq2
Info (12128): Elaborating entity "mult_add_riq2" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_f691.tdf
    Info (12023): Found entity 1: ded_mult_f691
Info (12128): Elaborating entity "ded_mult_f691" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf
    Info (12023): Found entity 1: dffpipe_a3c
Info (12128): Elaborating entity "dffpipe_a3c" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|dffpipe_a3c:pre_result"
Info (12128): Elaborating entity "asj_fft_mult_add_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "25"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_qhq2.tdf
    Info (12023): Found entity 1: mult_add_qhq2
Info (12128): Elaborating entity "mult_add_qhq2" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated"
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lnj.tdf
    Info (12023): Found entity 1: add_sub_lnj
Info (12128): Elaborating entity "add_sub_lnj" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:delay_blk_done"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl_fft_131-syn
    Info (12023): Found entity 1: asj_fft_bfp_ctrl_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_ctrl_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_twadgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_twadgen_fft_131
Info (12128): Elaborating entity "asj_fft_twadgen_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom_fft_131-syn
    Info (12023): Found entity 1: asj_fft_3dp_rom_fft_131
Info (12128): Elaborating entity "asj_fft_3dp_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/twid_rom_fft_131.vhd
    Info (12022): Found design unit 1: twid_rom_fft_131-SYN
    Info (12023): Found entity 1: twid_rom_fft_131
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fftcore_1n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vi91.tdf
    Info (12023): Found entity 1: altsyncram_vi91
Info (12128): Elaborating entity "altsyncram_vi91" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_vi91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fftcore_2n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0j91.tdf
    Info (12023): Found entity 1: altsyncram_0j91
Info (12128): Elaborating entity "altsyncram_0j91" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0j91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fftcore_3n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j91.tdf
    Info (12023): Found entity 1: altsyncram_1j91
Info (12128): Elaborating entity "altsyncram_1j91" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1j91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fftcore_1n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qi91.tdf
    Info (12023): Found entity 1: altsyncram_qi91
Info (12128): Elaborating entity "altsyncram_qi91" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_qi91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fftcore_2n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ri91.tdf
    Info (12023): Found entity 1: altsyncram_ri91
Info (12128): Elaborating entity "altsyncram_ri91" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ri91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fftcore_3n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_si91.tdf
    Info (12023): Found entity 1: altsyncram_si91
Info (12128): Elaborating entity "altsyncram_si91" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_si91:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_lpprdadgen_fft_131
Info (12128): Elaborating entity "asj_fft_lpprdadgen_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_rst_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_rst_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_fft_131-lp
    Info (12023): Found entity 1: asj_fft_lpp_serial_fft_131
Info (12128): Elaborating entity "asj_fft_lpp_serial_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_131:\gen_burst_val:delay_val"
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "cnt" for hierarchy "cnt:u_cnt"
Info (12128): Elaborating entity "sub" for hierarchy "sub:u_sub"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "sub:u_sub|LPM_ADD_SUB:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "sub:u_sub|LPM_ADD_SUB:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "sub:u_sub|LPM_ADD_SUB:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qnh.tdf
    Info (12023): Found entity 1: add_sub_qnh
Info (12128): Elaborating entity "add_sub_qnh" for hierarchy "sub:u_sub|LPM_ADD_SUB:LPM_ADD_SUB_component|add_sub_qnh:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram|q_b[25]"
Info (13014): Ignored 144 buffer(s)
    Info (13019): Ignored 144 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1"
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad_oe" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 4149 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 3889 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Tue Oct 06 18:03:42 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


