// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================

#define AP_INT_MAX_W 32678

#include <systemc>
#include <iostream>
#include <cstdlib>
#include <cstddef>
#include <stdint.h>
#include "SysCFileHandler.h"
#include "ap_int.h"
#include "ap_fixed.h"
#include <complex>
#include <stdbool.h>
#include "autopilot_cbe.h"
#include "ap_stream.h"
#include "hls_stream.h"
#include "hls_half.h"
#include "hls_signal_handler.h"

using namespace std;
using namespace sc_core;
using namespace sc_dt;


// [dump_struct_tree [build_nameSpaceTree] dumpedStructList] ---------->


// [dump_enumeration [get_enumeration_list]] ---------->


// wrapc file define: "ina_V"
#define AUTOTB_TVIN_ina_V  "../tv/cdatafile/c.simpleALU.autotvin_ina_V.dat"
// wrapc file define: "inb_V"
#define AUTOTB_TVIN_inb_V  "../tv/cdatafile/c.simpleALU.autotvin_inb_V.dat"
// wrapc file define: "op_V"
#define AUTOTB_TVIN_op_V  "../tv/cdatafile/c.simpleALU.autotvin_op_V.dat"
// wrapc file define: "ap_return"
#define AUTOTB_TVOUT_ap_return  "../tv/cdatafile/c.simpleALU.autotvout_ap_return.dat"

#define INTER_TCL  "../tv/cdatafile/ref.tcl"

// tvout file define: "ap_return"
#define AUTOTB_TVOUT_PC_ap_return  "../tv/rtldatafile/rtl.simpleALU.autotvout_ap_return.dat"

class INTER_TCL_FILE {
	public:
		INTER_TCL_FILE(const char* name) {
			mName = name;
			ina_V_depth = 0;
			inb_V_depth = 0;
			op_V_depth = 0;
			ap_return_depth = 0;
			trans_num =0;
		}

		~INTER_TCL_FILE() {
			mFile.open(mName);
			if (!mFile.good()) {
				cout << "Failed to open file ref.tcl" << endl;
				exit (1);
			}
			string total_list = get_depth_list();
			mFile << "set depth_list {\n";
			mFile << total_list;
			mFile << "}\n";
			mFile << "set trans_num "<<trans_num<<endl;
			mFile.close();
		}

		string get_depth_list () {
			stringstream total_list;
			total_list << "{ina_V " << ina_V_depth << "}\n";
			total_list << "{inb_V " << inb_V_depth << "}\n";
			total_list << "{op_V " << op_V_depth << "}\n";
			total_list << "{ap_return " << ap_return_depth << "}\n";
			return total_list.str();
		}

		void set_num (int num , int* class_num) {
			(*class_num) = (*class_num) > num ? (*class_num) : num;
		}
	public:
		int ina_V_depth;
		int inb_V_depth;
		int op_V_depth;
		int ap_return_depth;
		int trans_num;

	private:
		ofstream mFile;
		const char* mName;
};

extern ap_uint<20> simpleALU (
ap_uint<20> ina,
ap_uint<20> inb,
ap_uint<1> op);

ap_uint<20> AESL_WRAP_simpleALU (
ap_uint<20> ina,
ap_uint<20> inb,
ap_uint<1> op)
{
	refine_signal_handler();
	fstream wrapc_switch_file_token;
	wrapc_switch_file_token.open(".hls_cosim_wrapc_switch.log");
	int AESL_i;
	if (wrapc_switch_file_token.good())
	{
		CodeState = ENTER_WRAPC_PC;
		static unsigned AESL_transaction_pc = 0;
		string AESL_token;
		string AESL_num;
		static AESL_FILE_HANDLER aesl_fh;

		ap_uint<20> AESL_return;

		// output port post check: "ap_return"
		aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_token); // [[transaction]]
		if (AESL_token != "[[transaction]]")
		{
			exit(1);
		}
		aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_num); // transaction number

		if (atoi(AESL_num.c_str()) == AESL_transaction_pc)
		{
			aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_token); // data

			sc_bv<20> ap_return_pc_buffer;
			int i = 0;

			while (AESL_token != "[[/transaction]]")
			{
				bool no_x = false;
				bool err = false;

				// search and replace 'X' with "0" from the 1st char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('X');
					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'ap_return', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				no_x = false;

				// search and replace 'x' with "0" from the 3rd char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('x', 2);

					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'ap_return', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				// push token into output port buffer
				if (AESL_token != "")
				{
					ap_return_pc_buffer = AESL_token.c_str();
					i++;
				}

				aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_token); // data or [[/transaction]]

				if (AESL_token == "[[[/runtime]]]" || aesl_fh.eof(AUTOTB_TVOUT_PC_ap_return))
				{
					exit(1);
				}
			}

			// ***********************************
			if (i > 0)
			{
				// RTL Name: ap_return
				{
					// bitslice(19, 0)
					// {
						// celement: agg.result.V(19, 0)
						// {
							sc_lv<20> agg_result_V_lv0_0_0_0;
						// }
					// }

					// bitslice(19, 0)
					{
						// celement: agg.result.V(19, 0)
						{
							// carray: (0) => (0) @ (0)
							{
								if (&(AESL_return) != NULL) // check the null address if the c port is array or others
								{
									agg_result_V_lv0_0_0_0.range(19, 0) = sc_bv<20>(ap_return_pc_buffer.range(19, 0));
								}
							}
						}
					}

					// bitslice(19, 0)
					{
						// celement: agg.result.V(19, 0)
						{
							// carray: (0) => (0) @ (0)
							{
								// sub                    : 
								// ori_name               : AESL_return
								// sub_1st_elem           : 
								// ori_name_1st_elem      : AESL_return
								// output_left_conversion : AESL_return
								// output_type_conversion : (agg_result_V_lv0_0_0_0).to_string(SC_BIN).c_str()
								if (&(AESL_return) != NULL) // check the null address if the c port is array or others
								{
									AESL_return = (agg_result_V_lv0_0_0_0).to_string(SC_BIN).c_str();
								}
							}
						}
					}
				}
			}
		}

		AESL_transaction_pc++;

		return AESL_return;
	}
	else
	{
		CodeState = ENTER_WRAPC;
		static unsigned AESL_transaction;

		static AESL_FILE_HANDLER aesl_fh;

		// "ina_V"
		char* tvin_ina_V = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_ina_V);

		// "inb_V"
		char* tvin_inb_V = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_inb_V);

		// "op_V"
		char* tvin_op_V = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_op_V);

		// "ap_return"
		char* tvout_ap_return = new char[50];
		aesl_fh.touch(AUTOTB_TVOUT_ap_return);

		CodeState = DUMP_INPUTS;
		static INTER_TCL_FILE tcl_file(INTER_TCL);
		int leading_zero;

		// [[transaction]]
		sprintf(tvin_ina_V, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_ina_V, tvin_ina_V);

		sc_bv<20> ina_V_tvin_wrapc_buffer;

		// RTL Name: ina_V
		{
			// bitslice(19, 0)
			{
				// celement: ina.V(19, 0)
				{
					// carray: (0) => (0) @ (0)
					{
						// sub                   : 
						// ori_name              : ina
						// sub_1st_elem          : 
						// ori_name_1st_elem     : ina
						// regulate_c_name       : ina_V
						// input_type_conversion : (ina).to_string(2).c_str()
						if (&(ina) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<20> ina_V_tmp_mem;
							ina_V_tmp_mem = (ina).to_string(2).c_str();
							ina_V_tvin_wrapc_buffer.range(19, 0) = ina_V_tmp_mem.range(19, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvin_ina_V, "%s\n", (ina_V_tvin_wrapc_buffer).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_ina_V, tvin_ina_V);
		}

		tcl_file.set_num(1, &tcl_file.ina_V_depth);
		sprintf(tvin_ina_V, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_ina_V, tvin_ina_V);

		// [[transaction]]
		sprintf(tvin_inb_V, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_inb_V, tvin_inb_V);

		sc_bv<20> inb_V_tvin_wrapc_buffer;

		// RTL Name: inb_V
		{
			// bitslice(19, 0)
			{
				// celement: inb.V(19, 0)
				{
					// carray: (0) => (0) @ (0)
					{
						// sub                   : 
						// ori_name              : inb
						// sub_1st_elem          : 
						// ori_name_1st_elem     : inb
						// regulate_c_name       : inb_V
						// input_type_conversion : (inb).to_string(2).c_str()
						if (&(inb) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<20> inb_V_tmp_mem;
							inb_V_tmp_mem = (inb).to_string(2).c_str();
							inb_V_tvin_wrapc_buffer.range(19, 0) = inb_V_tmp_mem.range(19, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvin_inb_V, "%s\n", (inb_V_tvin_wrapc_buffer).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_inb_V, tvin_inb_V);
		}

		tcl_file.set_num(1, &tcl_file.inb_V_depth);
		sprintf(tvin_inb_V, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_inb_V, tvin_inb_V);

		// [[transaction]]
		sprintf(tvin_op_V, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_op_V, tvin_op_V);

		sc_bv<1> op_V_tvin_wrapc_buffer;

		// RTL Name: op_V
		{
			// bitslice(0, 0)
			{
				// celement: op.V(0, 0)
				{
					// carray: (0) => (0) @ (0)
					{
						// sub                   : 
						// ori_name              : op
						// sub_1st_elem          : 
						// ori_name_1st_elem     : op
						// regulate_c_name       : op_V
						// input_type_conversion : (op).to_string(2).c_str()
						if (&(op) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<1> op_V_tmp_mem;
							op_V_tmp_mem = (op).to_string(2).c_str();
							op_V_tvin_wrapc_buffer.range(0, 0) = op_V_tmp_mem.range(0, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvin_op_V, "%s\n", (op_V_tvin_wrapc_buffer).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_op_V, tvin_op_V);
		}

		tcl_file.set_num(1, &tcl_file.op_V_depth);
		sprintf(tvin_op_V, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_op_V, tvin_op_V);

// [call_c_dut] ---------->

		CodeState = CALL_C_DUT;
		ap_uint<20> AESL_return = simpleALU(ina, inb, op);

		CodeState = DUMP_OUTPUTS;

		// [[transaction]]
		sprintf(tvout_ap_return, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVOUT_ap_return, tvout_ap_return);

		sc_bv<20> ap_return_tvout_wrapc_buffer;

		// RTL Name: ap_return
		{
			// bitslice(19, 0)
			{
				// celement: agg.result.V(19, 0)
				{
					// carray: (0) => (0) @ (0)
					{
						// sub                   : 
						// ori_name              : AESL_return
						// sub_1st_elem          : 
						// ori_name_1st_elem     : AESL_return
						// regulate_c_name       : agg_result_V
						// input_type_conversion : (AESL_return).to_string(2).c_str()
						if (&(AESL_return) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<20> agg_result_V_tmp_mem;
							agg_result_V_tmp_mem = (AESL_return).to_string(2).c_str();
							ap_return_tvout_wrapc_buffer.range(19, 0) = agg_result_V_tmp_mem.range(19, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvout_ap_return, "%s\n", (ap_return_tvout_wrapc_buffer).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVOUT_ap_return, tvout_ap_return);
		}

		tcl_file.set_num(1, &tcl_file.ap_return_depth);
		sprintf(tvout_ap_return, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVOUT_ap_return, tvout_ap_return);

		CodeState = DELETE_CHAR_BUFFERS;
		// release memory allocation: "ina_V"
		delete [] tvin_ina_V;
		// release memory allocation: "inb_V"
		delete [] tvin_inb_V;
		// release memory allocation: "op_V"
		delete [] tvin_op_V;
		// release memory allocation: "ap_return"
		delete [] tvout_ap_return;

		AESL_transaction++;

		tcl_file.set_num(AESL_transaction , &tcl_file.trans_num);

		return AESL_return;
	}
}

