$date
	Sat Sep 30 10:03:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 9 ! o [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module a1 $end
$var wire 8 $ \$1 [7:0] $end
$var wire 1 % \$10 $end
$var wire 1 & \$4 $end
$var wire 1 ' \$8 $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 9 * o [8:0] $end
$var wire 8 + \$6 [7:0] $end
$var wire 7 , \$2 [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b11 *
b11 )
b1 (
1'
0&
1%
b0 $
b11 #
b1 "
b11 !
$end
#10
