 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 08:07:09 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/REGs_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][6]/Q (DFFRHQX2M)                 0.24       0.24 f
  U0_RegFile/REG_1[6] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.24 f
  U0_ALU/B[6] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.24 f
  U0_ALU/U9/Y (BUFX6M)                                    0.14       0.38 f
  U0_ALU/div_56/b[6] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       0.38 f
  U0_ALU/div_56/U29/Y (NAND2BX8M)                         0.14       0.52 f
  U0_ALU/div_56/U75/Y (INVX8M)                            0.06       0.58 r
  U0_ALU/div_56/U39/Y (NAND2X4M)                          0.08       0.67 f
  U0_ALU/div_56/U18/Y (CLKINVX8M)                         0.07       0.73 r
  U0_ALU/div_56/U32/Y (NAND2X8M)                          0.07       0.80 f
  U0_ALU/div_56/U47/Y (NOR2X12M)                          0.12       0.92 r
  U0_ALU/div_56/U99/Y (MXI2X6M)                           0.15       1.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.35       1.41 r
  U0_ALU/div_56/U87/Y (NAND2X4M)                          0.05       1.46 f
  U0_ALU/div_56/U50/Y (CLKINVX4M)                         0.06       1.52 r
  U0_ALU/div_56/U74/Y (INVX2M)                            0.04       1.56 f
  U0_ALU/div_56/U35/Y (NAND2X2M)                          0.06       1.62 r
  U0_ALU/div_56/U34/Y (NAND2X2M)                          0.07       1.69 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX2M)
                                                          0.23       1.92 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX2M)
                                                          0.22       2.14 f
  U0_ALU/div_56/U5/Y (INVX2M)                             0.08       2.23 r
  U0_ALU/div_56/U7/Y (NOR2X4M)                            0.06       2.28 f
  U0_ALU/div_56/U6/Y (MXI2X6M)                            0.13       2.41 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.38       2.79 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.01 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.23 f
  U0_ALU/div_56/U41/Y (CLKAND2X4M)                        0.17       3.39 f
  U0_ALU/div_56/U58/Y (MX2X1M)                            0.30       3.69 r
  U0_ALU/div_56/U69/Y (NAND2X1M)                          0.10       3.79 f
  U0_ALU/div_56/U71/Y (NAND3X2M)                          0.10       3.89 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.18       4.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.25 r
  U0_ALU/div_56/U73/Y (INVX4M)                            0.05       4.30 f
  U0_ALU/div_56/U61/Y (OR2X8M)                            0.19       4.49 f
  U0_ALU/div_56/U24/Y (MXI2X6M)                           0.13       4.62 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       4.98 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.20 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.42 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.64 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.85 f
  U0_ALU/div_56/U79/Y (CLKINVX4M)                         0.06       5.91 r
  U0_ALU/div_56/U9/Y (NOR2X3M)                            0.04       5.95 f
  U0_ALU/div_56/U80/Y (CLKNAND2X2M)                       0.08       6.02 r
  U0_ALU/div_56/U23/Y (NAND2X4M)                          0.08       6.11 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.45 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.67 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.89 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.11 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.33 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.24       7.57 f
  U0_ALU/div_56/U117/Y (NOR2BX8M)                         0.13       7.70 f
  U0_ALU/div_56/U119/Y (MXI2X6M)                          0.12       7.83 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.21       8.04 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX2M)
                                                          0.22       8.26 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX1M)
                                                          0.25       8.51 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX1M)
                                                          0.27       8.78 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       9.01 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX1M)
                                                          0.26       9.27 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX2M)
                                                          0.23       9.50 f
  U0_ALU/div_56/quotient[0] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       9.50 f
  U0_ALU/U4/Y (OAI2B1X4M)                                 0.16       9.66 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.66 f
  data arrival time                                                  9.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_RegFile/REGs_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][6]/Q (DFFRHQX2M)                 0.24       0.24 f
  U0_RegFile/REG_1[6] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.24 f
  U0_ALU/B[6] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.24 f
  U0_ALU/U9/Y (BUFX6M)                                    0.14       0.38 f
  U0_ALU/div_56/b[6] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       0.38 f
  U0_ALU/div_56/U29/Y (NAND2BX8M)                         0.14       0.52 f
  U0_ALU/div_56/U75/Y (INVX8M)                            0.06       0.58 r
  U0_ALU/div_56/U39/Y (NAND2X4M)                          0.08       0.67 f
  U0_ALU/div_56/U18/Y (CLKINVX8M)                         0.07       0.73 r
  U0_ALU/div_56/U32/Y (NAND2X8M)                          0.07       0.80 f
  U0_ALU/div_56/U47/Y (NOR2X12M)                          0.12       0.92 r
  U0_ALU/div_56/U99/Y (MXI2X6M)                           0.15       1.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.35       1.41 r
  U0_ALU/div_56/U87/Y (NAND2X4M)                          0.05       1.46 f
  U0_ALU/div_56/U50/Y (CLKINVX4M)                         0.06       1.52 r
  U0_ALU/div_56/U74/Y (INVX2M)                            0.04       1.56 f
  U0_ALU/div_56/U35/Y (NAND2X2M)                          0.06       1.62 r
  U0_ALU/div_56/U34/Y (NAND2X2M)                          0.07       1.69 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX2M)
                                                          0.23       1.92 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX2M)
                                                          0.22       2.14 f
  U0_ALU/div_56/U5/Y (INVX2M)                             0.08       2.23 r
  U0_ALU/div_56/U7/Y (NOR2X4M)                            0.06       2.28 f
  U0_ALU/div_56/U6/Y (MXI2X6M)                            0.13       2.41 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.38       2.79 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.01 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.23 f
  U0_ALU/div_56/U41/Y (CLKAND2X4M)                        0.17       3.39 f
  U0_ALU/div_56/U58/Y (MX2X1M)                            0.30       3.69 r
  U0_ALU/div_56/U69/Y (NAND2X1M)                          0.10       3.79 f
  U0_ALU/div_56/U71/Y (NAND3X2M)                          0.10       3.89 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.18       4.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.25 r
  U0_ALU/div_56/U73/Y (INVX4M)                            0.05       4.30 f
  U0_ALU/div_56/U61/Y (OR2X8M)                            0.19       4.49 f
  U0_ALU/div_56/U24/Y (MXI2X6M)                           0.13       4.62 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       4.98 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.20 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.42 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.64 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.85 f
  U0_ALU/div_56/U79/Y (CLKINVX4M)                         0.06       5.91 r
  U0_ALU/div_56/U9/Y (NOR2X3M)                            0.04       5.95 f
  U0_ALU/div_56/U80/Y (CLKNAND2X2M)                       0.08       6.02 r
  U0_ALU/div_56/U23/Y (NAND2X4M)                          0.08       6.11 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.45 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.67 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.89 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.11 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.33 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.24       7.57 f
  U0_ALU/div_56/U57/Y (NAND2BX4M)                         0.08       7.65 r
  U0_ALU/div_56/U56/Y (INVX4M)                            0.07       7.71 f
  U0_ALU/div_56/quotient[1] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       7.71 f
  U0_ALU/U162/Y (AOI222XLM)                               0.34       8.05 r
  U0_ALU/U85/Y (NAND3BX2M)                                0.13       8.19 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       8.19 f
  data arrival time                                                  8.19

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -8.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U107/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U5/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_53/U19/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_53/FS_1/A[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.75 r
  U0_ALU/mult_53/FS_1/U2/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_53/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_53/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_53/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_53/FS_1/U21/Y (OAI21BX1M)                   0.25       6.09 r
  U0_ALU/mult_53/FS_1/U19/Y (OAI21X1M)                    0.13       6.22 f
  U0_ALU/mult_53/FS_1/U3/Y (AOI21BX2M)                    0.17       6.40 f
  U0_ALU/mult_53/FS_1/U5/Y (XNOR2X2M)                     0.13       6.52 r
  U0_ALU/mult_53/FS_1/SUM[13] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       6.52 r
  U0_ALU/mult_53/PRODUCT[15] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       6.52 r
  U0_ALU/U97/Y (AOI22X1M)                                 0.12       6.64 f
  U0_ALU/U96/Y (NAND2X2M)                                 0.08       6.72 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.72 r
  data arrival time                                                  6.72

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.78


  Startpoint: U0_RegFile/REGs_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][6]/Q (DFFRHQX2M)                 0.24       0.24 f
  U0_RegFile/REG_1[6] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.24 f
  U0_ALU/B[6] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.24 f
  U0_ALU/U9/Y (BUFX6M)                                    0.14       0.38 f
  U0_ALU/div_56/b[6] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       0.38 f
  U0_ALU/div_56/U29/Y (NAND2BX8M)                         0.14       0.52 f
  U0_ALU/div_56/U75/Y (INVX8M)                            0.06       0.58 r
  U0_ALU/div_56/U39/Y (NAND2X4M)                          0.08       0.67 f
  U0_ALU/div_56/U18/Y (CLKINVX8M)                         0.07       0.73 r
  U0_ALU/div_56/U32/Y (NAND2X8M)                          0.07       0.80 f
  U0_ALU/div_56/U47/Y (NOR2X12M)                          0.12       0.92 r
  U0_ALU/div_56/U99/Y (MXI2X6M)                           0.15       1.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.35       1.41 r
  U0_ALU/div_56/U87/Y (NAND2X4M)                          0.05       1.46 f
  U0_ALU/div_56/U50/Y (CLKINVX4M)                         0.06       1.52 r
  U0_ALU/div_56/U74/Y (INVX2M)                            0.04       1.56 f
  U0_ALU/div_56/U35/Y (NAND2X2M)                          0.06       1.62 r
  U0_ALU/div_56/U34/Y (NAND2X2M)                          0.07       1.69 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX2M)
                                                          0.23       1.92 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX2M)
                                                          0.22       2.14 f
  U0_ALU/div_56/U5/Y (INVX2M)                             0.08       2.23 r
  U0_ALU/div_56/U7/Y (NOR2X4M)                            0.06       2.28 f
  U0_ALU/div_56/U6/Y (MXI2X6M)                            0.13       2.41 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.38       2.79 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.01 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.23 f
  U0_ALU/div_56/U41/Y (CLKAND2X4M)                        0.17       3.39 f
  U0_ALU/div_56/U58/Y (MX2X1M)                            0.30       3.69 r
  U0_ALU/div_56/U69/Y (NAND2X1M)                          0.10       3.79 f
  U0_ALU/div_56/U71/Y (NAND3X2M)                          0.10       3.89 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.18       4.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.25 r
  U0_ALU/div_56/U73/Y (INVX4M)                            0.05       4.30 f
  U0_ALU/div_56/U61/Y (OR2X8M)                            0.19       4.49 f
  U0_ALU/div_56/U24/Y (MXI2X6M)                           0.13       4.62 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       4.98 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.20 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.42 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.64 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.85 f
  U0_ALU/div_56/U79/Y (CLKINVX4M)                         0.06       5.91 r
  U0_ALU/div_56/U12/Y (NAND2BX4M)                         0.10       6.01 r
  U0_ALU/div_56/U11/Y (INVX4M)                            0.06       6.07 f
  U0_ALU/div_56/quotient[2] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       6.07 f
  U0_ALU/U150/Y (AO22XLM)                                 0.33       6.40 f
  U0_ALU/U89/Y (NAND3BX2M)                                0.18       6.58 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.58 f
  data arrival time                                                  6.58

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U107/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U5/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_53/U19/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_53/FS_1/A[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.75 r
  U0_ALU/mult_53/FS_1/U2/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_53/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_53/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_53/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_53/FS_1/U21/Y (OAI21BX1M)                   0.25       6.09 r
  U0_ALU/mult_53/FS_1/U20/Y (XOR3XLM)                     0.17       6.27 r
  U0_ALU/mult_53/FS_1/SUM[12] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       6.27 r
  U0_ALU/mult_53/PRODUCT[14] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       6.27 r
  U0_ALU/U94/Y (AOI22X1M)                                 0.10       6.36 f
  U0_ALU/U93/Y (NAND2X2M)                                 0.08       6.45 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.45 r
  data arrival time                                                  6.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U107/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U5/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_53/U19/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_53/FS_1/A[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.75 r
  U0_ALU/mult_53/FS_1/U2/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_53/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_53/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_53/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_53/FS_1/U22/Y (XNOR2X1M)                    0.12       5.96 r
  U0_ALU/mult_53/FS_1/SUM[11] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       5.96 r
  U0_ALU/mult_53/PRODUCT[13] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       5.96 r
  U0_ALU/U101/Y (AOI22X1M)                                0.12       6.08 f
  U0_ALU/U100/Y (NAND2X2M)                                0.08       6.17 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.17 r
  data arrival time                                                  6.17

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.33


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U107/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U5/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_53/U19/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_53/FS_1/A[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.75 r
  U0_ALU/mult_53/FS_1/U2/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_53/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_53/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_53/FS_1/U27/Y (CLKXOR2X2M)                  0.27       5.71 r
  U0_ALU/mult_53/FS_1/SUM[10] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       5.71 r
  U0_ALU/mult_53/PRODUCT[12] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       5.71 r
  U0_ALU/U106/Y (AOI22X1M)                                0.08       5.80 f
  U0_ALU/U105/Y (NAND2X2M)                                0.08       5.88 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.88 r
  data arrival time                                                  5.88

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                        3.62


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U107/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U5/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_53/U19/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_53/FS_1/A[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.75 r
  U0_ALU/mult_53/FS_1/U2/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_53/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_53/FS_1/U15/Y (XNOR2X1M)                    0.12       5.30 r
  U0_ALU/mult_53/FS_1/SUM[9] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       5.30 r
  U0_ALU/mult_53/PRODUCT[11] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       5.30 r
  U0_ALU/U99/Y (AOI22X1M)                                 0.12       5.42 f
  U0_ALU/U98/Y (NAND2X2M)                                 0.08       5.51 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.51 r
  data arrival time                                                  5.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.99


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U106/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_3/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_3/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_3/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_3/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_3/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_3/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_53/U10/Y (CLKXOR2X2M)                       0.30       4.74 r
  U0_ALU/mult_53/FS_1/A[8] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.74 r
  U0_ALU/mult_53/FS_1/U33/Y (NOR2X1M)                     0.06       4.80 f
  U0_ALU/mult_53/FS_1/U18/Y (NAND2BX1M)                   0.20       5.00 f
  U0_ALU/mult_53/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.20 r
  U0_ALU/mult_53/FS_1/SUM[8] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       5.20 r
  U0_ALU/mult_53/PRODUCT[10] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       5.20 r
  U0_ALU/U108/Y (AOI22X1M)                                0.08       5.28 f
  U0_ALU/U107/Y (NAND2X2M)                                0.08       5.36 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.36 r
  data arrival time                                                  5.36

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.36
  --------------------------------------------------------------------------
  slack (MET)                                                        4.13


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U108/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U4/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_1/S (ADDFX2M)                         0.59       4.44 f
  U0_ALU/mult_53/U28/Y (INVX2M)                           0.08       4.52 r
  U0_ALU/mult_53/U27/Y (XNOR2X2M)                         0.09       4.62 f
  U0_ALU/mult_53/FS_1/A[6] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.62 f
  U0_ALU/mult_53/FS_1/U4/Y (INVX2M)                       0.07       4.69 r
  U0_ALU/mult_53/FS_1/U6/Y (INVX2M)                       0.03       4.72 f
  U0_ALU/mult_53/FS_1/SUM[6] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.72 f
  U0_ALU/mult_53/PRODUCT[8] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       4.72 f
  U0_ALU/U111/Y (AOI221XLM)                               0.37       5.09 r
  U0_ALU/U110/Y (OAI2B11X2M)                              0.16       5.25 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.25 f
  data arrival time                                                  5.25

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.38


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U108/Y (NOR2X1M)                         0.17       0.95 r
  U0_ALU/mult_53/U4/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_53/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_53/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_53/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_53/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_53/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_53/S4_1/S (ADDFX2M)                         0.59       4.44 f
  U0_ALU/mult_53/U18/Y (AND2X2M)                          0.20       4.65 f
  U0_ALU/mult_53/FS_1/B[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.65 f
  U0_ALU/mult_53/FS_1/U8/Y (INVX2M)                       0.06       4.71 r
  U0_ALU/mult_53/FS_1/U7/Y (XNOR2X2M)                     0.16       4.87 r
  U0_ALU/mult_53/FS_1/SUM[7] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.87 r
  U0_ALU/mult_53/PRODUCT[9] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       4.87 r
  U0_ALU/U121/Y (AOI22X1M)                                0.12       4.98 f
  U0_ALU/U120/Y (NAND2X2M)                                0.08       5.06 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.43


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_53/U6/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_53/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_53/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_53/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_53/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_53/S1_6_0/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_53/S4_0/S (ADDFX2M)                         0.56       4.43 f
  U0_ALU/mult_53/FS_1/A[5] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.43 f
  U0_ALU/mult_53/FS_1/U14/Y (BUFX2M)                      0.15       4.58 f
  U0_ALU/mult_53/FS_1/SUM[5] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.58 f
  U0_ALU/mult_53/PRODUCT[7] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       4.58 f
  U0_ALU/U124/Y (AO22X1M)                                 0.32       4.89 f
  U0_ALU/U122/Y (NAND3BX2M)                               0.18       5.08 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.08 f
  data arrival time                                                  5.08

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: U0_RegFile/REGs_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][6]/Q (DFFRHQX2M)                 0.24       0.24 f
  U0_RegFile/REG_1[6] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.24 f
  U0_ALU/B[6] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.24 f
  U0_ALU/U9/Y (BUFX6M)                                    0.14       0.38 f
  U0_ALU/div_56/b[6] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       0.38 f
  U0_ALU/div_56/U29/Y (NAND2BX8M)                         0.14       0.52 f
  U0_ALU/div_56/U75/Y (INVX8M)                            0.06       0.58 r
  U0_ALU/div_56/U39/Y (NAND2X4M)                          0.08       0.67 f
  U0_ALU/div_56/U18/Y (CLKINVX8M)                         0.07       0.73 r
  U0_ALU/div_56/U32/Y (NAND2X8M)                          0.07       0.80 f
  U0_ALU/div_56/U47/Y (NOR2X12M)                          0.12       0.92 r
  U0_ALU/div_56/U99/Y (MXI2X6M)                           0.15       1.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.35       1.41 r
  U0_ALU/div_56/U87/Y (NAND2X4M)                          0.05       1.46 f
  U0_ALU/div_56/U50/Y (CLKINVX4M)                         0.06       1.52 r
  U0_ALU/div_56/U74/Y (INVX2M)                            0.04       1.56 f
  U0_ALU/div_56/U35/Y (NAND2X2M)                          0.06       1.62 r
  U0_ALU/div_56/U34/Y (NAND2X2M)                          0.07       1.69 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX2M)
                                                          0.23       1.92 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX2M)
                                                          0.22       2.14 f
  U0_ALU/div_56/U5/Y (INVX2M)                             0.08       2.23 r
  U0_ALU/div_56/U7/Y (NOR2X4M)                            0.06       2.28 f
  U0_ALU/div_56/U6/Y (MXI2X6M)                            0.13       2.41 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.38       2.79 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.01 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.23 f
  U0_ALU/div_56/U16/Y (INVX3M)                            0.08       3.31 r
  U0_ALU/div_56/U15/Y (NOR2X6M)                           0.05       3.35 f
  U0_ALU/div_56/U38/Y (MXI2X4M)                           0.14       3.49 f
  U0_ALU/div_56/U60/Y (NAND2X2M)                          0.11       3.60 r
  U0_ALU/div_56/U66/Y (NAND3X4M)                          0.09       3.70 f
  U0_ALU/div_56/U70/Y (NAND2X2M)                          0.08       3.78 r
  U0_ALU/div_56/U71/Y (NAND3X2M)                          0.11       3.89 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.24       4.13 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.24       4.37 f
  U0_ALU/div_56/U73/Y (INVX4M)                            0.08       4.44 r
  U0_ALU/div_56/U54/Y (NOR2X3M)                           0.06       4.51 f
  U0_ALU/div_56/quotient[3] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       4.51 f
  U0_ALU/U104/Y (AO22XLM)                                 0.35       4.86 f
  U0_ALU/U102/Y (NAND3BX2M)                               0.18       5.04 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       5.04 f
  data arrival time                                                  5.04

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_53/U6/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_53/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_53/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_53/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_53/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_53/S1_6_0/S (ADDFX2M)                       0.56       3.88 f
  U0_ALU/mult_53/FS_1/A[4] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       3.88 f
  U0_ALU/mult_53/FS_1/U13/Y (BUFX2M)                      0.15       4.03 f
  U0_ALU/mult_53/FS_1/SUM[4] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       4.03 f
  U0_ALU/mult_53/PRODUCT[6] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       4.03 f
  U0_ALU/U18/Y (AO22X1M)                                  0.39       4.42 f
  U0_ALU/U115/Y (AOI211X2M)                               0.22       4.64 r
  U0_ALU/U113/Y (NAND3BX2M)                               0.11       4.75 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.75 f
  data arrival time                                                  4.75

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                        4.88


  Startpoint: U0_RegFile/REGs_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/REGs_reg[0][1]/Q (DFFRQX2M)                  0.37       0.37 r
  U0_RegFile/REG_0[1] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.37 r
  U0_ALU/A[1] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.37 r
  U0_ALU/U95/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_53/A[1] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       0.64 r
  U0_ALU/mult_53/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_53/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_53/U6/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_53/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_53/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_53/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_53/S1_5_0/S (ADDFX2M)                       0.56       3.33 f
  U0_ALU/mult_53/FS_1/A[3] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       3.33 f
  U0_ALU/mult_53/FS_1/U12/Y (BUFX2M)                      0.15       3.48 f
  U0_ALU/mult_53/FS_1/SUM[3] (ALU_op_size8_rslt_size16_fun_size4_DW01_add_1)
                                                          0.00       3.48 f
  U0_ALU/mult_53/PRODUCT[5] (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                                          0.00       3.48 f
  U0_ALU/U77/Y (AO22X1M)                                  0.39       3.87 f
  U0_ALU/U134/Y (AOI211X2M)                               0.22       4.09 r
  U0_ALU/U132/Y (NAND3BX2M)                               0.11       4.20 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.20 f
  data arrival time                                                  4.20

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                        5.43


  Startpoint: U0_RegFile/REGs_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][6]/Q (DFFRHQX2M)                 0.24       0.24 f
  U0_RegFile/REG_1[6] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.24 f
  U0_ALU/B[6] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.24 f
  U0_ALU/U9/Y (BUFX6M)                                    0.14       0.38 f
  U0_ALU/div_56/b[6] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       0.38 f
  U0_ALU/div_56/U29/Y (NAND2BX8M)                         0.14       0.52 f
  U0_ALU/div_56/U75/Y (INVX8M)                            0.06       0.58 r
  U0_ALU/div_56/U39/Y (NAND2X4M)                          0.08       0.67 f
  U0_ALU/div_56/U18/Y (CLKINVX8M)                         0.07       0.73 r
  U0_ALU/div_56/U32/Y (NAND2X8M)                          0.07       0.80 f
  U0_ALU/div_56/U47/Y (NOR2X12M)                          0.12       0.92 r
  U0_ALU/div_56/U99/Y (MXI2X6M)                           0.15       1.07 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.35       1.41 r
  U0_ALU/div_56/U87/Y (NAND2X4M)                          0.05       1.46 f
  U0_ALU/div_56/U50/Y (CLKINVX4M)                         0.06       1.52 r
  U0_ALU/div_56/U74/Y (INVX2M)                            0.04       1.56 f
  U0_ALU/div_56/U35/Y (NAND2X2M)                          0.06       1.62 r
  U0_ALU/div_56/U34/Y (NAND2X2M)                          0.07       1.69 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX2M)
                                                          0.23       1.92 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX2M)
                                                          0.22       2.14 f
  U0_ALU/div_56/U5/Y (INVX2M)                             0.08       2.23 r
  U0_ALU/div_56/U7/Y (NOR2X4M)                            0.06       2.28 f
  U0_ALU/div_56/U6/Y (MXI2X6M)                            0.13       2.41 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.38       2.79 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.01 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.23 f
  U0_ALU/div_56/U41/Y (CLKAND2X4M)                        0.17       3.39 f
  U0_ALU/div_56/quotient[4] (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                                          0.00       3.39 f
  U0_ALU/U119/Y (AO22XLM)                                 0.34       3.73 f
  U0_ALU/U116/Y (NAND3BX2M)                               0.18       3.92 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       3.92 f
  data arrival time                                                  3.92

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U45/Y (NAND3X2M)                           0.26       1.02 f
  U0_SYS_CNTRL/U4/Y (OAI22X1M)                            0.42       1.45 r
  U0_SYS_CNTRL/ALU_FUN[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.45 r
  U0_ALU/ALU_FUN[0] (ALU_op_size8_rslt_size16_fun_size4)
                                                          0.00       1.45 r
  U0_ALU/U69/Y (INVX2M)                                   0.19       1.64 f
  U0_ALU/U70/Y (OR2X2M)                                   0.24       1.88 f
  U0_ALU/U11/Y (OAI22X1M)                                 0.20       2.08 r
  U0_ALU/U38/Y (NOR4X1M)                                  0.15       2.24 f
  U0_ALU/U37/Y (OAI21X2M)                                 0.14       2.38 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       2.38 r
  data arrival time                                                  2.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U45/Y (NAND3X2M)                           0.26       1.02 f
  U0_SYS_CNTRL/U104/Y (OAI21X2M)                          0.25       1.28 r
  U0_SYS_CNTRL/GATE_EN (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.28 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00       1.28 r
  U0_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                  0.00       1.28 r
  data arrival time                                                  1.28

  clock REF_CLK (fall edge)                               5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  U0_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                 0.00       4.80 f
  time borrowed from endpoint                             0.00       4.80
  data required time                                                 4.80
  --------------------------------------------------------------------------
  data required time                                                 4.80
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                             5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U10/Y (BUFX2M)                               0.15       1.99 f
  U0_RegFile/U9/Y (INVX2M)                                0.71       2.70 r
  U0_RegFile/U233/Y (MX4XLM)                              0.53       3.23 f
  U0_RegFile/U66/Y (MX4X1M)                               0.32       3.55 f
  U0_RegFile/U65/Y (AO22X1M)                              0.32       3.87 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U10/Y (BUFX2M)                               0.15       1.99 f
  U0_RegFile/U9/Y (INVX2M)                                0.71       2.70 r
  U0_RegFile/U87/Y (MX4XLM)                               0.53       3.23 f
  U0_RegFile/U86/Y (MX4X1M)                               0.32       3.55 f
  U0_RegFile/U85/Y (AO22X1M)                              0.32       3.87 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U10/Y (BUFX2M)                               0.15       1.99 f
  U0_RegFile/U9/Y (INVX2M)                                0.71       2.70 r
  U0_RegFile/U83/Y (MX4XLM)                               0.53       3.23 f
  U0_RegFile/U82/Y (MX4X1M)                               0.32       3.55 f
  U0_RegFile/U81/Y (AO22X1M)                              0.32       3.87 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U10/Y (BUFX2M)                               0.15       1.99 f
  U0_RegFile/U9/Y (INVX2M)                                0.71       2.70 r
  U0_RegFile/U231/Y (MX4XLM)                              0.53       3.23 f
  U0_RegFile/U94/Y (MX4X1M)                               0.32       3.55 f
  U0_RegFile/U93/Y (AO22X1M)                              0.32       3.87 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U10/Y (BUFX2M)                               0.15       1.99 f
  U0_RegFile/U9/Y (INVX2M)                                0.71       2.70 r
  U0_RegFile/U232/Y (MX4XLM)                              0.53       3.23 f
  U0_RegFile/U90/Y (MX4X1M)                               0.32       3.55 f
  U0_RegFile/U89/Y (AO22X1M)                              0.32       3.87 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U97/Y (MX4XLM)                               0.54       3.20 f
  U0_RegFile/U70/Y (MX4X1M)                               0.32       3.52 f
  U0_RegFile/U69/Y (AO22X1M)                              0.32       3.84 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U234/Y (MX4XLM)                              0.54       3.20 f
  U0_RegFile/U78/Y (MX4X1M)                               0.32       3.52 f
  U0_RegFile/U77/Y (AO22X1M)                              0.32       3.84 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U75/Y (MX4XLM)                               0.54       3.20 f
  U0_RegFile/U74/Y (MX4X1M)                               0.32       3.52 f
  U0_RegFile/U73/Y (AO22X1M)                              0.32       3.84 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U238/Y (MX2XLM)                              0.32       3.65 f
  U0_RegFile/REGs_reg[1][6]/D (DFFRHQX2M)                 0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U237/Y (MX2XLM)                              0.34       3.68 f
  U0_RegFile/REGs_reg[1][7]/D (DFFRHQX4M)                 0.00       3.68 f
  data arrival time                                                  3.68

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][7]/CK (DFFRHQX4M)                0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U235/Y (MX2XLM)                              0.34       3.68 f
  U0_RegFile/REGs_reg[1][3]/D (DFFRHQX4M)                 0.00       3.68 f
  data arrival time                                                  3.68

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][3]/CK (DFFRHQX4M)                0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U236/Y (MX2XLM)                              0.34       3.68 f
  U0_RegFile/REGs_reg[1][0]/D (DFFRHQX4M)                 0.00       3.68 f
  data arrival time                                                  3.68

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][0]/CK (DFFRHQX4M)                0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U228/Y (MX2XLM)                              0.22       3.55 r
  U0_RegFile/REGs_reg[1][2]/D (DFFRQX2M)                  0.00       3.55 r
  data arrival time                                                  3.55

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][2]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U230/Y (MX2XLM)                              0.32       3.66 f
  U0_RegFile/REGs_reg[1][5]/D (DFFRHQX1M)                 0.00       3.66 f
  data arrival time                                                  3.66

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][5]/CK (DFFRHQX1M)                0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                        5.98


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U229/Y (MX2XLM)                              0.32       3.66 f
  U0_RegFile/REGs_reg[1][4]/D (DFFRHQX1M)                 0.00       3.66 f
  data arrival time                                                  3.66

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][4]/CK (DFFRHQX1M)                0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                        5.98


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U15/Y (INVX2M)                               0.06       3.01 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.33       3.33 r
  U0_RegFile/U227/Y (MX2XLM)                              0.32       3.66 f
  U0_RegFile/REGs_reg[1][1]/D (DFFRHQX1M)                 0.00       3.66 f
  data arrival time                                                  3.66

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[1][1]/CK (DFFRHQX1M)                0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                        5.98


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U52/Y (OAI221X1M)                          0.20       1.41 r
  U0_SYS_CNTRL/REG_ADDR[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.41 r
  U5/Y (BUFX2M)                                           0.31       1.73 r
  U0_RegFile/Address[0] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       1.73 r
  U0_RegFile/U64/Y (INVX2M)                               0.11       1.84 f
  U0_RegFile/U8/Y (INVX2M)                                0.82       2.66 r
  U0_RegFile/U40/Y (AND2X2M)                              0.29       2.95 r
  U0_RegFile/U19/Y (NAND2X2M)                             0.21       3.16 f
  U0_RegFile/U224/Y (OAI2BB2X1M)                          0.28       3.43 f
  U0_RegFile/REGs_reg[3][5]/D (DFFSQX2M)                  0.00       3.43 f
  data arrival time                                                  3.43

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[3][5]/CK (DFFSQX2M)                 0.00       9.80 r
  library setup time                                     -0.26       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.11


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U57/Y (OAI22X1M)                           0.20       1.42 r
  U0_SYS_CNTRL/REG_ADDR[1] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.42 r
  U6/Y (BUFX2M)                                           0.58       2.00 r
  U0_RegFile/Address[1] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       2.00 r
  U0_RegFile/U109/Y (INVX2M)                              0.16       2.16 f
  U0_RegFile/U16/Y (INVX2M)                               0.41       2.58 r
  U0_RegFile/U53/Y (NOR2X2M)                              0.14       2.72 f
  U0_RegFile/U41/Y (INVX2M)                               0.11       2.83 r
  U0_RegFile/U17/Y (NAND2BX2M)                            0.22       3.05 r
  U0_RegFile/U11/Y (INVX2M)                               0.10       3.15 f
  U0_RegFile/U6/Y (MX2XLM)                                0.24       3.39 r
  U0_RegFile/REGs_reg[0][5]/D (DFFRQX2M)                  0.00       3.39 r
  data arrival time                                                  3.39

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[0][5]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                        6.11


  Startpoint: U0_SYS_CNTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CNTRL/current_state_reg[3]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (NOR2X2M)                            0.27       0.77 r
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.09       0.86 f
  U0_SYS_CNTRL/U53/Y (OR3X2M)                             0.36       1.22 f
  U0_SYS_CNTRL/U57/Y (OAI22X1M)                           0.20       1.42 r
  U0_SYS_CNTRL/REG_ADDR[1] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       1.42 r
  U6/Y (BUFX2M)                                           0.58       2.00 r
  U0_RegFile/Address[1] (Reg_File_ADDR_WD4_DATA_WD8)      0.00       2.00 r
  U0_RegFile/U109/Y (INVX2M)                              0.16       2.16 f
  U0_RegFile/U16/Y (INVX2M)                               0.41       2.58 r
  U0_RegFile/U53/Y (NOR2X2M)                              0.14       2.72 f
  U0_RegFile/U41/Y (INVX2M)                               0.11       2.83 r
  U0_RegFile/U17/Y (NAND2BX2M)                            0.22       3.05 r
  U0_RegFile/U11/Y (INVX2M)                               0.10       3.15 f
  U0_RegFile/U7/Y (MX2XLM)                                0.24       3.39 r
  U0_RegFile/REGs_reg[0][6]/D (DFFRQX2M)                  0.00       3.39 r
  data arrival time                                                  3.39

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/REGs_reg[0][6]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                        6.11


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err (par_chk_data_wd8)
                                                          0.00       0.47 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/par_err (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.47 f
  U0_UART/U0_UART_RX/par_err (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00       0.47 f
  U0_UART/par_err (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       0.47 f
  parity_error (out)                                      0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.35


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err (stp_chk)
                                                          0.00       0.47 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/stp_err (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.47 f
  U0_UART/U0_UART_RX/stp_err (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00       0.47 f
  U0_UART/stp_err (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       0.47 f
  framing_error (out)                                     0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.35


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U43/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U46/Y (NAND4BBX1M)                            0.21       1.12 f
  TX_ClkDiv/U50/Y (NOR4X1M)                               0.25       1.36 r
  TX_ClkDiv/U3/Y (OAI2B11X2M)                             0.45       1.82 r
  TX_ClkDiv/U10/Y (NOR2X2M)                               0.08       1.90 f
  TX_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U43/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U46/Y (NAND4BBX1M)                            0.21       1.12 f
  TX_ClkDiv/U50/Y (NOR4X1M)                               0.25       1.36 r
  TX_ClkDiv/U3/Y (OAI2B11X2M)                             0.45       1.82 r
  TX_ClkDiv/U12/Y (NOR2X2M)                               0.08       1.90 f
  TX_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U43/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U46/Y (NAND4BBX1M)                            0.21       1.12 f
  TX_ClkDiv/U50/Y (NOR4X1M)                               0.25       1.36 r
  TX_ClkDiv/U3/Y (OAI2B11X2M)                             0.45       1.82 r
  TX_ClkDiv/U7/Y (NOR2BX2M)                               0.08       1.90 f
  TX_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U43/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U46/Y (NAND4BBX1M)                            0.21       1.12 f
  TX_ClkDiv/U50/Y (NOR4X1M)                               0.25       1.36 r
  TX_ClkDiv/U3/Y (OAI2B11X2M)                             0.45       1.82 r
  TX_ClkDiv/U6/Y (NOR2BX2M)                               0.08       1.90 f
  TX_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U43/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U46/Y (NAND4BBX1M)                            0.21       1.12 f
  TX_ClkDiv/U50/Y (NOR4X1M)                               0.25       1.36 r
  TX_ClkDiv/U3/Y (OAI2B11X2M)                             0.45       1.82 r
  TX_ClkDiv/U5/Y (NOR2BX2M)                               0.08       1.90 f
  TX_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U43/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U46/Y (NAND4BBX1M)                            0.21       1.12 f
  TX_ClkDiv/U50/Y (NOR4X1M)                               0.25       1.36 r
  TX_ClkDiv/U3/Y (OAI2B11X2M)                             0.45       1.82 r
  TX_ClkDiv/U8/Y (NOR2BX2M)                               0.08       1.90 f
  TX_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/Q (DFFRX1M)       0.53       0.53 r
  RX_ClkDiv/U37/Y (CLKXOR2X2M)             0.31       0.84 f
  RX_ClkDiv/U38/Y (NOR4X1M)                0.27       1.11 r
  RX_ClkDiv/U12/Y (OAI2B11X2M)             0.39       1.50 r
  RX_ClkDiv/U5/Y (INVX2M)                  0.12       1.62 f
  RX_ClkDiv/U22/Y (AOI32X1M)               0.24       1.86 r
  RX_ClkDiv/U21/Y (INVX2M)                 0.05       1.91 f
  RX_ClkDiv/count_reg[2]/D (DFFRQX2M)      0.00       1.91 f
  data arrival time                                   1.91

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                      -0.16     270.91
  data required time                                270.91
  -----------------------------------------------------------
  data required time                                270.91
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                       269.00


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/Q (DFFRX1M)       0.53       0.53 r
  RX_ClkDiv/U37/Y (CLKXOR2X2M)             0.31       0.84 f
  RX_ClkDiv/U38/Y (NOR4X1M)                0.27       1.11 r
  RX_ClkDiv/U12/Y (OAI2B11X2M)             0.39       1.50 r
  RX_ClkDiv/U5/Y (INVX2M)                  0.12       1.62 f
  RX_ClkDiv/U19/Y (AOI21X2M)               0.15       1.77 r
  RX_ClkDiv/U17/Y (OAI21X2M)               0.08       1.84 f
  RX_ClkDiv/count_reg[3]/D (DFFRQX2M)      0.00       1.84 f
  data arrival time                                   1.84

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  RX_ClkDiv/count_reg[3]/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                      -0.16     270.91
  data required time                                270.91
  -----------------------------------------------------------
  data required time                                270.91
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                       269.07


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  TX_ClkDiv/U54/Y (NOR2BX1M)                              0.20       0.70 f
  TX_ClkDiv/U55/Y (OAI2B2X1M)                             0.20       0.91 r
  TX_ClkDiv/U56/Y (NAND4BX1M)                             0.19       1.10 f
  TX_ClkDiv/U60/Y (NOR4X1M)                               0.27       1.37 r
  TX_ClkDiv/U14/Y (OAI21X2M)                              0.13       1.50 f
  TX_ClkDiv/U13/Y (XNOR2X2M)                              0.13       1.63 r
  TX_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/Q (DFFRX1M)       0.53       0.53 r
  RX_ClkDiv/U43/Y (CLKXOR2X2M)             0.31       0.84 f
  RX_ClkDiv/U44/Y (NOR4X1M)                0.36       1.20 r
  RX_ClkDiv/U24/Y (OAI21X2M)               0.12       1.32 f
  RX_ClkDiv/U23/Y (XNOR2X2M)               0.13       1.45 r
  RX_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       1.45 r
  data arrival time                                   1.45

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  RX_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                      -0.32     270.75
  data required time                                270.75
  -----------------------------------------------------------
  data required time                                270.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                       269.30


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/Q (DFFRX1M)       0.53       0.53 r
  RX_ClkDiv/U37/Y (CLKXOR2X2M)             0.31       0.84 f
  RX_ClkDiv/U38/Y (NOR4X1M)                0.27       1.11 r
  RX_ClkDiv/U12/Y (OAI2B11X2M)             0.39       1.50 r
  RX_ClkDiv/U16/Y (NOR2X2M)                0.08       1.58 f
  RX_ClkDiv/count_reg[0]/D (DFFRX1M)       0.00       1.58 f
  data arrival time                                   1.58

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00     271.07 r
  library setup time                      -0.17     270.90
  data required time                                270.90
  -----------------------------------------------------------
  data required time                                270.90
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                       269.32


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/Q (DFFRX1M)       0.53       0.53 r
  RX_ClkDiv/U37/Y (CLKXOR2X2M)             0.31       0.84 f
  RX_ClkDiv/U38/Y (NOR4X1M)                0.27       1.11 r
  RX_ClkDiv/U12/Y (OAI2B11X2M)             0.39       1.50 r
  RX_ClkDiv/U4/Y (AOI211X2M)               0.08       1.58 f
  RX_ClkDiv/count_reg[1]/D (DFFRQX2M)      0.00       1.58 f
  data arrival time                                   1.58

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  RX_ClkDiv/count_reg[1]/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                      -0.17     270.90
  data required time                                270.90
  -----------------------------------------------------------
  data required time                                270.90
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                       269.32


  Startpoint: RST_SYNC_2/sychronizer_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sychronizer_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  RST_SYNC_2/sychronizer_reg[1]/Q (DFFRQX2M)              0.35       0.35 r
  RST_SYNC_2/sychronizer_reg[0]/D (DFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RST_SYNC_2/sychronizer_reg[0]/CK (DFFRQX2M)             0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.42


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  U0_UART/RX_IN (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/RX_IN (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U13/Y (OAI33X2M)      0.22      54.50 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U12/Y (OAI21BX1M)     0.17      54.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.67 r
  data arrival time                                                 54.67

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.67
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  U0_UART/RX_IN (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/RX_IN (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/RX_IN (data_smapling_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U77/Y (CLKINVX1M)
                                                          0.08      54.38 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U62/Y (MXI2X1M)
                                                          0.12      54.50 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]/D (DFFRQX2M)
                                                          0.00      54.50 r
  data arrival time                                                 54.50

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.50
  --------------------------------------------------------------------------
  slack (MET)                                                      216.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  U0_UART/RX_IN (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/RX_IN (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/RX_IN (data_smapling_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U77/Y (CLKINVX1M)
                                                          0.08      54.38 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U39/Y (MXI2X1M)
                                                          0.12      54.50 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]/D (DFFRQX2M)
                                                          0.00      54.50 r
  data arrival time                                                 54.50

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.50
  --------------------------------------------------------------------------
  slack (MET)                                                      216.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  U0_UART/RX_IN (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/RX_IN (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/RX_IN (data_smapling_prescale_wd6)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U52/Y (CLKMX2X2M)
                                                          0.17      54.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/D (DFFRQX2M)
                                                          0.00      54.47 r
  data arrival time                                                 54.47

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.30


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U21/Y (NAND2BX2M)
                                                          0.14       1.82 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U3/Y (NAND2BXLM)
                                                          0.38       2.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U5/Y (OAI21X2M)
                                                          0.21       2.41 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U21/Y (NAND2BX2M)
                                                          0.14       1.82 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U3/Y (NAND2BXLM)
                                                          0.38       2.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U9/Y (OAI21X2M)
                                                          0.21       2.41 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U21/Y (NAND2BX2M)
                                                          0.14       1.82 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U3/Y (NAND2BXLM)
                                                          0.38       2.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U7/Y (OAI21X2M)
                                                          0.21       2.41 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U21/Y (NAND2BX2M)
                                                          0.14       1.82 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U3/Y (NAND2BXLM)
                                                          0.38       2.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U19/Y (OAI21X2M)
                                                          0.20       2.39 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       2.39 r
  data arrival time                                                  2.39

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U22/Y (NAND2X2M)
                                                          0.14       1.81 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U2/Y (NAND2BXLM)
                                                          0.37       2.18 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U13/Y (OAI21X2M)
                                                          0.20       2.38 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U22/Y (NAND2X2M)
                                                          0.14       1.81 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U2/Y (NAND2BXLM)
                                                          0.37       2.18 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U11/Y (OAI21X2M)
                                                          0.20       2.38 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U22/Y (NAND2X2M)
                                                          0.14       1.81 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U2/Y (NAND2BXLM)
                                                          0.37       2.18 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U17/Y (OAI21X2M)
                                                          0.20       2.38 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U5/Y (NOR2X2M)        0.14       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/deser_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/deser_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/enable (deserializer_data_wd8_bit_count_wd3)
                                                          0.00       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U22/Y (NAND2X2M)
                                                          0.14       1.81 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U2/Y (NAND2BXLM)
                                                          0.37       2.18 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U15/Y (OAI21X2M)
                                                          0.20       2.38 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U20/Y (NOR4X1M)       0.29       1.82 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/stp_chk_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.82 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/stp_chk_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.82 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/enable (stp_chk)
                                                          0.00       1.82 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/U3/Y (INVX2M)
                                                          0.07       1.89 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/U2/Y (OAI2BB2XLM)
                                                          0.19       2.08 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/D (DFFRQX2M)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U7/Y (INVX2M)         0.11       1.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U16/Y (NOR2X2M)       0.11       1.64 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/par_chk_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.64 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/par_chk_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.64 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/enable (par_chk_data_wd8)
                                                          0.00       1.64 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/U4/Y (INVX2M)
                                                          0.05       1.70 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/U3/Y (OAI2BB2X1M)
                                                          0.13       1.83 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/edge_count[0] (data_smapling_prescale_wd6)
                                                          0.00       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U46/Y (CLKXOR2X2M)
                                                          0.33       0.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U45/Y (NOR3X1M)
                                                          0.21       1.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U44/Y (NAND4X1M)
                                                          0.20       1.20 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U28/Y (MXI2X1M)
                                                          0.22       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampling_done (data_smapling_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/sampling_done (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/sampling_done (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.42 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U6/Y (NAND2X2M)       0.12       1.54 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U19/Y (NAND4X2M)      0.13       1.67 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U17/Y (NAND4X2M)      0.12       1.79 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.79 f
  data arrival time                                                  1.79

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U3/Y (NOR3X2M)        0.43       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/bit_cnt_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/bit_cnt_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_cnt_en (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14       1.10 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U14/Y (NOR2X2M)
                                                          0.20       1.31 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U12/Y (AOI21X2M)
                                                          0.07       1.37 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U9/Y (OAI32X1M)
                                                          0.12       1.49 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.49 r
  data arrival time                                                  1.49

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                      269.22


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U22/CO (ADDHX1M)
                                                          0.21       0.75 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U23/CO (ADDHX1M)
                                                          0.19       0.94 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U21/CO (ADDHX1M)
                                                          0.19       1.13 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U26/CO (ADDHX1M)
                                                          0.19       1.32 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U16/Y (XNOR2X2M)
                                                          0.12       1.45 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U15/Y (NOR2X2M)
                                                          0.09       1.54 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       1.54 r
  data arrival time                                                  1.54

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                      269.23


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U3/Y (NOR3X2M)        0.43       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/bit_cnt_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/bit_cnt_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_cnt_en (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       0.96 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14       1.10 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U14/Y (NOR2X2M)
                                                          0.20       1.31 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U25/Y (INVX2M)
                                                          0.06       1.37 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U24/Y (OAI32X1M)
                                                          0.12       1.49 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.49 r
  data arrival time                                                  1.49

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                      269.23


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U22/CO (ADDHX1M)
                                                          0.21       0.75 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U23/CO (ADDHX1M)
                                                          0.19       0.94 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U21/CO (ADDHX1M)
                                                          0.19       1.13 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U26/S (ADDHX1M)
                                                          0.10       1.23 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U5/Y (NOR2BX2M)
                                                          0.15       1.39 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      269.37


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U22/Y (NOR2X2M)       0.24       0.75 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U24/Y (OAI21BX1M)     0.18       0.93 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/U32/Y (BUFX2M)        0.14       1.07 r
  U0_UART/U0_UART_RX/U0_UART_RX_fsm/edge_cnt_en (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.07 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/edge_cnt_en (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       1.07 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_cnt_en (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                                          0.00       1.07 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U13/Y (NAND2BX2M)
                                                          0.14       1.21 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U8/Y (NOR2BX2M)
                                                          0.12       1.32 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      269.44


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U9/Y (MX4X1M)
                                                          0.38       0.93 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U8/Y (MX2X2M)
                                                          0.24       1.17 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/ser_data (serializer_width8)
                                                          0.00       1.17 f
  U0_UART/U0_UART_TX/DATAPATH/U3/Y (NAND3X2M)             0.09       1.26 r
  U0_UART/U0_UART_TX/DATAPATH/U6/Y (OAI21X2M)             0.07       1.33 f
  U0_UART/U0_UART_TX/DATAPATH/U4/Y (CLKBUFX8M)            0.84       2.17 f
  U0_UART/U0_UART_TX/DATAPATH/TX_OUT (UART_TX_DATA_PATH_width8)
                                                          0.00       2.17 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_TOP_TX_data_width8)
                                                          0.00       2.17 f
  U0_UART/TX_OUT (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       2.17 f
  UART_TX_O (out)                                         0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8623.92


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_ADDR[0] (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       0.41 r
  CTRL_2_TX_FIFO/U0_FIFO_MEM/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.41 r
  CTRL_2_TX_FIFO/U0_FIFO_MEM/U111/Y (BUFX2M)              0.54       0.95 r
  CTRL_2_TX_FIFO/U0_FIFO_MEM/U108/Y (MX4X1M)              0.45       1.39 f
  CTRL_2_TX_FIFO/U0_FIFO_MEM/U107/Y (MX2X2M)              0.24       1.63 f
  CTRL_2_TX_FIFO/U0_FIFO_MEM/R_DATA[5] (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.63 f
  CTRL_2_TX_FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.63 f
  U0_UART/TX_P_DATA[5] (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/DATAPATH/P_DATA[5] (UART_TX_DATA_PATH_width8)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/P_DATA[5] (parity_calc_width8)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/U2/Y (XOR3XLM)
                                                          0.49       2.12 f
  U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/U7/Y (XOR3XLM)
                                                          0.51       2.63 f
  U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/U5/Y (OAI2BB2X1M)
                                                          0.14       2.78 r
  U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/par_bit_reg/D (DFFRQX2M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/par_bit_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.25


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/DATA_VALID (UART_TX_fsm)         0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/U12/Y (OAI221X1M)                0.19       1.87 r
  U0_UART/U0_UART_TX/FSM/Busy (UART_TX_fsm)               0.00       1.87 r
  U0_UART/U0_UART_TX/Busy (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.87 r
  U0_UART/TX_Busy (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.87 r
  U0_PULSE_GEN/IN (PULSE_GEN)                             0.00       1.87 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.23       2.10 r
  U0_PULSE_GEN/OUT (PULSE_GEN)                            0.00       2.10 r
  CTRL_2_TX_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_INC (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U4/Y (NAND2X2M)            0.11       2.21 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U3/Y (NOR2X2M)             0.14       2.35 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U15/Y (NAND2X2M)           0.08       2.43 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U14/Y (XNOR2X2M)           0.15       2.57 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[2]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.45


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/DATA_VALID (UART_TX_fsm)         0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/U12/Y (OAI221X1M)                0.19       1.87 r
  U0_UART/U0_UART_TX/FSM/Busy (UART_TX_fsm)               0.00       1.87 r
  U0_UART/U0_UART_TX/Busy (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.87 r
  U0_UART/TX_Busy (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.87 r
  U0_PULSE_GEN/IN (PULSE_GEN)                             0.00       1.87 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.23       2.10 r
  U0_PULSE_GEN/OUT (PULSE_GEN)                            0.00       2.10 r
  CTRL_2_TX_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_INC (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U4/Y (NAND2X2M)            0.11       2.21 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U8/Y (OAI32X1M)            0.24       2.45 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/D (DFFRQX2M)
                                                          0.00       2.45 r
  data arrival time                                                  2.45

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.35    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/DATA_VALID (UART_TX_fsm)         0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/U12/Y (OAI221X1M)                0.19       1.87 r
  U0_UART/U0_UART_TX/FSM/Busy (UART_TX_fsm)               0.00       1.87 r
  U0_UART/U0_UART_TX/Busy (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.87 r
  U0_UART/TX_Busy (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.87 r
  U0_PULSE_GEN/IN (PULSE_GEN)                             0.00       1.87 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.23       2.10 r
  U0_PULSE_GEN/OUT (PULSE_GEN)                            0.00       2.10 r
  CTRL_2_TX_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_INC (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U4/Y (NAND2X2M)            0.11       2.21 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U7/Y (CLKXOR2X2M)          0.26       2.47 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/D (DFFRQX2M)
                                                          0.00       2.47 r
  data arrival time                                                  2.47

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.57


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/DATA_VALID (UART_TX_fsm)         0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/U12/Y (OAI221X1M)                0.19       1.87 r
  U0_UART/U0_UART_TX/FSM/Busy (UART_TX_fsm)               0.00       1.87 r
  U0_UART/U0_UART_TX/Busy (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.87 r
  U0_UART/TX_Busy (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.87 r
  U0_PULSE_GEN/IN (PULSE_GEN)                             0.00       1.87 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.23       2.10 r
  U0_PULSE_GEN/OUT (PULSE_GEN)                            0.00       2.10 r
  CTRL_2_TX_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_INC (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       2.10 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U20/Y (NAND4X2M)           0.15       2.25 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U18/Y (OAI2BB2X1M)         0.17       2.42 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.32    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.61


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U16/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U12/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U18/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U14/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U17/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U13/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U15/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/DATA_VALID (UART_TX_DATA_PATH_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/DATA_VALID (serializer_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       1.81 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U3/Y (INVX2M)
                                                          0.09       1.90 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U11/Y (AO22X1M)
                                                          0.40       2.30 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       2.30 f
  data arrival time                                                  2.30

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.13       1.39 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.10       1.50 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.06       1.55 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.55 f
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.55 f
  U4/Y (INVX2M)                                           0.10       1.65 r
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.65 r
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.65 r
  U0_UART/U0_UART_TX/FSM/DATA_VALID (UART_TX_fsm)         0.00       1.65 r
  U0_UART/U0_UART_TX/FSM/U16/Y (INVX2M)                   0.06       1.71 f
  U0_UART/U0_UART_TX/FSM/U15/Y (AOI21X2M)                 0.15       1.86 r
  U0_UART/U0_UART_TX/FSM/U14/Y (AOI2BB1X2M)               0.06       1.92 f
  U0_UART/U0_UART_TX/FSM/U13/Y (OAI32X1M)                 0.12       2.04 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       2.04 r
  data arrival time                                                  2.04

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.35    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.96


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pulse_reg_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U17/Y (CLKXOR2X2M)         0.44       1.26 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U9/Y (XNOR2X2M)            0.10       1.36 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U10/Y (NAND4X2M)           0.16       1.52 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U5/Y (INVX2M)              0.09       1.61 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       1.61 r
  CTRL_2_TX_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       1.61 r
  U4/Y (INVX2M)                                           0.07       1.67 f
  U0_UART/TX_DATA_VALID (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/DATA_VALID (UART_TX_fsm)         0.00       1.67 f
  U0_UART/U0_UART_TX/FSM/U12/Y (OAI221X1M)                0.19       1.87 r
  U0_UART/U0_UART_TX/FSM/Busy (UART_TX_fsm)               0.00       1.87 r
  U0_UART/U0_UART_TX/Busy (UART_TX_TOP_TX_data_width8)
                                                          0.00       1.87 r
  U0_UART/TX_Busy (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       1.87 r
  U0_PULSE_GEN/IN (PULSE_GEN)                             0.00       1.87 r
  U0_PULSE_GEN/pulse_reg_reg/D (DFFRQX2M)                 0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_PULSE_GEN/pulse_reg_reg/CK (DFFRQX2M)                0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.13


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_TX/FSM/U11/Y (INVX2M)                   0.10       0.61 r
  U0_UART/U0_UART_TX/FSM/U8/Y (NAND2X2M)                  0.10       0.72 f
  U0_UART/U0_UART_TX/FSM/U6/Y (NAND2BX2M)                 0.19       0.91 f
  U0_UART/U0_UART_TX/FSM/U4/Y (INVX2M)                    0.07       0.97 r
  U0_UART/U0_UART_TX/FSM/ser_en (UART_TX_fsm)             0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/ser_en (UART_TX_DATA_PATH_width8)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/ser_en (serializer_width8)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U4/Y (INVX2M)
                                                          0.05       1.03 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U22/Y (NOR2X2M)
                                                          0.09       1.12 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U19/Y (OAI2BB2X1M)
                                                          0.15       1.27 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.27 r
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_TX/FSM/U11/Y (INVX2M)                   0.10       0.61 r
  U0_UART/U0_UART_TX/FSM/U8/Y (NAND2X2M)                  0.10       0.72 f
  U0_UART/U0_UART_TX/FSM/U6/Y (NAND2BX2M)                 0.19       0.91 f
  U0_UART/U0_UART_TX/FSM/U4/Y (INVX2M)                    0.07       0.97 r
  U0_UART/U0_UART_TX/FSM/ser_en (UART_TX_fsm)             0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/ser_en (UART_TX_DATA_PATH_width8)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/ser_en (serializer_width8)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U4/Y (INVX2M)
                                                          0.05       1.03 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U6/Y (AOI211X2M)
                                                          0.17       1.19 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.82


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_TX/FSM/U11/Y (INVX2M)                   0.10       0.61 r
  U0_UART/U0_UART_TX/FSM/U8/Y (NAND2X2M)                  0.10       0.72 f
  U0_UART/U0_UART_TX/FSM/U6/Y (NAND2BX2M)                 0.19       0.91 f
  U0_UART/U0_UART_TX/FSM/U4/Y (INVX2M)                    0.07       0.97 r
  U0_UART/U0_UART_TX/FSM/ser_en (UART_TX_fsm)             0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/ser_en (UART_TX_DATA_PATH_width8)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/ser_en (serializer_width8)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U4/Y (INVX2M)
                                                          0.05       1.03 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U22/Y (NOR2X2M)
                                                          0.09       1.12 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.12 r
  data arrival time                                                  1.12

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.92


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U23/Y (INVX2M)
                                                          0.09       0.59 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U7/Y (NOR2X2M)
                                                          0.16       0.75 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U25/Y (AND2X2M)
                                                          0.17       0.92 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/ser_done (serializer_width8)
                                                          0.00       0.92 r
  U0_UART/U0_UART_TX/DATAPATH/ser_done (UART_TX_DATA_PATH_width8)
                                                          0.00       0.92 r
  U0_UART/U0_UART_TX/FSM/ser_done (UART_TX_fsm)           0.00       0.92 r
  U0_UART/U0_UART_TX/FSM/U18/Y (AOI2B1X1M)                0.09       1.01 f
  U0_UART/U0_UART_TX/FSM/U17/Y (NOR2X2M)                  0.09       1.10 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.94


1
