<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MA35D1 RTP BSP: StdDriver/src/clk.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">MA35D1 RTP BSP<span id="projectnumber">&#160;V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for MA35D1 RTP</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">clk.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>series CLK driver source file  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d6/d7f/_nu_micro_8h_source.html">NuMicro.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for clk.c:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d5b/clk_8c__incl.png" border="0" usemap="#a_std_driver_2src_2clk_8c" alt=""/></div>
<map name="a_std_driver_2src_2clk_8c" id="a_std_driver_2src_2clk_8c">
<area shape="rect" title="series CLK driver source file" alt="" coords="2424,5,2552,32"/>
<area shape="rect" href="../../d6/d7f/_nu_micro_8h.html" title="NuMicro peripheral access layer header file." alt="" coords="2447,80,2529,107"/>
<area shape="rect" href="../../d1/df1/ma35d1__rtp_8h.html" title="Peripheral access layer header file. This file contains all the peripheral register&#39;s definitions and..." alt="" coords="2437,155,2539,181"/>
<area shape="rect" title=" " alt="" coords="5,229,96,256"/>
<area shape="rect" href="../../de/d1b/system__ma35d1__rtp_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File." alt="" coords="121,229,271,256"/>
<area shape="rect" title=" " alt="" coords="219,304,285,331"/>
<area shape="rect" href="../../d0/d3d/sys__reg_8h.html" title="SYS register definition header file." alt="" coords="347,229,426,256"/>
<area shape="rect" href="../../d2/d5c/clk__reg_8h.html" title="CLK register definition header file." alt="" coords="451,229,525,256"/>
<area shape="rect" href="../../d7/d00/uart__reg_8h.html" title="UART register definition header file." alt="" coords="549,229,629,256"/>
<area shape="rect" href="../../d4/d84/whc__reg_8h.html" title="Wormhole controller register definition header file." alt="" coords="654,229,735,256"/>
<area shape="rect" href="../../d6/dd3/hwsem__reg_8h.html" title="HWSEM register definition header file." alt="" coords="760,229,859,256"/>
<area shape="rect" href="../../df/d4f/wdt__reg_8h.html" title="WDT register definition header file." alt="" coords="883,229,962,256"/>
<area shape="rect" href="../../d1/ddc/wwdt__reg_8h.html" title="WWDT register definition header file." alt="" coords="986,229,1073,256"/>
<area shape="rect" href="../../de/db3/adc__reg_8h.html" title=" " alt="" coords="1097,229,1175,256"/>
<area shape="rect" href="../../d5/d3b/eadc__reg_8h.html" title="EADC register definition header file." alt="" coords="1199,229,1286,256"/>
<area shape="rect" href="../../da/dbb/sc__reg_8h.html" title="SC register definition header file." alt="" coords="1311,229,1383,256"/>
<area shape="rect" href="../../d3/dd8/gpio__reg_8h.html" title="GPIO register definition header file." alt="" coords="1407,229,1489,256"/>
<area shape="rect" href="../../d4/df5/ecap__reg_8h.html" title="ECAP register definition header file." alt="" coords="1514,229,1601,256"/>
<area shape="rect" href="../../d7/d75/qei__reg_8h.html" title="QEI register definition header file." alt="" coords="1625,229,1700,256"/>
<area shape="rect" href="../../d5/d0a/i2c__reg_8h.html" title="I2C register definition header file." alt="" coords="1724,229,1799,256"/>
<area shape="rect" href="../../d7/dc8/i2s__reg_8h.html" title="I2S register definition header file." alt="" coords="1823,229,1897,256"/>
<area shape="rect" href="../../d7/dde/pdma__reg_8h.html" title="PDMA register definition header file." alt="" coords="1921,229,2012,256"/>
<area shape="rect" href="../../d6/d20/qspi__reg_8h.html" title="QSPI register definition header file." alt="" coords="2036,229,2119,256"/>
<area shape="rect" href="../../d6/df9/spi__reg_8h.html" title="SPI register definition header file." alt="" coords="2143,229,2217,256"/>
<area shape="rect" href="../../df/d5c/rtc__reg_8h.html" title="RTC register definition header file." alt="" coords="2242,229,2315,256"/>
<area shape="rect" href="../../d5/dd1/timer__reg_8h.html" title="TIMER register definition header file." alt="" coords="2339,229,2426,256"/>
<area shape="rect" href="../../d7/d60/ebi__reg_8h.html" title="EBI register definition header file." alt="" coords="2451,229,2525,256"/>
<area shape="rect" href="../../d2/df8/epwm__reg_8h.html" title="EPWM register definition header file." alt="" coords="2550,229,2642,256"/>
<area shape="rect" href="../../d6/de0/kpi__reg_8h.html" title="KPI register definition header file." alt="" coords="2667,229,2741,256"/>
<area shape="rect" href="../../d8/d5c/canfd__reg_8h.html" title="CANFD register definition header file." alt="" coords="2766,229,2855,256"/>
<area shape="rect" href="../../d9/d87/sys_8h.html" title="SYS Driver Header File." alt="" coords="2879,229,2934,256"/>
<area shape="rect" href="../../d3/d89/clk_8h.html" title="CLK Driver Header File." alt="" coords="2959,229,3009,256"/>
<area shape="rect" href="../../d2/d86/uart_8h.html" title="UART driver header file." alt="" coords="3034,229,3089,256"/>
<area shape="rect" href="../../d3/dc6/hwsem_8h.html" title="HWSEM driver header file." alt="" coords="3113,229,3188,256"/>
<area shape="rect" href="../../dd/d0c/whc_8h.html" title="WHC driver header file." alt="" coords="3212,229,3268,256"/>
<area shape="rect" href="../../d6/d7c/gpio_8h.html" title="GPIO driver header file." alt="" coords="3293,229,3350,256"/>
<area shape="rect" href="../../d1/d1f/ecap_8h.html" title="EnHanced Input Capture Timer(ECAP) driver header file." alt="" coords="3375,229,3436,256"/>
<area shape="rect" href="../../df/d6c/qei_8h.html" title="Quadrature Encoder Interface (QEI) driver header file." alt="" coords="3460,229,3511,256"/>
<area shape="rect" href="../../d5/dd0/timer_8h.html" title="Timer Controller(Timer) driver header file." alt="" coords="3535,229,3598,256"/>
<area shape="rect" href="../../d7/d9e/timer__pwm_8h.html" title="Timer PWM Controller(Timer PWM) driver header file." alt="" coords="3623,229,3719,256"/>
<area shape="rect" href="../../d1/d47/pdma_8h.html" title="PDMA driver header file." alt="" coords="3743,229,3809,256"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="I2C driver header file." alt="" coords="3833,229,3884,256"/>
<area shape="rect" href="../../d1/da9/i2s_8h.html" title="I2S driver header file." alt="" coords="3908,229,3959,256"/>
<area shape="rect" href="../../dc/d9b/epwm_8h.html" title="EPWM driver header file." alt="" coords="3983,229,4049,256"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="EADC driver header file." alt="" coords="4073,229,4135,256"/>
<area shape="rect" href="../../d7/d19/adc_8h.html" title="ADC driver header file." alt="" coords="4159,229,4214,256"/>
<area shape="rect" href="../../d0/de2/wdt_8h.html" title="WDT driver header file." alt="" coords="4239,229,4292,256"/>
<area shape="rect" href="../../dd/d09/wwdt_8h.html" title="WWDT driver header file." alt="" coords="4317,229,4379,256"/>
<area shape="rect" href="../../da/d96/ebi_8h.html" title="External Bus Interface(EBI) driver header file." alt="" coords="4404,229,4455,256"/>
<area shape="rect" href="../../dc/d0b/scuart_8h.html" title="Smartcard UART mode (SCUART) driver header file." alt="" coords="4479,229,4548,256"/>
</map>
</div>
</div>
<p><a href="../../de/da0/clk_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a> (void)</td></tr>
<tr class="memdesc:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clock divider output function.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">More...</a><br /></td></tr>
<tr class="separator:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5241b9593cac6dd5412d350c0e571e51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a> (uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</td></tr>
<tr class="memdesc:ga5241b9593cac6dd5412d350c0e571e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enable clock divider output module clock, enable clock divider output function and set frequency selection.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">More...</a><br /></td></tr>
<tr class="separator:ga5241b9593cac6dd5412d350c0e571e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4f26f4731fdca63af252773ee72088"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a> (void)</td></tr>
<tr class="memdesc:ga8a4f26f4731fdca63af252773ee72088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter to Power-down mode.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">More...</a><br /></td></tr>
<tr class="separator:ga8a4f26f4731fdca63af252773ee72088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0920dc6df8ce954838d45072f075b347"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a> (void)</td></tr>
<tr class="memdesc:ga0920dc6df8ce954838d45072f075b347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter to Idle mode.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">More...</a><br /></td></tr>
<tr class="separator:ga0920dc6df8ce954838d45072f075b347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5076ef7010baaa621da89225c14e57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a> (void)</td></tr>
<tr class="memdesc:gafa5076ef7010baaa621da89225c14e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get external high speed crystal clock frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">More...</a><br /></td></tr>
<tr class="separator:gafa5076ef7010baaa621da89225c14e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a> (void)</td></tr>
<tr class="memdesc:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get external low speed crystal clock frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">More...</a><br /></td></tr>
<tr class="separator:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831f583ed5a4230dfd12a9e873aef7a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad831f583ed5a4230dfd12a9e873aef7a">CLK_GetSYSCLK0Freq</a> (void)</td></tr>
<tr class="memdesc:gad831f583ed5a4230dfd12a9e873aef7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SYSCLK0 frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad831f583ed5a4230dfd12a9e873aef7a">More...</a><br /></td></tr>
<tr class="separator:gad831f583ed5a4230dfd12a9e873aef7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296ea7c11b6dcae452c8222001fa7118"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga296ea7c11b6dcae452c8222001fa7118">CLK_GetSYSCLK1Freq</a> (void)</td></tr>
<tr class="memdesc:ga296ea7c11b6dcae452c8222001fa7118"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SYSCLK1 frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga296ea7c11b6dcae452c8222001fa7118">More...</a><br /></td></tr>
<tr class="separator:ga296ea7c11b6dcae452c8222001fa7118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e549d4e546643b1b3cf250e2e90647a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a> (void)</td></tr>
<tr class="memdesc:ga8e549d4e546643b1b3cf250e2e90647a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HCLK0~2 and PCLK0~2 frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">More...</a><br /></td></tr>
<tr class="separator:ga8e549d4e546643b1b3cf250e2e90647a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3937f5014504d5a14beff3cb6355a47a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3937f5014504d5a14beff3cb6355a47a">CLK_GetPCLK3Freq</a> (void)</td></tr>
<tr class="memdesc:ga3937f5014504d5a14beff3cb6355a47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HCLK3 and PCLK3~4 frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3937f5014504d5a14beff3cb6355a47a">More...</a><br /></td></tr>
<tr class="separator:ga3937f5014504d5a14beff3cb6355a47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95d8368f13a4b774dffbf895c750e64"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a> (void)</td></tr>
<tr class="memdesc:gaa95d8368f13a4b774dffbf895c750e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CPU frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">More...</a><br /></td></tr>
<tr class="separator:gaa95d8368f13a4b774dffbf895c750e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a> (uint32_t u32Hclk)</td></tr>
<tr class="memdesc:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HCLK frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">More...</a><br /></td></tr>
<tr class="separator:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a48f2301aa652d88d9235674183a24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a> (uint32_t u32ClkSrc, uint32_t u32ClkDiv)</td></tr>
<tr class="memdesc:gab1a48f2301aa652d88d9235674183a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set HCLK clock source and HCLK clock divider.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">More...</a><br /></td></tr>
<tr class="separator:gab1a48f2301aa652d88d9235674183a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada76aad06147856dad5f349704112611"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a> (uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</td></tr>
<tr class="memdesc:gada76aad06147856dad5f349704112611"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set selected module clock source and module clock divider.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">More...</a><br /></td></tr>
<tr class="separator:gada76aad06147856dad5f349704112611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2943c698a17c51766cf77e1353bf8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a> (uint32_t u32ClkSrc)</td></tr>
<tr class="memdesc:ga1ce2943c698a17c51766cf77e1353bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SysTick clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">More...</a><br /></td></tr>
<tr class="separator:ga1ce2943c698a17c51766cf77e1353bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcb464858fe9270881d9edf102b9ed1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:gadfcb464858fe9270881d9edf102b9ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">More...</a><br /></td></tr>
<tr class="separator:gadfcb464858fe9270881d9edf102b9ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fcb315221079b3c5ebf800253ffee8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:gad7fcb315221079b3c5ebf800253ffee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">More...</a><br /></td></tr>
<tr class="separator:gad7fcb315221079b3c5ebf800253ffee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable module clock.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">More...</a><br /></td></tr>
<tr class="separator:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ebca80b6dad0a35cbabc28cf910506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga58ebca80b6dad0a35cbabc28cf910506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable module clock.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">More...</a><br /></td></tr>
<tr class="separator:ga58ebca80b6dad0a35cbabc28cf910506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba8a81fd08efd4781872c13b7cde663"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ba8a81fd08efd4781872c13b7cde663">CLK_GetPLLOpMode</a> (uint32_t u32PllIdx)</td></tr>
<tr class="memdesc:ga2ba8a81fd08efd4781872c13b7cde663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL Operation Mode.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ba8a81fd08efd4781872c13b7cde663">More...</a><br /></td></tr>
<tr class="separator:ga2ba8a81fd08efd4781872c13b7cde663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620c121e9147b128081654d9552efe15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:ga620c121e9147b128081654d9552efe15"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function check selected clock source status.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">More...</a><br /></td></tr>
<tr class="separator:ga620c121e9147b128081654d9552efe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a> (uint32_t u32ClkSrc, uint32_t u32Count)</td></tr>
<tr class="memdesc:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable System Tick counter.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">More...</a><br /></td></tr>
<tr class="separator:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d846aeb8260e9b9ea4063647244252"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a> (void)</td></tr>
<tr class="memdesc:gad9d846aeb8260e9b9ea4063647244252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable System Tick counter.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">More...</a><br /></td></tr>
<tr class="separator:gad9d846aeb8260e9b9ea4063647244252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a14426ecff2de5b8524a966bcda73aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6a14426ecff2de5b8524a966bcda73aa">CLK_GetPLLClockFreq</a> (uint32_t u32PllIdx)</td></tr>
<tr class="memdesc:ga6a14426ecff2de5b8524a966bcda73aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL clock frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6a14426ecff2de5b8524a966bcda73aa">More...</a><br /></td></tr>
<tr class="separator:ga6a14426ecff2de5b8524a966bcda73aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c1f714fe5383c0011da0485119238"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaae9c1f714fe5383c0011da0485119238">CLK_GetModuleClockSource</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:gaae9c1f714fe5383c0011da0485119238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get selected module clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaae9c1f714fe5383c0011da0485119238">More...</a><br /></td></tr>
<tr class="separator:gaae9c1f714fe5383c0011da0485119238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2ed05442545ba9dd44194655f4f770"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9a2ed05442545ba9dd44194655f4f770">CLK_GetModuleClockDivider</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga9a2ed05442545ba9dd44194655f4f770"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get selected module clock divider number.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9a2ed05442545ba9dd44194655f4f770">More...</a><br /></td></tr>
<tr class="separator:ga9a2ed05442545ba9dd44194655f4f770"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >series CLK driver source file </p>
<p >SPDX-License-Identifier: Apache-2.0 </p><dl class="section copyright"><dt>Copyright</dt><dd>(C) 2020 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Mar 20 2022 11:57:06 for MA35D1 RTP BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
