{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640248518123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640248518124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 16:35:17 2021 " "Processing started: Thu Dec 23 16:35:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640248518124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640248518124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off connected_loadable_shifter -c connected_loadable_shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off connected_loadable_shifter -c connected_loadable_shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640248518124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640248518577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connected_loadable_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file connected_loadable_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 connected_loadable_shifter-shifter " "Found design unit 1: connected_loadable_shifter-shifter" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640248519580 ""} { "Info" "ISGN_ENTITY_NAME" "1 connected_loadable_shifter " "Found entity 1: connected_loadable_shifter" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640248519580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640248519580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "connected_loadable_shifter " "Elaborating entity \"connected_loadable_shifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640248519641 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch connected_loadable_shifter.vhd(46) " "VHDL Process Statement warning at connected_loadable_shifter.vhd(46): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1640248519667 "|connected_loadable_shifter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[0\]~reg0 LED\[0\]~reg0_emulated LED\[0\]~1 " "Register \"LED\[0\]~reg0\" is converted into an equivalent circuit using register \"LED\[0\]~reg0_emulated\" and latch \"LED\[0\]~1\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[1\]~reg0 LED\[1\]~reg0_emulated LED\[1\]~6 " "Register \"LED\[1\]~reg0\" is converted into an equivalent circuit using register \"LED\[1\]~reg0_emulated\" and latch \"LED\[1\]~6\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[2\]~reg0 LED\[2\]~reg0_emulated LED\[2\]~11 " "Register \"LED\[2\]~reg0\" is converted into an equivalent circuit using register \"LED\[2\]~reg0_emulated\" and latch \"LED\[2\]~11\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[3\]~reg0 LED\[3\]~reg0_emulated LED\[3\]~16 " "Register \"LED\[3\]~reg0\" is converted into an equivalent circuit using register \"LED\[3\]~reg0_emulated\" and latch \"LED\[3\]~16\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[4\]~reg0 LED\[4\]~reg0_emulated LED\[4\]~21 " "Register \"LED\[4\]~reg0\" is converted into an equivalent circuit using register \"LED\[4\]~reg0_emulated\" and latch \"LED\[4\]~21\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[5\]~reg0 LED\[5\]~reg0_emulated LED\[5\]~26 " "Register \"LED\[5\]~reg0\" is converted into an equivalent circuit using register \"LED\[5\]~reg0_emulated\" and latch \"LED\[5\]~26\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[6\]~reg0 LED\[6\]~reg0_emulated LED\[6\]~31 " "Register \"LED\[6\]~reg0\" is converted into an equivalent circuit using register \"LED\[6\]~reg0_emulated\" and latch \"LED\[6\]~31\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[7\]~reg0 LED\[7\]~reg0_emulated LED\[7\]~36 " "Register \"LED\[7\]~reg0\" is converted into an equivalent circuit using register \"LED\[7\]~reg0_emulated\" and latch \"LED\[7\]~36\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[8\]~reg0 LED\[8\]~reg0_emulated LED\[8\]~41 " "Register \"LED\[8\]~reg0\" is converted into an equivalent circuit using register \"LED\[8\]~reg0_emulated\" and latch \"LED\[8\]~41\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED\[9\]~reg0 LED\[9\]~reg0_emulated LED\[9\]~46 " "Register \"LED\[9\]~reg0\" is converted into an equivalent circuit using register \"LED\[9\]~reg0_emulated\" and latch \"LED\[9\]~46\"" {  } { { "connected_loadable_shifter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/connected_loadable_shifter/connected_loadable_shifter.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1640248520191 "|connected_loadable_shifter|LED[9]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1640248520191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1640248520325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640248520730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640248520730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640248520920 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640248520920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640248520920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640248520920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640248520941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 16:35:20 2021 " "Processing ended: Thu Dec 23 16:35:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640248520941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640248520941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640248520941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640248520941 ""}
