#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62cd6ccdc400 .scope module, "testBench" "testBench" 2 3;
 .timescale -9 -12;
P_0x62cd6ccdc590 .param/l "B_W" 0 2 9, +C4<00000000000000000000000000100000>;
P_0x62cd6ccdc5d0 .param/l "DEPTH" 0 2 10, +C4<000000000000000000000000000000000000000000000000001010101011010101100>;
P_0x62cd6ccdc610 .param/l "D_W" 0 2 8, +C4<00000000000000000000000000011000>;
P_0x62cd6ccdc650 .param/l "IMG_H" 0 2 6, +C4<00000000000000000000000101010100>;
P_0x62cd6ccdc690 .param/l "IMG_W" 0 2 5, +C4<00000000000000000000001000000000>;
P_0x62cd6ccdc6d0 .param/str "INPUT_FILENAME" 0 2 11, "./Hexadecimal-Images/cat1zeroPadded.txt";
P_0x62cd6ccdc710 .param/str "OUTPUT_FILENAME" 0 2 12, "./Hexadecimal-Images/cat1Filtout.txt";
P_0x62cd6ccdc750 .param/l "WIND" 0 2 7, +C4<00000000000000000000000000000011>;
v0x62cd6cd20f10_0 .var "clk", 0 0;
v0x62cd6cd20fd0_0 .net "filt_dne", 0 0, v0x62cd6cd1fa60_0;  1 drivers
v0x62cd6cd210e0_0 .net "filt_en", 0 0, v0x62cd6ccc31a0_0;  1 drivers
v0x62cd6cd211d0_0 .net "filt_idata", 23 0, v0x62cd6cd1fdc0_0;  1 drivers
v0x62cd6cd21270_0 .net "mem_addr", 31 0, v0x62cd6ccc7400_0;  1 drivers
v0x62cd6cd213b0_0 .net "mem_odata", 23 0, v0x62cd6cd20c40_0;  1 drivers
v0x62cd6cd214c0_0 .net "mem_rdy", 0 0, v0x62cd6cd20ab0_0;  1 drivers
v0x62cd6cd215b0_0 .net "mem_rw", 1 0, v0x62cd6ccfe280_0;  1 drivers
v0x62cd6cd216c0_0 .var "rst", 0 0;
v0x62cd6cd21760_0 .var "strt", 0 0;
v0x62cd6cd21800_0 .net "system_dne", 0 0, v0x62cd6ccf0150_0;  1 drivers
E_0x62cd6cccf100 .event posedge, v0x62cd6ccf0150_0;
S_0x62cd6cce9f50 .scope module, "controller" "Controller" 2 31, 3 13 0, S_0x62cd6ccdc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control_CLK";
    .port_info 1 /INPUT 1 "Control_RST";
    .port_info 2 /INPUT 1 "Control_STRT";
    .port_info 3 /OUTPUT 1 "Control_FEN";
    .port_info 4 /INPUT 1 "Control_FDNE";
    .port_info 5 /INPUT 24 "Control_FDATA";
    .port_info 6 /OUTPUT 2 "Control_MEMRW";
    .port_info 7 /OUTPUT 32 "Control_MEMADDR";
    .port_info 8 /OUTPUT 1 "Control_DNE";
P_0x62cd6ccea0e0 .param/l "BUS_WIDTH" 0 3 20, +C4<00000000000000000000000000100000>;
P_0x62cd6ccea120 .param/l "DATA_WIDTH" 0 3 19, +C4<00000000000000000000000000011000>;
P_0x62cd6ccea160 .param/l "IMAGE_HEIGHT" 0 3 23, +C4<00000000000000000000000101010100>;
P_0x62cd6ccea1a0 .param/l "IMAGE_WIDTH" 0 3 22, +C4<00000000000000000000001000000000>;
P_0x62cd6ccea1e0 .param/str "OUTPUT_FILENAME" 0 3 24, "./Hexadecimal-Images/cat1Filtout.txt";
P_0x62cd6ccea220 .param/l "WINDOW_SIZE" 0 3 21, +C4<00000000000000000000000000000011>;
v0x62cd6ccf11b0_0 .net "Control_CLK", 0 0, v0x62cd6cd20f10_0;  1 drivers
v0x62cd6ccf0150_0 .var "Control_DNE", 0 0;
v0x62cd6ccc2db0_0 .net "Control_FDATA", 23 0, v0x62cd6cd1fdc0_0;  alias, 1 drivers
v0x62cd6ccc2e50_0 .net "Control_FDNE", 0 0, v0x62cd6cd1fa60_0;  alias, 1 drivers
v0x62cd6ccc31a0_0 .var "Control_FEN", 0 0;
v0x62cd6ccc7400_0 .var "Control_MEMADDR", 31 0;
v0x62cd6ccfe280_0 .var "Control_MEMRW", 1 0;
v0x62cd6cd1e500_0 .net "Control_RST", 0 0, v0x62cd6cd216c0_0;  1 drivers
v0x62cd6cd1e5c0_0 .var "Control_SR", 1 0;
v0x62cd6cd1e6a0_0 .net "Control_STRT", 0 0, v0x62cd6cd21760_0;  1 drivers
v0x62cd6cd1e760_0 .var/i "RESULT_START_ADDRESS", 31 0;
v0x62cd6cd1e840_0 .var/i "fptr", 31 0;
v0x62cd6cd1e920_0 .var/i "imgCOL", 31 0;
v0x62cd6cd1ea00_0 .var/i "imgROW", 31 0;
v0x62cd6cd1eae0_0 .var/i "pixelCounter", 31 0;
v0x62cd6cd1ebc0_0 .var/i "windCOL", 31 0;
v0x62cd6cd1eca0_0 .var/i "windROW", 31 0;
v0x62cd6cd1ed80_0 .var/i "windowCounter", 31 0;
E_0x62cd6ccb6a30 .event posedge, v0x62cd6ccc2e50_0;
E_0x62cd6ccce700 .event negedge, v0x62cd6ccf11b0_0;
E_0x62cd6ccfdc80 .event posedge, v0x62cd6cd1e500_0, v0x62cd6cd1e6a0_0;
S_0x62cd6cd1ef80 .scope module, "filter" "Filter" 2 27, 4 12 0, S_0x62cd6ccdc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Filt_CLK";
    .port_info 1 /INPUT 1 "Filt_RST";
    .port_info 2 /INPUT 1 "Filt_EN";
    .port_info 3 /INPUT 1 "Filt_MEMRDY";
    .port_info 4 /INPUT 24 "Filt_MEMDATA";
    .port_info 5 /OUTPUT 24 "Filt_RES";
    .port_info 6 /OUTPUT 1 "Filt_DNE";
P_0x62cd6ccfc730 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000011000>;
P_0x62cd6ccfc770 .param/l "WINDOW_SIZE" 0 4 20, +C4<00000000000000000000000000000011>;
v0x62cd6cd1f9a0_0 .net "Filt_CLK", 0 0, v0x62cd6cd20f10_0;  alias, 1 drivers
v0x62cd6cd1fa60_0 .var "Filt_DNE", 0 0;
v0x62cd6cd1fb30_0 .net "Filt_EN", 0 0, v0x62cd6ccc31a0_0;  alias, 1 drivers
v0x62cd6cd1fc30_0 .net "Filt_MEMDATA", 23 0, v0x62cd6cd20c40_0;  alias, 1 drivers
v0x62cd6cd1fcd0_0 .net "Filt_MEMRDY", 0 0, v0x62cd6cd20ab0_0;  alias, 1 drivers
v0x62cd6cd1fdc0_0 .var "Filt_RES", 23 0;
v0x62cd6cd1fe60_0 .net "Filt_RST", 0 0, v0x62cd6cd216c0_0;  alias, 1 drivers
v0x62cd6cd1ff30_0 .var "Filt_SR", 1 0;
v0x62cd6cd1ffd0_0 .var/i "i", 31 0;
v0x62cd6cd200b0_0 .var/i "indx", 31 0;
v0x62cd6cd20190 .array "window", 8 0, 23 0;
E_0x62cd6ccff450 .event negedge, v0x62cd6cd1fcd0_0;
E_0x62cd6cd1f220 .event posedge, v0x62cd6ccc31a0_0;
E_0x62cd6cd1f280 .event posedge, v0x62cd6ccf11b0_0, v0x62cd6cd1e500_0;
S_0x62cd6cd1f2e0 .scope function.vec4.s1, "sortWindow" "sortWindow" 4 57, 4 57 0, S_0x62cd6cd1ef80;
 .timescale 0 0;
v0x62cd6cd1f4e0_0 .var/i "j", 31 0;
v0x62cd6cd1f5e0_0 .var/i "k", 31 0;
v0x62cd6cd1f6c0_0 .var/i "mxm", 31 0;
; Variable sortWindow is vec4 return value of scope S_0x62cd6cd1f2e0
v0x62cd6cd1f870_0 .var "temp", 23 0;
TD_testBench.filter.sortWindow ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62cd6cd1f5e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x62cd6cd1f5e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62cd6cd1f4e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x62cd6cd1f4e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x62cd6cd1f5e0_0;
    %sub;
    %cmp/s;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x62cd6cd1f4e0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x62cd6cd20190, 4;
    %ix/getv/s 4, v0x62cd6cd1f4e0_0;
    %load/vec4a v0x62cd6cd20190, 4;
    %cmp/u;
    %jmp/0xz  T_0.4, 5;
    %ix/getv/s 4, v0x62cd6cd1f4e0_0;
    %load/vec4a v0x62cd6cd20190, 4;
    %store/vec4 v0x62cd6cd1f870_0, 0, 24;
    %load/vec4 v0x62cd6cd1f4e0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x62cd6cd20190, 4;
    %ix/getv/s 4, v0x62cd6cd1f4e0_0;
    %store/vec4a v0x62cd6cd20190, 4, 0;
    %load/vec4 v0x62cd6cd1f870_0;
    %load/vec4 v0x62cd6cd1f4e0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x62cd6cd20190, 4, 0;
T_0.4 ;
    %load/vec4 v0x62cd6cd1f4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1f4e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x62cd6cd1f5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1f5e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to sortWindow (store_vec4_to_lval)
    %end;
S_0x62cd6cd20370 .scope module, "memory" "Memory" 2 22, 5 15 0, S_0x62cd6ccdc400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Mem_CLK";
    .port_info 1 /INPUT 1 "Mem_RST";
    .port_info 2 /INPUT 2 "Mem_RW";
    .port_info 3 /INPUT 32 "Mem_ADDR";
    .port_info 4 /INPUT 24 "Mem_IDR";
    .port_info 5 /OUTPUT 24 "Mem_ODR";
    .port_info 6 /OUTPUT 1 "Mem_DRDY";
P_0x62cd6ccc5f00 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
P_0x62cd6ccc5f40 .param/l "DATA_WIDTH" 0 5 21, +C4<00000000000000000000000000011000>;
P_0x62cd6ccc5f80 .param/l "DEPTH" 0 5 23, +C4<000000000000000000000000000000000000000000000000001010101011010101100>;
P_0x62cd6ccc5fc0 .param/str "FILENAME" 0 5 27, "./Hexadecimal-Images/cat1zeroPadded.txt";
v0x62cd6cd20860 .array "MEMORY", 349867 0, 23 0;
v0x62cd6cd20920_0 .net "Mem_ADDR", 31 0, v0x62cd6ccc7400_0;  alias, 1 drivers
v0x62cd6cd209e0_0 .net "Mem_CLK", 0 0, v0x62cd6cd20f10_0;  alias, 1 drivers
v0x62cd6cd20ab0_0 .var "Mem_DRDY", 0 0;
v0x62cd6cd20b50_0 .net "Mem_IDR", 23 0, v0x62cd6cd1fdc0_0;  alias, 1 drivers
v0x62cd6cd20c40_0 .var "Mem_ODR", 23 0;
v0x62cd6cd20ce0_0 .net "Mem_RST", 0 0, v0x62cd6cd216c0_0;  alias, 1 drivers
v0x62cd6cd20dd0_0 .net "Mem_RW", 1 0, v0x62cd6ccfe280_0;  alias, 1 drivers
    .scope S_0x62cd6cd20370;
T_1 ;
    %vpi_call 5 56 "$readmemh", P_0x62cd6ccc5fc0, v0x62cd6cd20860 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x62cd6cd20370;
T_2 ;
    %wait E_0x62cd6cd1f280;
    %load/vec4 v0x62cd6cd20ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x62cd6cd20c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6cd20ab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62cd6cd20dd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x62cd6cd20b50_0;
    %ix/getv 3, v0x62cd6cd20920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62cd6cd20860, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x62cd6cd20dd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %ix/getv 4, v0x62cd6cd20920_0;
    %load/vec4a v0x62cd6cd20860, 4;
    %assign/vec4 v0x62cd6cd20c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62cd6cd20ab0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62cd6cd20370;
T_3 ;
    %wait E_0x62cd6ccce700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6cd20ab0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62cd6cd1ef80;
T_4 ;
    %wait E_0x62cd6cd1f280;
    %load/vec4 v0x62cd6cd1fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62cd6cd1ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6cd1fa60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x62cd6cd1fdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62cd6cd200b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x62cd6cd200b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x62cd6cd200b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62cd6cd20190, 0, 4;
    %load/vec4 v0x62cd6cd200b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd200b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x62cd6cd1ff30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62cd6cd1f6c0_0, 0, 32;
    %callf/vec4 TD_testBench.filter.sortWindow, S_0x62cd6cd1f2e0;
    %pad/u 32;
    %assign/vec4 v0x62cd6cd1ffd0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62cd6cd20190, 4;
    %assign/vec4 v0x62cd6cd1fdc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x62cd6cd1ff30_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62cd6cd1ef80;
T_5 ;
    %wait E_0x62cd6ccce700;
    %load/vec4 v0x62cd6cd1ff30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62cd6cd1fa60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62cd6cd1ff30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x62cd6cd1ff30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6cd1fa60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62cd6cd1ef80;
T_6 ;
    %wait E_0x62cd6cd1f220;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x62cd6cd1ff30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62cd6cd200b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6cd1fa60_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62cd6cd1ef80;
T_7 ;
    %wait E_0x62cd6ccff450;
    %load/vec4 v0x62cd6cd1fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x62cd6cd1ff30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x62cd6cd200b0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x62cd6cd1fc30_0;
    %ix/getv/s 4, v0x62cd6cd200b0_0;
    %store/vec4a v0x62cd6cd20190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62cd6cd200b0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62cd6cd1ff30_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x62cd6cd1fc30_0;
    %ix/getv/s 4, v0x62cd6cd200b0_0;
    %store/vec4a v0x62cd6cd20190, 4, 0;
    %load/vec4 v0x62cd6cd200b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd200b0_0, 0, 32;
T_7.5 ;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62cd6cce9f50;
T_8 ;
    %wait E_0x62cd6ccfdc80;
    %load/vec4 v0x62cd6cd1e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x62cd6cd1e5c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x62cd6cd1e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x62cd6cd1ea00_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x62cd6cd1e920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62cd6cd1eae0_0, 0;
    %pushi/vec4 175788, 0, 32;
    %assign/vec4 v0x62cd6cd1e760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62cd6cd1e5c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62cd6ccc7400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62cd6ccfe280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6ccf0150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6ccc31a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62cd6cd1ed80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62cd6cd1eca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62cd6cd1ebc0_0, 0;
    %vpi_func 3 77 "$fopen" 32, P_0x62cd6ccea1e0, "w" {0 0 0};
    %assign/vec4 v0x62cd6cd1e840_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x62cd6cd1e5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6ccf0150_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x62cd6cce9f50;
T_9 ;
    %wait E_0x62cd6ccce700;
    %load/vec4 v0x62cd6cd1e5c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62cd6ccc31a0_0, 0, 1;
    %load/vec4 v0x62cd6cd1eca0_0;
    %muli 514, 0, 32;
    %load/vec4 v0x62cd6cd1ebc0_0;
    %add;
    %store/vec4 v0x62cd6ccc7400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62cd6ccf0150_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62cd6ccfe280_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62cd6cd1e5c0_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x62cd6cd1e5c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x62cd6cd1ed80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0x62cd6cd1ed80_0;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x62cd6cd1ed80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x62cd6cd1eca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1eca0_0, 0, 32;
    %load/vec4 v0x62cd6cd1e920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x62cd6cd1ebc0_0, 0, 32;
    %load/vec4 v0x62cd6cd1ed80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1ed80_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x62cd6cd1ed80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1ed80_0, 0, 32;
    %load/vec4 v0x62cd6cd1ebc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1ebc0_0, 0, 32;
T_9.7 ;
    %load/vec4 v0x62cd6cd1eca0_0;
    %muli 514, 0, 32;
    %load/vec4 v0x62cd6cd1ebc0_0;
    %add;
    %store/vec4 v0x62cd6ccc7400_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x62cd6cd1ed80_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62cd6cd1e5c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62cd6cd1ed80_0, 0, 32;
T_9.8 ;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x62cd6cd1e5c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62cd6ccfe280_0, 0, 2;
    %load/vec4 v0x62cd6cd1eae0_0;
    %cmpi/s 174079, 0, 32;
    %jmp/0xz  T_9.12, 5;
    %load/vec4 v0x62cd6cd1eae0_0;
    %addi 1, 0, 32;
    %pushi/vec4 512, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x62cd6cd1eae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x62cd6cd1ea00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1ea00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62cd6cd1e920_0, 0, 32;
    %load/vec4 v0x62cd6cd1eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1eae0_0, 0, 32;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x62cd6cd1e920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1e920_0, 0, 32;
    %load/vec4 v0x62cd6cd1eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62cd6cd1eae0_0, 0, 32;
T_9.15 ;
    %load/vec4 v0x62cd6cd1e920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x62cd6cd1ebc0_0, 0, 32;
    %load/vec4 v0x62cd6cd1ea00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x62cd6cd1eca0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62cd6cd1e5c0_0, 0, 2;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x62cd6cd1eae0_0;
    %cmpi/e 174079, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62cd6cd1e5c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62cd6ccf0150_0, 0, 1;
    %load/vec4 v0x62cd6cd1e760_0;
    %pad/s 2;
    %store/vec4 v0x62cd6ccfe280_0, 0, 2;
    %vpi_call 3 129 "$fclose", v0x62cd6cd1e840_0 {0 0 0};
T_9.16 ;
T_9.13 ;
T_9.10 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62cd6cce9f50;
T_10 ;
    %wait E_0x62cd6ccb6a30;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x62cd6ccfe280_0, 0;
    %load/vec4 v0x62cd6cd1e760_0;
    %load/vec4 v0x62cd6cd1eae0_0;
    %add;
    %assign/vec4 v0x62cd6ccc7400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62cd6ccc31a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x62cd6cd1e5c0_0, 0;
    %vpi_call 3 141 "$fwriteh", v0x62cd6cd1e840_0, v0x62cd6ccc2db0_0 {0 0 0};
    %vpi_call 3 142 "$fwrite", v0x62cd6cd1e840_0, "\012" {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x62cd6ccdc400;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62cd6cd216c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62cd6cd20f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62cd6cd21760_0, 0, 1;
    %vpi_call 2 40 "$monitor", $time, "\011CLK:%b  RST:%b  STRT:%b  MEM_RW:%b Filt_EN:%b  Filt_DNE:%b  MEM_RDY:%b MEM_ADDR:%x  FILT_DATA:%x  MEM_ODR:%x SYS_DNE:%b", v0x62cd6cd20f10_0, v0x62cd6cd216c0_0, v0x62cd6cd21760_0, v0x62cd6cd215b0_0, v0x62cd6cd210e0_0, v0x62cd6cd20fd0_0, v0x62cd6cd214c0_0, v0x62cd6cd21270_0, v0x62cd6cd211d0_0, v0x62cd6cd213b0_0, v0x62cd6cd21800_0 {0 0 0};
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62cd6cd216c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62cd6cd216c0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62cd6cd21760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62cd6cd21760_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x62cd6ccdc400;
T_12 ;
    %delay 1000, 0;
    %load/vec4 v0x62cd6cd20f10_0;
    %inv;
    %store/vec4 v0x62cd6cd20f10_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x62cd6ccdc400;
T_13 ;
    %wait E_0x62cd6cccf100;
    %vpi_call 2 56 "$finish" {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Verilog/tb/FinalFilter_tb.v";
    "Verilog/src/Controller.v";
    "Verilog/src/Filter.v";
    "Verilog/src/Memory.v";
