// Seed: 2727479927
module module_0 (
    output tri id_0,
    input tri id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output uwire id_8,
    output wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    input wire id_15
    , id_37,
    output supply1 id_16,
    input wor id_17,
    output supply1 id_18,
    input tri0 id_19,
    input wire id_20,
    output wire id_21,
    input wor id_22,
    output wand id_23,
    input supply0 id_24,
    input wand id_25
    , id_38,
    input tri id_26,
    output tri1 id_27,
    input supply1 id_28,
    input tri1 id_29
    , id_39,
    output wire id_30,
    output wire id_31,
    output supply1 id_32,
    output tri id_33,
    output tri id_34,
    input supply0 id_35
);
  tri0 [1 : -1] id_40;
  assign id_40 = -1;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd60,
    parameter id_7 = 32'd14
) (
    output tri id_0,
    input supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri0 _id_6,
    input wire _id_7,
    output tri1 id_8
);
  wire id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_0,
      id_2,
      id_3,
      id_8,
      id_5,
      id_5,
      id_0,
      id_2,
      id_4,
      id_4,
      id_8,
      id_2,
      id_4,
      id_0,
      id_2,
      id_8,
      id_2,
      id_3,
      id_5,
      id_1,
      id_8,
      id_2,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4
  );
  logic [-1 : id_6] id_11;
  logic [-1 : id_7] id_12;
endmodule
