Test case 46

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 05ad95db
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=11011011000000001010110100000101
    Iverilog=11011011100101011010110100000101
    CXXRTL=11011011100101011010110100000101
    CXXSLG=11011011100101011010110100000101
    CXXSLG_SV2V=11011011100101011010110100000101
    Xcelium=11011011100101011010110100000101
