 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Wed Mar 19 23:34:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_1_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_1_/Q (DFQD1)    0.026    0.086    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/q_out[1] (net)     5    0.006    0.000     0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[1] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[1] (net)    0.006    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U308/Z (CKBD1)    0.062    0.055    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n504 (net)     9    0.013    0.000    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U310/ZN (CKND2D0)    0.110    0.075    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n510 (net)     9    0.007    0.000    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U343/ZN (OAI22D0)    0.047    0.041    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n480 (net)     1    0.001    0.000    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U703/CO (FA1D0)    0.033    0.112    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n457 (net)     2    0.003    0.000    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U347/ZN (OAI21D0)    0.040    0.025    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n131 (net)     1    0.001    0.000    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U349/ZN (CKND2D0)    0.027    0.025    0.419 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n481 (net)     1    0.001    0.000    0.419 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U704/CO (FA1D0)    0.025    0.053    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n469 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U688/CO (FA1D0)    0.031    0.060    0.532 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n138 (net)     1    0.002    0.000    0.532 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U64/CO (FA1D1)    0.022    0.044    0.576 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n333 (net)     1    0.002    0.000    0.576 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U59/CO (FA1D1)    0.023    0.042    0.618 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n338 (net)     2    0.002    0.000    0.618 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U128/ZN (IOA21D0)    0.023    0.017    0.635 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n342 (net)     1    0.001    0.000    0.635 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U87/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n525 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U731/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n442 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n447 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U32/CO (FA1D1)    0.022    0.042    0.801 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n453 (net)     1    0.002    0.000    0.801 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U30/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n491 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U25/CO (FA1D1)    0.022    0.042    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n494 (net)     1    0.002    0.000    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n497 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U713/ZN (INVD0)    0.019    0.016    0.937 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N18 (net)     1    0.001    0.000    0.937 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_15_/D (DFKCNQD1)    0.019    0.000    0.937 r
  data arrival time                                                                     0.937

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.937
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP (EDFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/Q (EDFQD2)    0.012    0.081    0.081 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0[1] (net)     1    0.002    0.000    0.081 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U641/CO (FA1D1)    0.022    0.083    0.164 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.164 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.022    0.042    0.205 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n418 (net)     1    0.002    0.000    0.205 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U642/CO (FA1D1)    0.022    0.042    0.247 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n419 (net)     1    0.002    0.000    0.247 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U643/CO (FA1D1)    0.022    0.042    0.288 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n431 (net)     1    0.002    0.000    0.288 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U647/CO (FA1D2)    0.031    0.046    0.334 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n33 (net)     2    0.004    0.000    0.334 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U49/ZN (AOI22D2)    0.048    0.033    0.368 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n36 (net)     2    0.004    0.000    0.368 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U48/ZN (OAI22D2)    0.027    0.020    0.388 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n430 (net)     1    0.001    0.000    0.388 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U82/CO (FA1D0)    0.025    0.053    0.442 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n953 (net)     1    0.001    0.000    0.442 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1105/CO (FA1D0)    0.035    0.063    0.504 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n23 (net)     2    0.003    0.000    0.504 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U52/ZN (AOI22D1)    0.061    0.042    0.546 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n28 (net)     2    0.003    0.000    0.546 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U51/ZN (OAI22D1)    0.028    0.027    0.573 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n954 (net)     1    0.001    0.000    0.573 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1106/CO (FA1D0)    0.025    0.054    0.627 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n955 (net)     1    0.001    0.000    0.627 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1107/CO (FA1D0)    0.025    0.053    0.680 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n956 (net)     1    0.001    0.000    0.680 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1108/CO (FA1D0)    0.035    0.063    0.743 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n30 (net)     2    0.003    0.000    0.743 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U50/ZN (AOI22D1)    0.061    0.042    0.785 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n426 (net)     2    0.003    0.000    0.785 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U646/ZN (OAI22D1)    0.033    0.032    0.816 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n967 (net)     1    0.002    0.000    0.816 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U10/CO (FA1D1)    0.022    0.044    0.860 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n968 (net)     1    0.002    0.000    0.860 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1146/CO (FA1D1)    0.020    0.040    0.900 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n970 (net)     1    0.002    0.000    0.900 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1148/Z (CKXOR2D0)    0.025    0.048    0.948 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.948 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.025    0.000    0.948 f
  data arrival time                                                                     0.948

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/Q (EDFQD1)    0.019    0.084    0.084 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3[0] (net)     1    0.003    0.000    0.084 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1142/CO (HA1D0)    0.024    0.039    0.123 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n11 (net)     1    0.002    0.000    0.123 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U84/CO (FA1D1)    0.022    0.042    0.165 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n325 (net)     1    0.002    0.000    0.165 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U82/CO (FA1D1)    0.022    0.042    0.206 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n380 (net)     1    0.002    0.000    0.206 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U78/CO (FA1D1)    0.022    0.042    0.248 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n461 (net)     1    0.002    0.000    0.248 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U76/CO (FA1D1)    0.022    0.042    0.289 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n467 (net)     1    0.002    0.000    0.289 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U74/CO (FA1D1)    0.022    0.042    0.331 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n384 (net)     1    0.002    0.000    0.331 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U73/CO (FA1D1)    0.023    0.042    0.373 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n302 (net)     2    0.002    0.000    0.373 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U178/ZN (INVD0)    0.018    0.017    0.390 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n13 (net)     1    0.001    0.000    0.390 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U8/ZN (MOAI22D0)    0.042    0.028    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n465 (net)     1    0.002    0.000    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U65/CO (FA1D1)    0.018    0.043    0.460 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n37 (net)     1    0.001    0.000    0.460 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U166/CO (FA1D0)    0.031    0.058    0.518 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n324 (net)     1    0.002    0.000    0.518 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U54/CO (FA1D1)    0.022    0.044    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n383 (net)     1    0.002    0.000    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U49/CO (FA1D1)    0.022    0.042    0.604 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n460 (net)     1    0.002    0.000    0.604 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.024    0.043    0.647 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n20 (net)     2    0.003    0.000    0.647 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U127/ZN (IOA21D1)    0.020    0.015    0.662 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n17 (net)     1    0.001    0.000    0.662 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U34/ZN (CKND2D1)    0.022    0.019    0.680 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n328 (net)     1    0.002    0.000    0.680 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U26/CO (FA1D1)    0.018    0.038    0.718 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n378 (net)     1    0.001    0.000    0.718 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U10/CO (FA1D0)    0.031    0.058    0.776 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n464 (net)     1    0.002    0.000    0.776 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.023    0.044    0.820 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n314 (net)     2    0.002    0.000    0.820 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U14/ZN (IOA21D0)    0.026    0.019    0.839 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n318 (net)     1    0.001    0.000    0.839 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U12/ZN (CKND2D1)    0.025    0.022    0.862 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n320 (net)     2    0.003    0.000    0.862 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U608/ZN (AOI22D1)    0.048    0.033    0.894 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n322 (net)     1    0.002    0.000    0.894 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U610/ZN (XNR2D0)    0.022    0.053    0.948 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N238 (net)     1    0.001    0.000    0.948 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/D (EDFQD1)    0.022    0.000    0.948 r
  data arrival time                                                                     0.948

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_35_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_35_/Q (DFQD1)    0.133    0.128    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[35] (net)    15    0.022    0.000    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[35] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[35] (net)    0.022    0.000    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U148/Z (CKXOR2D1)    0.031    0.070    0.198 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n14 (net)     1    0.003    0.000    0.198 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U65/ZN (ND2D2)    0.038    0.027    0.225 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n745 (net)     9    0.008    0.000    0.225 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U928/ZN (OAI22D0)    0.102    0.057    0.281 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_5_n75 (net)     1    0.002    0.000    0.281 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_5_U28/S (CMPE42D1)    0.021    0.184    0.465 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_5_n43 (net)     1    0.001    0.000    0.465 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U899/CO (FA1D0)    0.031    0.104    0.569 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n223 (net)     1    0.002    0.000    0.569 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U466/CO (FA1D1)    0.023    0.044    0.614 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n159 (net)     2    0.002    0.000    0.614 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U401/ZN (IOA21D0)    0.026    0.019    0.633 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n163 (net)     1    0.001    0.000    0.633 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U403/ZN (CKND2D1)    0.017    0.016    0.649 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n750 (net)     1    0.001    0.000    0.649 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U945/CO (FA1D0)    0.035    0.060    0.709 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n165 (net)     2    0.003    0.000    0.709 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U58/ZN (AOI22D1)    0.061    0.042    0.751 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n345 (net)     2    0.003    0.000    0.751 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U631/ZN (OAI22D1)    0.033    0.032    0.783 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n422 (net)     1    0.002    0.000    0.783 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U14/CO (FA1D1)    0.018    0.041    0.823 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n716 (net)     1    0.001    0.000    0.823 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U129/CO (FA1D0)    0.031    0.058    0.881 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n719 (net)     1    0.002    0.000    0.881 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U924/CO (FA1D1)    0.017    0.039    0.920 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n722 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U925/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N82 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1144/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n995 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1145/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1047 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1148/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1044 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1150/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1039 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1154/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1035 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1157/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1030 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1161/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1026 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1164/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1021 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1168/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1017 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1171/ZN (OAI21D1)    0.034    0.028    0.370 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1012 (net)     2    0.003    0.000    0.370 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1175/Z (AO21D1)    0.016    0.037    0.407 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n992 (net)     1    0.001    0.000    0.407 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.051    0.458 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.458 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.053    0.511 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.511 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.025    0.053    0.564 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.564 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1181/CO (FA1D0)    0.025    0.053    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.033    0.061    0.677 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1008 (net)     2    0.002    0.000    0.677 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1186/Z (AO21D0)    0.022    0.048    0.725 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.052    0.777 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n1001 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1188/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1107/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n967 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1108/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1019 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1111/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1016 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1114/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1011 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1118/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1007 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1121/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n1002 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1124/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n998 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1127/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n993 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1131/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n989 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1134/ZN (OAI21D1)    0.034    0.028    0.370 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n984 (net)     2    0.003    0.000    0.370 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1138/Z (AO21D1)    0.016    0.037    0.407 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n964 (net)     1    0.001    0.000    0.407 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1139/CO (FA1D0)    0.025    0.051    0.458 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n965 (net)     1    0.001    0.000    0.458 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1140/CO (FA1D0)    0.025    0.053    0.511 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n966 (net)     1    0.001    0.000    0.511 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1141/CO (FA1D0)    0.025    0.053    0.564 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n969 (net)     1    0.001    0.000    0.564 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1144/CO (FA1D0)    0.025    0.053    0.617 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n970 (net)     1    0.001    0.000    0.617 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1145/CO (FA1D0)    0.033    0.061    0.677 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n980 (net)     2    0.002    0.000    0.677 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1149/Z (AO21D0)    0.022    0.048    0.725 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1154/CO (FA1D0)    0.025    0.052    0.777 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n975 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n974 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n973 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1151/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1110/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n965 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1111/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n1021 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1114/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n1018 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1116/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n1013 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1120/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n1009 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1123/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n1004 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1127/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n1000 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1130/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n995 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1133/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n991 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1136/ZN (OAI21D1)    0.034    0.028    0.370 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n986 (net)     2    0.003    0.000    0.370 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1140/Z (AO21D1)    0.016    0.037    0.407 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n962 (net)     1    0.001    0.000    0.407 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1141/CO (FA1D0)    0.025    0.051    0.458 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n963 (net)     1    0.001    0.000    0.458 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1142/CO (FA1D0)    0.025    0.053    0.511 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n964 (net)     1    0.001    0.000    0.511 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1143/CO (FA1D0)    0.025    0.053    0.564 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n971 (net)     1    0.001    0.000    0.564 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1149/CO (FA1D0)    0.025    0.053    0.617 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.617 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1150/CO (FA1D0)    0.033    0.061    0.677 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n982 (net)     2    0.002    0.000    0.677 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1154/Z (AO21D0)    0.022    0.048    0.725 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n978 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1159/CO (FA1D0)    0.025    0.052    0.777 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n977 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1158/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1157/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n975 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U1156/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1101/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n958 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1102/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1017 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1105/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1014 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1108/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1009 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1111/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1005 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1114/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1000 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1118/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n996 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1121/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n991 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1125/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n987 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1127/ZN (OAI21D1)    0.034    0.028    0.370 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n982 (net)     2    0.003    0.000    0.370 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1131/Z (AO21D1)    0.016    0.037    0.407 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n955 (net)     1    0.001    0.000    0.407 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1132/CO (FA1D0)    0.025    0.051    0.458 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n956 (net)     1    0.001    0.000    0.458 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1133/CO (FA1D0)    0.025    0.053    0.511 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n957 (net)     1    0.001    0.000    0.511 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1134/CO (FA1D0)    0.025    0.053    0.564 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n967 (net)     1    0.001    0.000    0.564 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1142/CO (FA1D0)    0.025    0.053    0.617 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n968 (net)     1    0.001    0.000    0.617 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1143/CO (FA1D0)    0.033    0.061    0.677 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n978 (net)     2    0.002    0.000    0.677 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1147/Z (AO21D0)    0.022    0.048    0.725 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n974 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.025    0.052    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1151/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1150/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n971 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1149/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1169/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1008 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1170/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1074 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1173/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1071 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1175/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1066 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1179/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1062 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1182/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1057 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1186/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1053 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1189/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1048 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1192/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1044 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1195/ZN (OAI21D1)    0.034    0.028    0.370 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1039 (net)     2    0.003    0.000    0.370 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1199/Z (AO21D1)    0.016    0.037    0.407 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.407 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1200/CO (FA1D0)    0.025    0.051    0.458 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.458 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1201/CO (FA1D0)    0.025    0.053    0.511 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.511 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.564 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.564 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1215/CO (FA1D0)    0.025    0.053    0.617 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1025 (net)     1    0.001    0.000    0.617 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1216/CO (FA1D0)    0.033    0.061    0.677 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1035 (net)     2    0.002    0.000    0.677 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1220/Z (AO21D0)    0.022    0.048    0.725 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.725 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1225/CO (FA1D0)    0.025    0.052    0.777 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1224/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1223/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1222/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/Q (EDFQD1)    0.017    0.082    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2[1] (net)     1    0.002    0.000    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U108/CO (FA1D1)    0.022    0.084    0.167 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n303 (net)     1    0.002    0.000    0.167 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U104/CO (FA1D1)    0.022    0.042    0.208 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n373 (net)     1    0.002    0.000    0.208 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U101/CO (FA1D1)    0.022    0.042    0.250 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n533 (net)     1    0.002    0.000    0.250 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U99/CO (FA1D1)    0.024    0.043    0.293 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n22 (net)     2    0.003    0.000    0.293 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U98/Z (AO22D1)    0.021    0.046    0.339 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n15 (net)     1    0.002    0.000    0.339 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U96/CO (FA1D1)    0.022    0.041    0.380 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n529 (net)     1    0.002    0.000    0.380 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U92/CO (FA1D1)    0.022    0.042    0.422 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n534 (net)     1    0.002    0.000    0.422 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U89/CO (FA1D1)    0.022    0.042    0.463 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n39 (net)     1    0.002    0.000    0.463 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U84/CO (FA1D1)    0.022    0.042    0.505 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n300 (net)     1    0.002    0.000    0.505 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U79/CO (FA1D1)    0.018    0.038    0.543 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n374 (net)     1    0.001    0.000    0.543 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U225/CO (FA1D0)    0.031    0.058    0.601 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n531 (net)     1    0.002    0.000    0.601 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U60/CO (FA1D1)    0.024    0.045    0.646 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n26 (net)     2    0.003    0.000    0.646 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U183/Z (AO22D1)    0.021    0.046    0.692 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n8 (net)     1    0.002    0.000    0.692 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.041    0.734 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n370 (net)     1    0.002    0.000    0.734 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.024    0.043    0.777 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n34 (net)     2    0.003    0.000    0.777 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U26/ZN (AOI22D1)    0.042    0.029    0.806 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n35 (net)     1    0.001    0.000    0.806 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U151/ZN (INVD1)    0.018    0.017    0.823 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n306 (net)     2    0.002    0.000    0.823 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U19/ZN (ND2D0)    0.024    0.019    0.841 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n37 (net)     1    0.001    0.000    0.841 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U17/ZN (ND2D1)    0.026    0.022    0.864 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n368 (net)     2    0.003    0.000    0.864 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U15/ZN (AOI22D1)    0.047    0.032    0.896 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n38 (net)     1    0.002    0.000    0.896 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U245/Z (XOR2D0)    0.022    0.051    0.947 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N238 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_35_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_35_/Q (DFQD1)    0.019    0.067    0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/n[29] (net)     2    0.002      0.000      0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[35] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[35] (net)    0.002    0.000    0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U492/Z (BUFFD2)    0.060    0.049    0.116 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n696 (net)    12    0.020    0.000    0.116 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U493/Z (XOR2D0)    0.024    0.056    0.172 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n205 (net)     1    0.001    0.000    0.172 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U494/ZN (CKND2D1)    0.053    0.038    0.210 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n730 (net)     9    0.007    0.000    0.210 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U523/ZN (OAI22D0)    0.117    0.068    0.278 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n219 (net)     1    0.003    0.000    0.278 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U524/S (HA1D0)    0.023    0.054    0.332 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n693 (net)     1    0.001    0.000    0.332 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U884/CO (FA1D0)    0.031    0.105    0.436 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n270 (net)     1    0.002    0.000    0.436 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U87/CO (FA1D1)    0.020    0.042    0.478 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n308 (net)     2    0.002    0.000    0.478 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U596/ZN (IND2D0)    0.021    0.017    0.495 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n313 (net)     1    0.001    0.000    0.495 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U598/ZN (CKND2D0)    0.024    0.021    0.516 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n680 (net)     1    0.001    0.000    0.516 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U868/CO (FA1D0)    0.031    0.059    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n326 (net)     1    0.002    0.000    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U72/CO (FA1D1)    0.022    0.044    0.619 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n357 (net)     1    0.002    0.000    0.619 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U66/CO (FA1D1)    0.022    0.042    0.661 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n347 (net)     1    0.002    0.000    0.661 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U57/CO (FA1D1)    0.018    0.038    0.699 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n735 (net)     1    0.001    0.000    0.699 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U913/CO (FA1D0)    0.031    0.058    0.757 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n402 (net)     1    0.002    0.000    0.757 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.022    0.044    0.800 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n408 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n701 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n704 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U18/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n707 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U893/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N82 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/CP (EDFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/Q (EDFQD2)    0.013    0.082    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1[0] (net)     1    0.003    0.000    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1181/CO (HA1D0)    0.017    0.032    0.114 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n28 (net)     1    0.001    0.000    0.114 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U224/CO (FA1D0)    0.031    0.058    0.171 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n302 (net)     1    0.002    0.000    0.171 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U103/CO (FA1D1)    0.022    0.044    0.215 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n372 (net)     1    0.002    0.000    0.215 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U100/CO (FA1D1)    0.022    0.042    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n532 (net)     1    0.002    0.000    0.257 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U760/CO (FA1D2)    0.031    0.046    0.303 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n20 (net)     2    0.004    0.000    0.303 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U231/ZN (AOI22D2)    0.032    0.025    0.327 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n17 (net)     1    0.001    0.000    0.327 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U97/ZN (INVD1)    0.015    0.015    0.342 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n376 (net)     1    0.002    0.000    0.342 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U95/CO (FA1D1)    0.022    0.040    0.382 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n528 (net)     1    0.002    0.000    0.382 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U93/CO (FA1D1)    0.022    0.042    0.424 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n535 (net)     1    0.002    0.000    0.424 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U91/CO (FA1D1)    0.022    0.042    0.465 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n40 (net)     1    0.002    0.000    0.465 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U82/CO (FA1D1)    0.022    0.042    0.507 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n301 (net)     1    0.002    0.000    0.507 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U75/CO (FA1D1)    0.022    0.042    0.548 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n375 (net)     1    0.002    0.000    0.548 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U67/CO (FA1D1)    0.022    0.042    0.590 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n530 (net)     1    0.002    0.000    0.590 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U59/CO (FA1D1)    0.024    0.043    0.633 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n23 (net)     2    0.003    0.000    0.633 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U51/Z (AO22D1)    0.021    0.046    0.679 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n24 (net)     1    0.002    0.000    0.679 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.022    0.041    0.720 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n371 (net)     1    0.002    0.000    0.720 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U25/CO (FA1D1)    0.023    0.042    0.762 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n30 (net)     2    0.002    0.000    0.762 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U188/Z (AO22D0)    0.034    0.060    0.822 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n13 (net)     2    0.003    0.000    0.822 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U18/ZN (CKND2D1)    0.021    0.020    0.842 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n32 (net)     1    0.001    0.000    0.842 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U16/ZN (ND2D1)    0.026    0.022    0.864 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n366 (net)     2    0.003    0.000    0.864 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U14/ZN (AOI22D1)    0.047    0.032    0.896 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n33 (net)     1    0.002    0.000    0.896 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U243/Z (XOR2D0)    0.022    0.051    0.947 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP (EDFQD2)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/Q (EDFQD2)    0.012    0.081    0.081 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2[1] (net)     1    0.002    0.000    0.081 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.018    0.080    0.160 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n365 (net)     1    0.001    0.000    0.160 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U124/CO (FA1D0)    0.031    0.058    0.218 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n415 (net)     1    0.002    0.000    0.218 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.044    0.262 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n422 (net)     1    0.002    0.000    0.262 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.023    0.042    0.304 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n10 (net)     2    0.002    0.000    0.304 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U85/Z (AO22D0)    0.031    0.058    0.362 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n3 (net)     1    0.002    0.000    0.362 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.044    0.405 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n420 (net)     1    0.002    0.000    0.405 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.022    0.042    0.447 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n429 (net)     1    0.002    0.000    0.447 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U33/CO (FA1D1)    0.022    0.042    0.488 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n12 (net)     1    0.002    0.000    0.488 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U32/CO (FA1D1)    0.022    0.042    0.530 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n364 (net)     1    0.002    0.000    0.530 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U31/CO (FA1D1)    0.022    0.042    0.571 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n416 (net)     1    0.002    0.000    0.571 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U28/CO (FA1D1)    0.022    0.042    0.613 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n421 (net)     1    0.002    0.000    0.613 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U24/CO (FA1D1)    0.022    0.042    0.654 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n427 (net)     1    0.002    0.000    0.654 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U23/CO (FA1D1)    0.022    0.042    0.696 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n366 (net)     1    0.002    0.000    0.696 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U20/CO (FA1D1)    0.024    0.043    0.739 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n13 (net)     2    0.003    0.000    0.739 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U13/ZN (IOA21D1)    0.020    0.015    0.754 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n17 (net)     1    0.001    0.000    0.754 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U12/ZN (CKND2D1)    0.022    0.019    0.772 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n428 (net)     1    0.002    0.000    0.772 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U11/CO (FA1D1)    0.023    0.042    0.814 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n357 (net)     2    0.002    0.000    0.814 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U4/ZN (CKND2D0)    0.030    0.023    0.837 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n359 (net)     1    0.001    0.000    0.837 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U9/ZN (ND2D1)    0.026    0.024    0.861 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n361 (net)     2    0.003    0.000    0.861 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U638/ZN (AOI22D1)    0.048    0.033    0.894 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n363 (net)     1    0.002    0.000    0.894 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U640/ZN (XNR2D0)    0.022    0.053    0.947 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/N238 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_49_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_49_/Q (DFQD1)    0.025    0.086    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/q_out[49] (net)     5    0.005    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[49] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[49] (net)    0.005    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U268/Z (CKBD1)    0.062    0.055    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n842 (net)     9    0.013    0.000    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U269/ZN (CKND2D0)    0.110    0.075    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n848 (net)     9    0.007    0.000    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U300/ZN (OAI22D0)    0.047    0.041    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n818 (net)     1    0.001    0.000    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U989/CO (FA1D0)    0.033    0.112    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n436 (net)     2    0.003    0.000    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U305/ZN (OAI21D0)    0.040    0.025    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n106 (net)     1    0.001    0.000    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U307/ZN (CKND2D0)    0.027    0.025    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n819 (net)     1    0.001    0.000    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U990/CO (FA1D0)    0.025    0.053    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n807 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U973/CO (FA1D0)    0.031    0.060    0.531 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n135 (net)     1    0.002    0.000    0.531 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U66/CO (FA1D1)    0.022    0.044    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n330 (net)     1    0.002    0.000    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U60/CO (FA1D1)    0.023    0.042    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n348 (net)     2    0.002    0.000    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U146/ZN (IOA21D0)    0.023    0.017    0.634 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n352 (net)     1    0.001    0.000    0.634 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U47/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n863 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1019/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n389 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n410 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U31/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n416 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U28/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n829 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U21/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n832 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U20/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n835 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U998/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_27_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_27_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/q_out[27] (net)     5    0.006    0.000    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[27] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[27] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U449/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n654 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U450/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n191 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U111/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n688 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U464/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n204 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U465/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n651 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U846/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n360 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U68/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n295 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U589/CO (FA1D1)    0.018    0.038    0.521 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n638 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U829/CO (FA1D0)    0.025    0.051    0.572 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n255 (net)     1    0.001    0.000    0.572 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U168/CO (FA1D0)    0.031    0.060    0.632 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n265 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U560/CO (FA1D1)    0.022    0.044    0.675 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n693 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U57/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n283 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U583/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n284 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U584/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n372 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n659 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U855/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n662 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U856/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n665 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U857/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N66 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_51_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_51_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/q_out[51] (net)     5    0.006    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[51] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[51] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U364/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n790 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U365/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n143 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U77/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n824 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U378/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n156 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U379/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n787 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U949/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n390 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n338 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U623/CO (FA1D1)    0.018    0.038    0.521 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n774 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U932/CO (FA1D0)    0.025    0.051    0.572 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n263 (net)     1    0.001    0.000    0.572 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U133/CO (FA1D0)    0.031    0.060    0.632 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n273 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U566/CO (FA1D1)    0.022    0.044    0.675 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n829 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n311 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U612/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n312 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U613/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n414 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U19/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n795 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U958/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n798 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U959/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n801 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U960/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_3__mac_col_inst/query_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_3__mac_col_inst/query_q_reg_19_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_3__mac_col_inst/query_q_reg_19_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/q_out[19] (net)     5    0.006    0.000    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/a[19] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/a[19] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U214/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n561 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U215/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n64 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U59/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n595 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U229/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n77 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U230/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n558 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U759/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n373 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n339 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U629/CO (FA1D1)    0.018    0.038    0.521 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n545 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U742/CO (FA1D0)    0.025    0.051    0.572 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n232 (net)     1    0.001    0.000    0.572 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U125/CO (FA1D0)    0.031    0.060    0.632 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n242 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U506/CO (FA1D1)    0.022    0.044    0.675 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n600 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n312 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U613/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n313 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U614/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n397 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U21/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n566 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U768/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n569 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U769/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n572 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U770/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/N50 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_3_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/q_out[3] (net)     5    0.006    0.000     0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[3] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[3] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U437/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n454 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U438/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n189 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U74/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n488 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U452/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n202 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U453/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n451 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U662/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n372 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U48/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n320 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U617/CO (FA1D1)    0.022    0.042    0.524 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n438 (net)     1    0.002    0.000    0.524 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.022    0.042    0.566 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n285 (net)     1    0.002    0.000    0.566 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U585/CO (FA1D1)    0.022    0.042    0.607 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n295 (net)     1    0.002    0.000    0.607 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U602/CO (FA1D1)    0.018    0.038    0.645 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n493 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U693/CO (FA1D0)    0.025    0.051    0.697 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n317 (net)     1    0.001    0.000    0.697 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U132/CO (FA1D0)    0.031    0.060    0.756 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n318 (net)     1    0.002    0.000    0.756 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U616/CO (FA1D1)    0.022    0.044    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n396 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U26/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n459 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U671/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n462 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U672/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n465 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U673/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N18 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/Q (EDFQD1)    0.019    0.084    0.084 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1[0] (net)     1    0.003    0.000    0.084 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1141/CO (HA1D0)    0.024    0.039    0.123 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n3 (net)     1    0.002    0.000    0.123 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U83/CO (FA1D1)    0.022    0.042    0.165 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n326 (net)     1    0.002    0.000    0.165 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U81/CO (FA1D1)    0.022    0.042    0.206 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n381 (net)     1    0.002    0.000    0.206 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U77/CO (FA1D1)    0.022    0.042    0.248 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n462 (net)     1    0.002    0.000    0.248 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U75/CO (FA1D1)    0.018    0.038    0.286 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n468 (net)     1    0.001    0.000    0.286 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U9/CO (FA1D0)    0.031    0.058    0.344 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n385 (net)     1    0.002    0.000    0.344 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U72/CO (FA1D1)    0.023    0.044    0.388 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n304 (net)     2    0.002    0.000    0.388 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U171/ZN (INVD0)    0.018    0.017    0.405 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n5 (net)     1    0.001    0.000    0.405 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U7/ZN (MOAI22D0)    0.042    0.028    0.433 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n466 (net)     1    0.002    0.000    0.433 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U63/CO (FA1D1)    0.022    0.046    0.479 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n36 (net)     1    0.002    0.000    0.479 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U58/CO (FA1D1)    0.022    0.042    0.521 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n323 (net)     1    0.002    0.000    0.521 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U56/CO (FA1D1)    0.022    0.042    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n382 (net)     1    0.002    0.000    0.562 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U48/CO (FA1D1)    0.022    0.042    0.604 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n459 (net)     1    0.002    0.000    0.604 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.024    0.043    0.647 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n22 (net)     2    0.003    0.000    0.647 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U172/ZN (IOA21D1)    0.020    0.015    0.662 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n9 (net)     1    0.001    0.000    0.662 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U36/ZN (CKND2D1)    0.016    0.015    0.677 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n327 (net)     1    0.001    0.000    0.677 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U165/CO (FA1D0)    0.031    0.057    0.734 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n379 (net)     1    0.002    0.000    0.734 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U23/CO (FA1D1)    0.022    0.044    0.778 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n463 (net)     1    0.002    0.000    0.778 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U18/CO (FA1D1)    0.023    0.042    0.820 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n305 (net)     2    0.002    0.000    0.820 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U13/ZN (IOA21D0)    0.026    0.019    0.839 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n309 (net)     1    0.001    0.000    0.839 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U11/ZN (CKND2D1)    0.025    0.022    0.861 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n311 (net)     2    0.003    0.000    0.861 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U600/ZN (AOI22D1)    0.048    0.033    0.894 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n313 (net)     1    0.002    0.000    0.894 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U602/ZN (XNR2D0)    0.022    0.053    0.947 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_35_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_35_/Q (DFQD1)    0.133    0.128    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[35] (net)    15    0.022    0.000    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[35] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[35] (net)    0.022    0.000    0.128 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U148/Z (CKXOR2D1)    0.031    0.070    0.198 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n14 (net)     1    0.003    0.000    0.198 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U65/ZN (ND2D2)    0.038    0.027    0.225 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n745 (net)     9    0.008    0.000    0.225 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U928/ZN (OAI22D0)    0.102    0.057    0.281 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_5_n75 (net)     1    0.002    0.000    0.281 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_5_U28/S (CMPE42D1)    0.021    0.184    0.465 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_5_n43 (net)     1    0.001    0.000    0.465 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U899/CO (FA1D0)    0.031    0.104    0.569 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n223 (net)     1    0.002    0.000    0.569 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U466/CO (FA1D1)    0.023    0.044    0.614 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n159 (net)     2    0.002    0.000    0.614 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U401/ZN (IOA21D0)    0.026    0.019    0.633 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n163 (net)     1    0.001    0.000    0.633 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U403/ZN (CKND2D1)    0.017    0.016    0.649 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n750 (net)     1    0.001    0.000    0.649 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U945/CO (FA1D0)    0.035    0.060    0.709 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n165 (net)     2    0.003    0.000    0.709 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U58/ZN (AOI22D1)    0.061    0.042    0.751 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n345 (net)     2    0.003    0.000    0.751 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U631/ZN (OAI22D1)    0.033    0.032    0.783 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n422 (net)     1    0.002    0.000    0.783 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U14/CO (FA1D1)    0.018    0.041    0.823 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n716 (net)     1    0.001    0.000    0.823 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U129/CO (FA1D0)    0.031    0.058    0.881 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n719 (net)     1    0.002    0.000    0.881 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U924/S (FA1D1)    0.019    0.054    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N81 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_1_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_1_/Q (DFQD1)    0.026    0.086    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/q_out[1] (net)     5    0.006    0.000     0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[1] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[1] (net)    0.006    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U308/Z (CKBD1)    0.062    0.055    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n504 (net)     9    0.013    0.000    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U310/ZN (CKND2D0)    0.110    0.075    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n510 (net)     9    0.007    0.000    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U343/ZN (OAI22D0)    0.047    0.041    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n480 (net)     1    0.001    0.000    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U703/CO (FA1D0)    0.033    0.112    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n457 (net)     2    0.003    0.000    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U347/ZN (OAI21D0)    0.040    0.025    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n131 (net)     1    0.001    0.000    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U349/ZN (CKND2D0)    0.027    0.025    0.419 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n481 (net)     1    0.001    0.000    0.419 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U704/CO (FA1D0)    0.025    0.053    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n469 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U688/CO (FA1D0)    0.031    0.060    0.532 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n138 (net)     1    0.002    0.000    0.532 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U64/CO (FA1D1)    0.022    0.044    0.576 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n333 (net)     1    0.002    0.000    0.576 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U59/CO (FA1D1)    0.023    0.042    0.618 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n338 (net)     2    0.002    0.000    0.618 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U128/ZN (IOA21D0)    0.023    0.017    0.635 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n342 (net)     1    0.001    0.000    0.635 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U87/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n525 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U731/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n442 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n447 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U32/CO (FA1D1)    0.022    0.042    0.801 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n453 (net)     1    0.002    0.000    0.801 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U30/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n491 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U25/CO (FA1D1)    0.022    0.042    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n494 (net)     1    0.002    0.000    0.884 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U15/S (FA1D1)    0.019    0.052    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N17 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_51_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_51_/Q (DFQD1)    0.038    0.078    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[51] (net)     5    0.005    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[51] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[51] (net)    0.005    0.000    0.078 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U382/Z (BUFFD2)    0.055    0.051    0.128 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n852 (net)    11    0.018    0.000    0.128 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U386/ZN (XNR2D1)    0.061    0.084    0.212 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n887 (net)    11    0.009    0.000    0.212 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U146/ZN (ND2D1)    0.054    0.046    0.258 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n890 (net)     9    0.007    0.000    0.258 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U531/ZN (OAI22D0)    0.092    0.055    0.313 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n844 (net)     1    0.002    0.000    0.313 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1032/S (HA1D0)    0.024    0.067    0.380 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n236 (net)     1    0.001    0.000    0.380 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U535/S (FA1D0)    0.037    0.071    0.450 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n347 (net)     3    0.003    0.000    0.450 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U536/ZN (INVD0)    0.021    0.020    0.470 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n242 (net)     1    0.001    0.000    0.470 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U166/ZN (IOA21D0)    0.023    0.039    0.509 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n245 (net)     1    0.001    0.000    0.509 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U538/ZN (CKND2D0)    0.024    0.021    0.530 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n317 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U165/CO (FA1D0)    0.031    0.059    0.590 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n364 (net)     1    0.002    0.000    0.590 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U76/CO (FA1D1)    0.022    0.044    0.634 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n396 (net)     1    0.002    0.000    0.634 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U73/CO (FA1D1)    0.022    0.042    0.675 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n388 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U62/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n891 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U54/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n467 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U49/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n473 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n857 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U28/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n860 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U23/CO (FA1D1)    0.017    0.037    0.919 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n863 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1043/ZN (INVD0)    0.019    0.016    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/Q (EDFQD1)    0.017    0.082    0.082 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0[1] (net)     1    0.002    0.000    0.082 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U57/CO (FA1D1)    0.022    0.084    0.167 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n369 (net)     1    0.002    0.000    0.167 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U56/CO (FA1D1)    0.022    0.042    0.208 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n414 (net)     1    0.002    0.000    0.208 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U54/CO (FA1D1)    0.022    0.042    0.250 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n422 (net)     1    0.002    0.000    0.250 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U52/CO (FA1D1)    0.018    0.038    0.288 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n426 (net)     1    0.001    0.000    0.288 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U123/CO (FA1D0)    0.031    0.058    0.346 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n416 (net)     1    0.002    0.000    0.346 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.022    0.044    0.389 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n420 (net)     1    0.002    0.000    0.389 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.042    0.431 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n424 (net)     1    0.002    0.000    0.431 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.042    0.472 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n411 (net)     1    0.002    0.000    0.472 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.024    0.043    0.516 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n36 (net)     2    0.003    0.000    0.516 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U38/ZN (IOA21D1)    0.021    0.015    0.531 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n9 (net)     1    0.001    0.000    0.531 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U34/ZN (ND2D1)    0.022    0.020    0.550 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n418 (net)     1    0.002    0.000    0.550 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U25/CO (FA1D1)    0.023    0.042    0.592 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n362 (net)     2    0.002    0.000    0.592 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U135/ZN (INVD0)    0.021    0.019    0.611 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n11 (net)     1    0.001    0.000    0.611 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U137/ZN (MOAI22D1)    0.023    0.016    0.627 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n958 (net)     1    0.001    0.000    0.627 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1106/CO (FA1D0)    0.025    0.053    0.680 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n38 (net)     1    0.001    0.000    0.680 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U9/CO (FA1D0)    0.031    0.060    0.739 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n368 (net)     1    0.002    0.000    0.739 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.022    0.044    0.783 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n413 (net)     1    0.002    0.000    0.783 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U13/CO (FA1D1)    0.024    0.043    0.826 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n32 (net)     2    0.003    0.000    0.826 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U138/ZN (IOA21D1)    0.021    0.015    0.841 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n15 (net)     1    0.001    0.000    0.841 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U12/ZN (ND2D1)    0.026    0.022    0.863 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n364 (net)     2    0.003    0.000    0.863 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U140/ZN (AOI22D1)    0.047    0.032    0.895 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n16 (net)     1    0.002    0.000    0.895 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U141/Z (XOR2D0)    0.022    0.051    0.947 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.947 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.022    0.000    0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/Q (EDFQD1)    0.015    0.081    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1[0] (net)     2    0.002    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1108/ZN (CKND2D1)    0.022    0.018    0.099 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n967 (net)     2    0.002    0.000    0.099 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1109/ZN (INVD0)    0.018    0.017    0.116 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1019 (net)     2    0.002    0.000    0.116 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1112/ZN (AOI21D1)    0.053    0.035    0.152 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1016 (net)     2    0.003    0.000    0.152 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1115/ZN (OAI21D1)    0.034    0.028    0.180 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1011 (net)     2    0.003    0.000    0.180 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1119/ZN (AOI21D1)    0.049    0.033    0.213 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1007 (net)     2    0.002    0.000    0.213 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U113/ZN (OAI21D0)    0.048    0.038    0.251 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n1002 (net)     2    0.003    0.000    0.251 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1125/ZN (AOI21D1)    0.053    0.039    0.290 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n998 (net)     2    0.003    0.000    0.290 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1128/ZN (OAI21D1)    0.034    0.028    0.318 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n993 (net)     2    0.003    0.000    0.318 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1132/ZN (AOI21D1)    0.053    0.035    0.353 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n989 (net)     2    0.003    0.000    0.353 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1135/ZN (OAI21D1)    0.034    0.028    0.381 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n984 (net)     2    0.003    0.000    0.381 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1139/Z (AO21D1)    0.016    0.037    0.418 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n964 (net)     1    0.001    0.000    0.418 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1140/CO (FA1D0)    0.025    0.051    0.469 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n965 (net)     1    0.001    0.000    0.469 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1141/CO (FA1D0)    0.025    0.053    0.522 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n966 (net)     1    0.001    0.000    0.522 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1142/CO (FA1D0)    0.025    0.053    0.575 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n969 (net)     1    0.001    0.000    0.575 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1145/CO (FA1D0)    0.025    0.053    0.628 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n970 (net)     1    0.001    0.000    0.628 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1146/CO (FA1D0)    0.035    0.063    0.690 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n980 (net)     2    0.003    0.000    0.690 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1149/Z (AO21D1)    0.016    0.038    0.728 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.728 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1154/CO (FA1D0)    0.025    0.051    0.778 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n975 (net)     1    0.001    0.000    0.778 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.025    0.053    0.831 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n974 (net)     1    0.001    0.000    0.831 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.028    0.056    0.887 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n973 (net)     1    0.002    0.000    0.887 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1151/Z (XOR2D0)    0.023    0.047    0.934 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.934 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.023    0.000    0.934 r
  data arrival time                                                                     0.934

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.934
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_41_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_41_/Q (DFQD1)    0.036    0.077    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[41] (net)     5    0.005    0.000    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[41] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[41] (net)    0.005    0.000    0.077 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U358/Z (BUFFD1)    0.091    0.070    0.147 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n819 (net)     9    0.014    0.000    0.147 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U360/ZN (CKND2D0)    0.095    0.075    0.222 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n825 (net)     9    0.007    0.000    0.222 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U374/ZN (OAI22D0)    0.092    0.064    0.286 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n795 (net)     1    0.002    0.000    0.286 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U990/CO (HA1D0)    0.026    0.049    0.335 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n796 (net)     1    0.001    0.000    0.335 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U991/CO (FA1D0)    0.038    0.056    0.391 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n502 (net)     2    0.003    0.000    0.391 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U377/ZN (OAI21D0)    0.038    0.028    0.419 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n105 (net)     1    0.001    0.000    0.419 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U379/ZN (CKND2D0)    0.045    0.035    0.454 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n220 (net)     1    0.002    0.000    0.454 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U94/CO (FA1D1)    0.021    0.040    0.494 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n344 (net)     2    0.002    0.000    0.494 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U111/ZN (IOA21D0)    0.021    0.019    0.513 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n226 (net)     1    0.001    0.000    0.513 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U90/ZN (CKND2D0)    0.030    0.022    0.535 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n315 (net)     1    0.001    0.000    0.535 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U167/CO (FA1D0)    0.025    0.049    0.584 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n363 (net)     1    0.001    0.000    0.584 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U168/CO (FA1D0)    0.036    0.055    0.639 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n395 (net)     1    0.002    0.000    0.639 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U71/CO (FA1D1)    0.025    0.041    0.680 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n386 (net)     1    0.002    0.000    0.680 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U65/CO (FA1D1)    0.025    0.039    0.719 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n840 (net)     1    0.002    0.000    0.719 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U55/CO (FA1D1)    0.025    0.039    0.758 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n454 (net)     1    0.002    0.000    0.758 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.025    0.039    0.798 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n460 (net)     1    0.002    0.000    0.798 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U35/CO (FA1D1)    0.025    0.039    0.837 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n806 (net)     1    0.002    0.000    0.837 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.019    0.035    0.872 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n809 (net)     1    0.001    0.000    0.872 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U169/S (FA1D0)    0.024    0.063    0.934 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N97 (net)     1    0.001    0.000    0.934 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_14_/D (DFKCNQD1)    0.024    0.000    0.934 r
  data arrival time                                                                     0.934

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.934
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_35_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_35_/Q (DFQD1)    0.019    0.067    0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/n[29] (net)     2    0.002      0.000      0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[35] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[35] (net)    0.002    0.000    0.067 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U492/Z (BUFFD2)    0.060    0.049    0.116 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n696 (net)    12    0.020    0.000    0.116 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U493/Z (XOR2D0)    0.024    0.056    0.172 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n205 (net)     1    0.001    0.000    0.172 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U494/ZN (CKND2D1)    0.053    0.038    0.210 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n730 (net)     9    0.007    0.000    0.210 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U523/ZN (OAI22D0)    0.117    0.068    0.278 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n219 (net)     1    0.003    0.000    0.278 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U524/S (HA1D0)    0.023    0.054    0.332 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n693 (net)     1    0.001    0.000    0.332 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U884/CO (FA1D0)    0.031    0.105    0.436 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n270 (net)     1    0.002    0.000    0.436 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U87/CO (FA1D1)    0.020    0.042    0.478 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n308 (net)     2    0.002    0.000    0.478 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U596/ZN (IND2D0)    0.021    0.017    0.495 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n313 (net)     1    0.001    0.000    0.495 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U598/ZN (CKND2D0)    0.024    0.021    0.516 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n680 (net)     1    0.001    0.000    0.516 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U868/CO (FA1D0)    0.031    0.059    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n326 (net)     1    0.002    0.000    0.575 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U72/CO (FA1D1)    0.022    0.044    0.619 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n357 (net)     1    0.002    0.000    0.619 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U66/CO (FA1D1)    0.022    0.042    0.661 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n347 (net)     1    0.002    0.000    0.661 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U57/CO (FA1D1)    0.018    0.038    0.699 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n735 (net)     1    0.001    0.000    0.699 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U913/CO (FA1D0)    0.031    0.058    0.757 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n402 (net)     1    0.002    0.000    0.757 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.022    0.044    0.800 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n408 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n701 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n704 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U18/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N81 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U175/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1087 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_63_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_63_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U176/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1086 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_62_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_62_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U177/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1085 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_61_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_61_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U178/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1084 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_60_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_60_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U179/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1083 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_59_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_59_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U180/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1082 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_58_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_58_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U181/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1081 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_57_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_57_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U182/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1080 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_56_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_56_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U183/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1079 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_55_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_55_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U184/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1078 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_54_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_54_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U185/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1077 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_53_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_53_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U186/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1076 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_52_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_52_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U187/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1075 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_51_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_51_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U188/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1074 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_50_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_50_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U189/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1073 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_49_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_49_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U190/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1072 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_48_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_48_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U191/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1071 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_47_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_47_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U192/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1070 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_46_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_46_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U193/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1069 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_45_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_45_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U194/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1068 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_44_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_44_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U195/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1067 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_43_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_43_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U196/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1066 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_42_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_42_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U197/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1065 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_41_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_41_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U198/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1064 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_40_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_40_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U199/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1063 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_39_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_39_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U200/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1062 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_38_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_38_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U201/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1061 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_37_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_37_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U202/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1060 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_36_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_36_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U203/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1059 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_35_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_35_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U204/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1058 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_34_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_34_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U205/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1057 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_33_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_33_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U206/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1056 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_32_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_32_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U207/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1055 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_31_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_31_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U208/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1054 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_30_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_30_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U209/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1053 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_29_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_29_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U210/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1052 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_28_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_28_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U211/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1051 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_27_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_27_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U212/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1050 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_26_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_26_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U213/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1049 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_25_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_25_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U214/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1048 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_24_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_24_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U215/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1047 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_23_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_23_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U216/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1046 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_22_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_22_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U217/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1045 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_21_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_21_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U218/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1044 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_20_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_20_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U219/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1043 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_19_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_19_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U220/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1042 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_18_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_18_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U221/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1041 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_17_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_17_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U222/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1040 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_16_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_16_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U223/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1039 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_15_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_15_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U224/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1038 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_14_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_14_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U225/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1037 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_13_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_13_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U226/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1036 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_12_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_12_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U227/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1035 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_11_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_11_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U228/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1034 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_10_/D (DFQD1)                         0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_10_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U229/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1033 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_9_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_9_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U230/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1032 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_8_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_8_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U231/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1031 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_7_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_7_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U232/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1030 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_6_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_6_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U233/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1029 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_5_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_5_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U234/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1028 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_4_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_4_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U235/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1027 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_3_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_3_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U236/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1026 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_2_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_2_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U237/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1025 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_1_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_1_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[12] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[12] (in)                                                    0.012     0.002      0.202 f
  inst[12] (net)                                6        0.005               0.000      0.202 f
  qmem_instance/A[0] (sram_w16_sram_bit64_1)                                 0.000      0.202 f
  qmem_instance/A[0] (net)                               0.005               0.000      0.202 f
  qmem_instance/U25/ZN (INVD1)                                     0.022     0.016      0.218 r
  qmem_instance/n8 (net)                        2        0.003               0.000      0.218 r
  qmem_instance/U14/ZN (CKND2D2)                                   0.029     0.025      0.243 f
  qmem_instance/n23 (net)                       4        0.008               0.000      0.243 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.167      0.410 r
  qmem_instance/n508 (net)                     65        0.052               0.000      0.410 r
  qmem_instance/U53/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n14 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U52/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n15 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U238/Z (OA22D0)                                    0.035     0.076      0.977 r
  qmem_instance/n1024 (net)                     1        0.001               0.000      0.977 r
  qmem_instance/memory14_reg_0_/D (DFQD1)                          0.035     0.000      0.977 r
  data arrival time                                                                     0.977

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_0_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product7_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_60_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_60_/Q (DFQD1)    0.021    0.083    0.083 f
  mac_array_instance/genblk1_2__mac_col_inst/q_out[60] (net)     5    0.004    0.000    0.083 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[60] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.083 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[60] (net)    0.004    0.000    0.083 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U64/ZN (XNR2D0)    0.103    0.106    0.188 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n881 (net)    11    0.009    0.000    0.188 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U393/ZN (CKND2D1)    0.062    0.053    0.241 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n884 (net)     9    0.007    0.000    0.241 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U397/ZN (OAI22D0)    0.093    0.056    0.298 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n835 (net)     1    0.002    0.000    0.298 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U994/S (HA1D0)    0.024    0.067    0.365 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n167 (net)     1    0.001    0.000    0.365 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U123/S (FA1D0)    0.031    0.067    0.432 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n343 (net)     1    0.002    0.000    0.432 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U624/CO (FA1D1)    0.018    0.084    0.516 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n830 (net)     1    0.001    0.000    0.516 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U980/CO (FA1D0)    0.031    0.058    0.574 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n274 (net)     1    0.002    0.000    0.574 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.044    0.618 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n284 (net)     1    0.002    0.000    0.618 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U584/CO (FA1D1)    0.018    0.038    0.656 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n885 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1027/CO (FA1D0)    0.031    0.058    0.714 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n314 (net)     1    0.002    0.000    0.714 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U614/CO (FA1D1)    0.022    0.044    0.758 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n315 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U615/CO (FA1D1)    0.022    0.042    0.799 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n417 (net)     1    0.002    0.000    0.799 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U20/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n851 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1005/CO (FA1D1)    0.022    0.042    0.882 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n854 (net)     1    0.002    0.000    0.882 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1006/CO (FA1D1)    0.017    0.037    0.919 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n857 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1007/ZN (INVD0)    0.019    0.016    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N130 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product7_reg_15_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product7_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/Q (EDFQD1)    0.019    0.084    0.084 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1[0] (net)     1    0.003    0.000    0.084 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1097/CO (HA1D0)    0.024    0.039    0.123 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n22 (net)     1    0.002    0.000    0.123 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U57/CO (FA1D1)    0.018    0.038    0.161 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n384 (net)     1    0.001    0.000    0.161 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U112/CO (FA1D0)    0.031    0.058    0.219 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n392 (net)     1    0.002    0.000    0.219 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U54/CO (FA1D1)    0.022    0.044    0.263 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n398 (net)     1    0.002    0.000    0.263 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U53/CO (FA1D1)    0.022    0.042    0.304 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n401 (net)     1    0.002    0.000    0.304 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U50/CO (FA1D1)    0.022    0.042    0.346 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n393 (net)     1    0.002    0.000    0.346 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U48/CO (FA1D1)    0.022    0.042    0.387 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n396 (net)     1    0.002    0.000    0.387 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U47/CO (FA1D1)    0.022    0.042    0.429 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n399 (net)     1    0.002    0.000    0.429 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.022    0.042    0.470 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n391 (net)     1    0.002    0.000    0.470 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.022    0.042    0.512 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n382 (net)     1    0.002    0.000    0.512 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U41/CO (FA1D1)    0.022    0.042    0.553 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n29 (net)     1    0.002    0.000    0.553 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.022    0.042    0.595 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n381 (net)     1    0.002    0.000    0.595 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U30/CO (FA1D1)    0.022    0.042    0.636 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n390 (net)     1    0.002    0.000    0.636 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.022    0.042    0.678 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n30 (net)     1    0.002    0.000    0.678 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U21/CO (FA1D1)    0.022    0.042    0.719 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n383 (net)     1    0.002    0.000    0.719 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U19/CO (FA1D1)    0.023    0.042    0.761 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n23 (net)     2    0.002    0.000    0.761 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U11/Z (AO22D0)    0.034    0.060    0.822 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1 (net)     2    0.003    0.000    0.822 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U132/ZN (IOA21D1)    0.020    0.017    0.838 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n27 (net)     1    0.001    0.000    0.838 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U15/ZN (CKND2D1)    0.023    0.020    0.858 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n960 (net)     2    0.002    0.000    0.858 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U12/ZN (IOA21D0)    0.023    0.017    0.875 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n964 (net)     1    0.001    0.000    0.875 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1139/ZN (CKND2D0)    0.030    0.025    0.899 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n966 (net)     1    0.002    0.000    0.899 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1141/Z (XOR2D0)    0.022    0.047    0.946 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.946 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (EDFQD1)    0.022    0.000    0.946 r
  data arrival time                                                                     0.946

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.946
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/Q (EDFQD1)    0.016    0.082    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1[1] (net)     2    0.002    0.000    0.082 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1185/ZN (CKND2D1)    0.022    0.018    0.100 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1073 (net)     2    0.002    0.000    0.100 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1186/ZN (INVD0)    0.014    0.014    0.114 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.114 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1187/ZN (AOI21D1)    0.049    0.038    0.153 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1072 (net)     2    0.002    0.000    0.153 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U214/ZN (OAI21D0)    0.048    0.038    0.191 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1067 (net)     2    0.003    0.000    0.191 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1193/ZN (AOI21D1)    0.053    0.039    0.230 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1063 (net)     2    0.003    0.000    0.230 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1195/ZN (OAI21D1)    0.034    0.028    0.258 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1058 (net)     2    0.003    0.000    0.258 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1199/ZN (AOI21D1)    0.053    0.035    0.293 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1054 (net)     2    0.003    0.000    0.293 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1202/ZN (OAI21D1)    0.034    0.028    0.321 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1049 (net)     2    0.003    0.000    0.321 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1206/ZN (AOI21D1)    0.053    0.035    0.356 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1045 (net)     2    0.003    0.000    0.356 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1209/ZN (OAI21D1)    0.034    0.028    0.384 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1040 (net)     2    0.003    0.000    0.384 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1213/Z (AO21D1)    0.016    0.037    0.422 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.422 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1214/CO (FA1D0)    0.025    0.051    0.472 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1215/CO (FA1D0)    0.025    0.053    0.525 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.525 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1216/CO (FA1D0)    0.025    0.053    0.578 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1025 (net)     1    0.001    0.000    0.578 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1219/CO (FA1D0)    0.025    0.053    0.631 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1026 (net)     1    0.001    0.000    0.631 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1220/CO (FA1D0)    0.035    0.063    0.694 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1036 (net)     2    0.003    0.000    0.694 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1223/Z (AO21D1)    0.016    0.038    0.731 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.731 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1228/CO (FA1D0)    0.025    0.051    0.782 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.782 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1227/CO (FA1D0)    0.025    0.053    0.835 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.835 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1226/CO (FA1D0)    0.028    0.057    0.891 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.002    0.000    0.891 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1225/Z (CKXOR2D1)    0.019    0.044    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_49_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_49_/Q (DFQD1)    0.025    0.086    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/q_out[49] (net)     5    0.005    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[49] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[49] (net)    0.005    0.000    0.086 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U268/Z (CKBD1)    0.062    0.055    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n842 (net)     9    0.013    0.000    0.141 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U269/ZN (CKND2D0)    0.110    0.075    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n848 (net)     9    0.007    0.000    0.216 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U300/ZN (OAI22D0)    0.047    0.041    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n818 (net)     1    0.001    0.000    0.257 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U989/CO (FA1D0)    0.033    0.112    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n436 (net)     2    0.003    0.000    0.369 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U305/ZN (OAI21D0)    0.040    0.025    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n106 (net)     1    0.001    0.000    0.394 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U307/ZN (CKND2D0)    0.027    0.025    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n819 (net)     1    0.001    0.000    0.418 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U990/CO (FA1D0)    0.025    0.053    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n807 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U973/CO (FA1D0)    0.031    0.060    0.531 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n135 (net)     1    0.002    0.000    0.531 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U66/CO (FA1D1)    0.022    0.044    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n330 (net)     1    0.002    0.000    0.575 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U60/CO (FA1D1)    0.023    0.042    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n348 (net)     2    0.002    0.000    0.617 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U146/ZN (IOA21D0)    0.023    0.017    0.634 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n352 (net)     1    0.001    0.000    0.634 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U47/ZN (CKND2D0)    0.024    0.021    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n863 (net)     1    0.001    0.000    0.656 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1019/CO (FA1D0)    0.031    0.059    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n389 (net)     1    0.002    0.000    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.022    0.044    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n410 (net)     1    0.002    0.000    0.759 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U31/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n416 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U28/CO (FA1D1)    0.022    0.042    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n829 (net)     1    0.002    0.000    0.842 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U21/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n832 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U20/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N113 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_27_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_27_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/q_out[27] (net)     5    0.006    0.000    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[27] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[27] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U449/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n654 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U450/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n191 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U111/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n688 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U464/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n204 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U465/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n651 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U846/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n360 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U68/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n295 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U589/CO (FA1D1)    0.018    0.038    0.521 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n638 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U829/CO (FA1D0)    0.025    0.051    0.572 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n255 (net)     1    0.001    0.000    0.572 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U168/CO (FA1D0)    0.031    0.060    0.632 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n265 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U560/CO (FA1D1)    0.022    0.044    0.675 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n693 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U57/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n283 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U583/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n284 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U584/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n372 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n659 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U855/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n662 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U856/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N65 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_51_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_51_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/q_out[51] (net)     5    0.006    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[51] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[51] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U364/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n790 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U365/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n143 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U77/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n824 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U378/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n156 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U379/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n787 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U949/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n390 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n338 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U623/CO (FA1D1)    0.018    0.038    0.521 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n774 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U932/CO (FA1D0)    0.025    0.051    0.572 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n263 (net)     1    0.001    0.000    0.572 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U133/CO (FA1D0)    0.031    0.060    0.632 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n273 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U566/CO (FA1D1)    0.022    0.044    0.675 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n829 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n311 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U612/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n312 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U613/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n414 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U19/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n795 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U958/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n798 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U959/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N113 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_3__mac_col_inst/query_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_3__mac_col_inst/query_q_reg_19_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_3__mac_col_inst/query_q_reg_19_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/q_out[19] (net)     5    0.006    0.000    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/a[19] (mac_8in_bw8_bw_psum20_pr8_4)    0.000    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/a[19] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U214/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n561 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U215/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n64 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U59/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n595 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U229/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n77 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U230/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n558 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U759/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n373 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n339 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U629/CO (FA1D1)    0.018    0.038    0.521 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n545 (net)     1    0.001    0.000    0.521 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U742/CO (FA1D0)    0.025    0.051    0.572 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n232 (net)     1    0.001    0.000    0.572 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U125/CO (FA1D0)    0.031    0.060    0.632 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n242 (net)     1    0.002    0.000    0.632 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U506/CO (FA1D1)    0.022    0.044    0.675 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n600 (net)     1    0.002    0.000    0.675 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.022    0.042    0.717 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n312 (net)     1    0.002    0.000    0.717 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U613/CO (FA1D1)    0.022    0.042    0.758 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n313 (net)     1    0.002    0.000    0.758 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U614/CO (FA1D1)    0.022    0.042    0.800 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n397 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U21/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n566 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U768/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/n569 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/U769/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/N49 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_3_/Q (DFQD1)    0.039    0.078    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/q_out[3] (net)     5    0.006    0.000     0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[3] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[3] (net)    0.006    0.000    0.078 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U437/Z (BUFFD2)    0.055    0.051    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n454 (net)    11    0.018    0.000    0.129 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U438/Z (XOR2D0)    0.035    0.062    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n189 (net)     1    0.002    0.000    0.190 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U74/ZN (CKND2D2)    0.035    0.026    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n488 (net)     9    0.007    0.000    0.216 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U452/ZN (OAI22D0)    0.117    0.064    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n202 (net)     1    0.003    0.000    0.280 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U453/S (HA1D0)    0.023    0.054    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n451 (net)     1    0.001    0.000    0.335 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U662/CO (FA1D0)    0.031    0.105    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n372 (net)     1    0.002    0.000    0.439 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U48/CO (FA1D1)    0.022    0.044    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n320 (net)     1    0.002    0.000    0.483 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U617/CO (FA1D1)    0.022    0.042    0.524 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n438 (net)     1    0.002    0.000    0.524 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.022    0.042    0.566 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n285 (net)     1    0.002    0.000    0.566 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U585/CO (FA1D1)    0.022    0.042    0.607 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n295 (net)     1    0.002    0.000    0.607 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U602/CO (FA1D1)    0.018    0.038    0.645 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n493 (net)     1    0.001    0.000    0.645 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U693/CO (FA1D0)    0.025    0.051    0.697 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n317 (net)     1    0.001    0.000    0.697 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U132/CO (FA1D0)    0.031    0.060    0.756 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n318 (net)     1    0.002    0.000    0.756 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U616/CO (FA1D1)    0.022    0.044    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n396 (net)     1    0.002    0.000    0.800 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U26/CO (FA1D1)    0.022    0.042    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n459 (net)     1    0.002    0.000    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U671/CO (FA1D1)    0.022    0.042    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n462 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U672/S (FA1D1)    0.019    0.052    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N17 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_14_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/Q (EDFQD1)    0.019    0.084    0.084 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3[0] (net)     1    0.003    0.000    0.084 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1103/CO (HA1D0)    0.017    0.034    0.118 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n17 (net)     1    0.001    0.000    0.118 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U124/CO (FA1D0)    0.031    0.058    0.175 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n370 (net)     1    0.002    0.000    0.175 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U55/CO (FA1D1)    0.022    0.044    0.219 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n415 (net)     1    0.002    0.000    0.219 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U53/CO (FA1D1)    0.022    0.042    0.261 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n423 (net)     1    0.002    0.000    0.261 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U51/CO (FA1D1)    0.022    0.042    0.302 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n427 (net)     1    0.002    0.000    0.302 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U50/CO (FA1D1)    0.022    0.042    0.344 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n417 (net)     1    0.002    0.000    0.344 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.022    0.042    0.385 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n421 (net)     1    0.002    0.000    0.385 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.022    0.042    0.427 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n425 (net)     1    0.002    0.000    0.427 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U42/CO (FA1D1)    0.022    0.042    0.468 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n410 (net)     1    0.002    0.000    0.468 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.024    0.043    0.511 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n34 (net)     2    0.003    0.000    0.511 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U37/ZN (IOA21D1)    0.021    0.015    0.526 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n21 (net)     1    0.001    0.000    0.526 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U35/ZN (ND2D1)    0.022    0.020    0.546 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n419 (net)     1    0.002    0.000    0.546 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U26/CO (FA1D1)    0.023    0.042    0.588 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n360 (net)     2    0.002    0.000    0.588 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U147/ZN (INVD0)    0.021    0.019    0.607 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n23 (net)     1    0.001    0.000    0.607 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U149/ZN (MOAI22D1)    0.023    0.016    0.623 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n957 (net)     1    0.001    0.000    0.623 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1105/CO (FA1D0)    0.031    0.059    0.682 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n37 (net)     1    0.002    0.000    0.682 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U16/CO (FA1D1)    0.018    0.040    0.722 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n367 (net)     1    0.001    0.000    0.722 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U125/CO (FA1D0)    0.031    0.058    0.780 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n412 (net)     1    0.002    0.000    0.780 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U14/CO (FA1D1)    0.024    0.045    0.826 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n30 (net)     2    0.003    0.000    0.826 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U150/ZN (IOA21D1)    0.021    0.015    0.841 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n27 (net)     1    0.001    0.000    0.841 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U11/ZN (ND2D1)    0.026    0.022    0.862 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n366 (net)     2    0.003    0.000    0.862 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U10/ZN (AOI22D1)    0.047    0.032    0.895 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n28 (net)     1    0.002    0.000    0.895 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U152/Z (XOR2D0)    0.022    0.051    0.946 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N238 (net)     1    0.001    0.000    0.946 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/D (EDFQD1)    0.022    0.000    0.946 r
  data arrival time                                                                     0.946

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.052      0.948
  data required time                                                                    0.948
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.948
  data arrival time                                                                    -0.946
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_21_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_21_/Q (DFQD1)    0.132    0.127    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[21] (net)    15    0.022    0.000    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[21] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[21] (net)    0.022    0.000    0.127 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U60/ZN (XNR2D1)    0.059    0.097    0.225 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n622 (net)    11    0.009    0.000    0.225 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U69/ZN (CKND2D0)    0.093    0.068    0.293 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n624 (net)     9    0.007    0.000    0.293 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U832/ZN (OAI22D0)    0.090    0.062    0.355 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_3_n61 (net)     1    0.002    0.000    0.355 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_3_U26/S (CMPE42D1)    0.025    0.196    0.551 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/mult_x_3_n38 (net)     1    0.002    0.000    0.551 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U463/CO (FA1D1)    0.022    0.079    0.631 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n220 (net)     1    0.002    0.000    0.631 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U464/CO (FA1D1)    0.022    0.042    0.672 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n633 (net)     1    0.002    0.000    0.672 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.024    0.043    0.716 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n125 (net)     2    0.003    0.000    0.716 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U329/ZN (AOI22D1)    0.061    0.040    0.755 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n319 (net)     2    0.003    0.000    0.755 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U611/ZN (OAI22D1)    0.033    0.032    0.787 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n416 (net)     1    0.002    0.000    0.787 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U15/CO (FA1D1)    0.022    0.044    0.831 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n599 (net)     1    0.002    0.000    0.831 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U829/CO (FA1D1)    0.018    0.038    0.869 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n602 (net)     1    0.001    0.000    0.869 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U128/CO (FA1D0)    0.022    0.048    0.917 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n605 (net)     1    0.001    0.000    0.917 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U830/ZN (INVD0)    0.019    0.017    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N50 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_15_/D (DFKCNQD1)    0.019    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


1
