[1] 4K SAMPLES. 2012. Puppies Bath in 4K. https://goo.gl/sbq8AD. (2012). Accessed:
2017-03-15.
[2] 4K SAMPLES. 2015. Honey Bees 96fps In 4K (ULTRA HD). https://goo.gl/u0pTz9.
(2015). Accessed: 2017-03-15.
[3] 4K SAMPLES. 2017. 4K Gaming Montage. https://goo.gl/qJExOF. (2017). Accessed: 2017-03-15.
[4] Susanne Albers and Antonios Antoniadis. 2014. Race to Idle: New Algorithms
for Speed Scaling with a Sleep State. ACM Trans. Algorithms (2014), 9:1–9:31.
[5] AMD. 2016. RADEON: Dissecting the Polaris Architecture. AMD Whitepaper
(2016).
[6] Pablo Ameigeiras, Juan J. Ramos-Munoz, Jorge Navarro-Ortiz, and J.M. LopezSoler. 2012. Analysis and modelling of YouTube traffic. Transactions on Emerging
Telecommunications Technologies (2012).
[7] Antonios Antoniadis, Chien-Chung Huang, and Sebastian Ott. 2015. A Fully
Polynomial-time Approximation Scheme for Speed Scaling with Sleep State. In
Proceedings of the Twenty-sixth Annual ACM-SIAM Symposium on Discrete Algorithms (SODA). 1102–1113.
[8] ARM. 2016. ARM Frame Buffer Compression. https://goo.gl/ETnZTF. (2016).
[9] ARM. 2016. Transaction Elimination. https://goo.gl/91cDSG. (2016).
[10] ARM. 2017.
big LITTLE Technology.
https://www.arm.com/products/
processors/technologies/biglittleprocessing.php. (2017).
[11] ARM. 2017. NEON. https://www.arm.com/products/processors/technologies/
neon.php. (2017).
[12] Arnaldo Azevedo and Ben Juurlink. 2009. An Efficient Software Cache for H.264
Motion Compensation. In Proceedings of the 11th International Conference on
System-on-chip (SOC). 147–150.
[13] Peter Bailis, Vijay Janapa Reddi, Sanjay Gandhi, David Brooks, and Margo
Seltzer. 2011. Dimetrodon: Processor-level Preventive Thermal Management via Idle Cycle Injection. In Proceedings of the 48th Design Automation Conference
(DAC). 89–94.
[14] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali
Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh
Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D.
Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit.
News (2011), 1–7.
[15] James H Burrows. 1995. Secure Hash Standard. Technical Report. DTIC Document.
[16] Aaron Carroll and Gernot Heiser. 2010. An Analysis of Power Consumption in
a Smartphone. In Proceedings of the 2010 USENIX Conference on USENIX Annual
Technical Conference.
[17] Tung-Chien Chen, Yu-Wen Huang, and Liang-Gee Chen. 2004. Analysis and
Design of Macroblock Pipelining for H.264/AVC VLSI Architecture. In Proceedings of 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat.
No.04CH37512). II–273–6 Vol.2.
[18] X. Chen, Peilin Liu, Jiayi Zhu, Dajiang Zhou, and S. Goto. 2009. Block-pipelining
Cache for Motion Compensation in High Definition H.264/AVC Video Decoder.
In Proceedings of 2009 IEEE International Symposium on Circuits and Systems (ISCAS). 1069–1072.
[19] Nachiappan Chidambaram Nachiappan, Praveen Yedlapalli, Niranjan
Soundararajan, Mahmut Taylan Kandemir, Anand Sivasubramaniam, and
Chita R. Das. 2014. GemDroid: A Framework to Evaluate Mobile Platforms.
In Proceedings of the 2014 ACM International Conference on Measurement and
Modeling of Computer Systems (SIGMETRICS). 355–366.
[20] Christopher Nolan. 2014. Interstellar Movie - Official Trailer. https://goo.gl/
I4bpGF. (2014). Accessed: 2017-03-15.
[21] Tzu-Der Chuang, Lo-Mei Chang, Tsai-Wei Chiu, Yi-Hau Chen, and L. G. Chen.
2009. Bandwidth-efficient Cache-based Motion Compensation Architecture
with DRAM-friendly Data Access Control. In Proceedings of 2009 IEEE International Conference on Acoustics, Speech and Signal Processing (CASSP). 2009–2012.
[22] CISCO. 2017.
Cisco Visual Networking Index: Global Mobile Data Traffic Forecast Update, 2016 - 2021 White Paper.
"http://www.cisco.com/c/en/us/solutions/collateral/service-provider/visualnetworking-index-vni/mobile-white-paper-c11-520862.html". (2017).
[23] L. Codrescu, W. Anderson, S. Venkumanhanti, M. Zeng, E. Plondke, C. Koob, A.
Ingle, C. Tabony, and R. Maule. 2014. Hexagon DSP: An Architecture Optimized
for Mobile Multimedia and Communications. IEEE Micro (2014), 34–43.
[24] Anup Das, Geoff V. Merrett, and Bashir M. Al-Hashimi. 2016. The Slowdown or
Race-to-idle Question: Workload-aware Energy Optimization of SMT Multicore
Platforms Under Process Variation. In Proceedings of 2016 Design, Automation
Test in Europe Conference Exhibition (DATE). 535–538.
[25] David Fincher. 2014. Gone Girl Official 2 (2014) Ben Affleck, Rosamund Pike HD.
https://goo.gl/EBHqmQ. (2014). Accessed: 2017-03-15.
[26] K.C. Dyke. 2013. Method for Reducing Framebuffer Memory Accesses. (2013).
http://www.google.tl/patents/US8358314 US Patent 8,358,314.
[27] FFmpeg. 2016. A Complete, Cross-platform Solution to Record, Convert and
Stream Audio and Video. "https://ffmpeg.org/". (2016).
[28] Nadeem Firasta, Mark Buxton, Paula Jinbo, Kaveh Nasri, and Shihjong Kuo. 2008.
Intel AVX: New frontiers in performance improvements and energy efficiency.
Intel white paper (2008).
[29] Google. 2016. BoardConfig.mk. https://android.googlesource.com/device/
google/marlin/+/android-7.1.1_r6/marlin/BoardConfig.mk. (2016).
[30] Google. 2016. FramebufferSurface.cpp. https://android.googlesource.com/
platform/frameworks/native/+/android-7.1.1_r28/services/surfaceflinger/
DisplayHardware/FramebufferSurface.cpp. (2016).
[31] Google. 2016. SurfaceFlinger and Hardware Composer. https://source.android.
com/devices/graphics/arch-sf-hwc.html. (2016).
[32] Google. 2017. Android Gralloc Framebuffer. "https://goo.gl/TMuNFU". (2017).
[33] Google. 2017. YouTube for Press. "https://www.youtube.com/yt/about/press/".
(2017).
[34] MyungJoo Ham, Inki Dae, and Chanwoo Choi. 2015. LPD: Low Power Display
Mechanism for Mobile and Wearable Devices. In Proceedings of the 2015 USENIX
Conference on Usenix Annual Technical Conference. 587–598.
[35] Kyungtae Han, Zhen Fang, Paul Diefenbaugh, Richard Forand, Ravi R. Iyer, and
Donald Newell. 2009. Using Checksum to Reduce Power Consumption of Display Systems for Low-motion Content. In Proceedings of the 2009 IEEE International Conference on Computer Design (ICCD). 47–53.
[36] Kyungtae Han, Alexander W. Min, Nithyananda S. Jeganathan, and Paul S.
Diefenbaugh. 2013. A Hybrid Display Frame Buffer Architecture for Energy Efficient Display Subsystems. In Proceedings of the 2013 International Symposium
on Low Power Electronics and Design (ISLPED).
[37] P.F. Holland, H.G.R. Thirunageswaram, and J.J. Irwin. 2016. Display Pipe Line
Buffer Sharing. (2016). https://www.google.com/patents/US20160086298 US
Patent App. 14/493,755.
[38] C. T. Huang, M. Tikekar, C. Juvekar, V. Sze, and A. Chandrakasan. 2013. A
249Mpixel/s HEVC Video-decoder Chip for Quad Full HD Applications. In 2013
IEEE International Solid-State Circuits Conference Digest of Technical Papers. 162–
163.
[39] Aamer Jaleel. 2010.
Memory Characterization of Workloads Using Instrumentation-driven Simulation.
Web Copy:
http://www.jaleels.org/ajaleel/workload (2010).
[40] Min Kyu Jeong, Mattan Erez, Chander Sudanthi, and Nigel Paver. 2012. A QoSaware Memory Controller for Dynamically Balancing GPU and CPU Bandwidth
Use in an MPSoC. In Proceedings of the 49th Annual Design Automation Conference (DAC). 850–855.
[41] G. Jin, J. S. Jung, and H. J. Lee. 2007. An Efficient Pipelined Architecture for
H.264/AVC Intra Frame Processing. In Proceedings of 2007 IEEE International
Symposium on Circuits and Systems. 1605–1608.
[42] Adwait Jog, Onur Kayiran, Tuba Kesten, Ashutosh Pattnaik, Evgeny Bolotin, Nilardish Chatterjee, Steve Keckler, Mahmut T. Kandemir, and Chita R. Das. 2015.
Anatomy of GPU Memory System for Multi-Application Execution. In Proceedings of the 2015 International Symposium on Memory Systems (MEMSYS). 223–
234.
[43] C. C. Ju, T. M. Liu, K. B. Lee, Y. C. Chang, H. L. Chou, C. M. Wang, T. H. Wu,
H. M. Lin, Y. H. Huang, C. Y. Cheng, T. A. Lin, C. C. Chen, Y. K. Lin, M. H. Chiu,
W. C. Li, S. J. Wang, Y. C. Lai, P. Chao, C. D. Chien, M. J. Hu, P. H. Wang, Y. C.
Huang, S. H. Chuang, L. F. Chen, H. Y. Lin, M. L. Wu, and C. H. Chen. 2016. A 0.5
nJ/Pixel 4 K H.265/HEVC Codec LSI for Multi-Format Smartphone Applications.
IEEE Journal of Solid-State Circuits (2016).
[44] U. J. Kapasi, W. J. Dally, S. Rixner, J. D. Owens, and B. Khailany. 2002. The Imagine
Stream Processor. In Proceedings of the 2002 IEEE International Conference on
Computer Design: VLSI in Computers and Processors (ICCD’02). 282–.
[45] Onur Kayiran, Adwait Jog, Ashutosh Pattnaik, Rachata Ausavarungnirun, Xulong Tang, Mahmut T. Kandemir, Gabriel H. Loh, Onur Mutlu, and Chita R. Das.
2016. uC-States: Fine-grained GPU Datapath Power Management. In Proceedings of 2016 International Conference on Parallel Architecture and Compilation
Techniques (PACT). 17–30.
[46] J. H. Kim, G. H. Hyun, and H. J. Lee. 2007. Cache Organizations for H.264/AVC
Motion Compensation. In Proceedings of 13th IEEE International Conference on
Embedded and Real-Time Computing Systems and Applications (RTCSA 2007).
534–541.
[47] Marios Kleanthous and Yiannakis Sazeides. 2011. CATCH: A Mechanism for
Dynamically Detecting Cache-content-duplication in Instruction Caches. ACM
Trans. Archit. Code Optim. (2011).
[48] Jagadish B. Kotra, Narges Shahidi, Zeshan A. Chishti, and Mahmut T. Kandemir.
2017. Hardware-Software Co-design to Mitigate DRAM Refresh Overheads: A
Case for Refresh-Aware Process Scheduling. In Proceedings of the Twenty-Second
International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS). 723–736.
[49] Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff
Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin:
Building Customized Program Analysis Tools with Dynamic Instrumentation.
In Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language
Design and Implementation (PLDI). 190–200.
[50] Paul McKenney. 2012. A big.LITTLE scheduler update. https://lwn.net/Articles/
501501/. (2012).
[51] Hongyu Miao and Felix Xiaozhu Lin. 2016. Tell Your Graphics Stack That the
Display Is Circular. In Proceedings of the 17th International Workshop on Mobile
Computing Systems and Applications.
[52] MICRON. 2014. Production Data Sheet: 8Gb, 16Gb: 253-Ball, Dual-Channel
2C0F Mobile LPDDR3 SDRAM (pdf).
"https://www.micron.com/resourcedetails/75340edb-6b8e-4c43-968a-2323d5127aa6". (2014).
[53] Joshua San Miguel, Jorge Albericio, Andreas Moshovos, and Natalie Enright Jerger. 2015. DoppelgÄNger: A Cache for Approximate Computing. In Proceedings
of the 48th International Symposium on Microarchitecture (MICRO). 50–61.
[54] Thomas Moscibroda and Onur Mutlu. 2007. Memory Performance Attacks: Denial of Memory Service in Multi-core Systems. In Proceedings of 16th USENIX
Security Symposium on USENIX Security Symposium.
[55] D. Mukherjee, J. Bankoski, A. Grange, J. Han, J. Koleszar, P. Wilkins, Y. Xu, and
R. Bultje. 2013. The Latest Open-source Video Codec VP9 - An Overview and
Preliminary Results. In 2013 Picture Coding Symposium (PCS).
[56] Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P Jouppi. 2009.
CACTI 6.0: A Tool to Model Large Caches. HP Laboratories (2009).
[57] N. C. Nachiappan, P. Yedlapalli, N. Soundararajan, A. Sivasubramaniam, M. T.
Kandemir, R. Iyer, and C. R. Das. 2015. Domain Knowledge Based Energy Management in Handhelds. In Proceedings of 2015 IEEE 21st International Symposium
on High Performance Computer Architecture (HPCA). 150–160.
[58] Nachiappan Chidambaram Nachiappan, Haibo Zhang, Jihyun Ryoo, Niranjan
Soundararajan, Anand Sivasubramaniam, Mahmut T. Kandemir, Ravi Iyer, and
Chita R. Das. 2015. VIP: Virtualizing IP Chains on Handheld Platforms. In Proceedings of the 42nd Annual International Symposium on Computer Architecture
(ISCA). 655–667.
[59] NASA. 2015. Ultra High Definition Video from the International Space Station. https://archive.org/details/NASA-Ultra-High-Definition. (2015). Accessed:
2017-03-15.
[60] Neill Blomkamp. 2013. Elysium 2013 2160p 1 Minute Sample Footage. https:
//goo.gl/E6QJ0V. (2013). Accessed: 2017-03-15.
[61] Nvidia. 2016. NVIDIA GeDorce GTX 1080. Nvidia Whitepaper (2016).
[62] Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K. Mishra,
Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das. 2016. Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities. In Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (PACT). 31–44.
[63] Indrani Paul, Srilatha Manne, Manish Arora, W. Lloyd Bircher, and Sudhakar
Yalamanchili. 2013. Cooperative Boosting: Needy Versus Greedy Power Management. In Proceedings of the 40th Annual International Symposium on Computer
Architecture (ISCA). 285–296.
[64] Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, Phillip B. Gibbons,
Michael A. Kozuch, and Todd C. Mowry. 2012. Base-delta-immediate Compression: Practical Data Compression for On-chip Caches. In Proceedings of the 21st
International Conference on Parallel Architectures and Compilation Techniques
(PACT). 377–388.
[65] W. W. Peterson and D. T. Brown. 1961. Cyclic Codes for Error Detection. Proceedings of the IRE (1961).
[66] Erwan Raffin, Erwan Nogues, Wassim Hamidouche, Seppo Tomperi, Maxime
Pelcat, and Daniel Menard. 2016. Low Power HEVC Software Decoder for Mobile
Devices. Journal of Real-Time Image Processing (2016).
[67] Arun Raghavan, Laurel Emurian, Lei Shao, Marios Papaefthymiou, Kevin P. Pipe,
Thomas F. Wenisch, and Milo M.K. Martin. 2013. Computational Sprinting on a
Hardware/Software Testbed. Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems
(ASPLOS) (2013), 155–166.
[68] Arun Raghavan, Yixin Luo, Anuj Chandawalla, Marios Papaefthymiou, Kevin P.
Pipe, Thomas F. Wenisch, and Milo M. K. Martin. 2012. Computational Sprinting. In Proceedings of the 2012 IEEE 18th International Symposium on HighPerformance Computer Architecture (HPCA). 1–12.
[69] J. Rasmusson, T. Akenine-Möller, J. Hasselgren, and J. Munkberg. 2011. Frame
Buffer Compression and Decompression Method for Graphics Rendering. (2011).
https://www.google.com/patents/US8031937 US Patent 8,031,937.
[70] Prasanna Venkatesh Rengasamy and Madhu Mutyam. 2014. Using Packet Information for Efficient Communication in NoCs. In Networks-on-Chip (NoCS), 2014
Eighth IEEE/ACM International Symposium on. 143–150.
[71] Prasanna Venkatesh Rengasamy, Anand Sivasubramaniam, Mahmut T. Kandemir, and Chita R. Das. 2015. Exploiting Staleness for Approximating Loads
on CMPs. In Proceedings of the 2015 International Conference on Parallel Architecture and Compilation (PACT). 343–354.
[72] Prasanna Venkatesh Rengasamy, Haibo Zhang, Nachiappan Chidhambaram
Nachiappan, Shulin Zhao, Anand Sivasubramaniam, Mahmut Kandemir, and
Chita R. Das. 2017. Characterizing Diverse Handheld apps for Customized Hardware Acceleration. In Proceedings of 2017 IEEE International Symposium on Workload Characterization (IISWC).

[73] R. Rivest. 1992.
The MD5 Message-Digest Algorithm.
https://tools.ietf.org/html/rfc1321. (1992).
[74] Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter Mattson, and John D. Owens.
2000. Memory Access Scheduling. SIGARCH Comput. Archit. News (2000), 128–
138.
[75] Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A Cycle
Accurate Memory System Simulator. IEEE Computer Architecture Letters (2011),
16–19.
[76] Sam Mendes. 2012. Skyfall 4K (UHD) . https://goo.gl/LgnZ15. (2012). Accessed:
2017-03-15.
[77] SES Astra. 2016. SES Astra UHD Test 2160p UHDTV Free 4K Sample Footage.
https://goo.gl/S7i4nN. (2016). Accessed: 2017-03-15.
[78] Hojun Shim, Naehyuck Chang, and Massoud Pedram. 2004. A Compressed
Frame Buffer to Reduce Display Power Consumption in Mobile Systems. In Proceedings of the 2004 Asia and South Pacific Design Automation Conference (ASPDAC). 818–823.
[79] Akbar Shrifi, Wei Ding, Diana Guttman, Hui Zhao, Xulong Tang, Mahmut Kandemir, and Chita Das. 2017. DEMM: A Dynamic Energy-saving Mechanism for
Multicore Memories. In Proceedings of 2017 IEEE 25th International Symposium
on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS).
[80] G. J. Sullivan, J. R. Ohm, W. J. Han, and T. Wiegand. 2012. Overview of the High
Efficiency Video Coding (HEVC) Standard. IEEE Transactions on Circuits and
Systems for Video Technology (2012).
[81] K. Swaminathan, J. Kotra, H. Liu, J. Sampson, M. Kandemir, and V. Narayanan.
2015. Thermal-Aware Application Scheduling on Device-Heterogeneous Embedded Architectures. In 2015 28th International Conference on VLSI Design. 221–226.
[82] Xulong Tang, Hong An, Gongjin Sun, and Dongrui Fan. 2013. A Video Coding
Benchmark Suite for Evaluation of Processor Capability. In Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD).
101–116.
[83] Xulong Tang, Orhan Kislal, Mahmut Kandemir, and Mustafa Karakoy. 2017. Data
Movement Aware Computation Partitioning. In Proceedings of 2017 50th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO).
[84] P. Thinakaran, J. R. Gunasekaran, B. Sharma, M. T. Kandemir, and C. R. Das. 2017.
Phoenix: A Constraint-Aware Scheduler for Heterogeneous Datacenters. In 2017
IEEE 37th International Conference on Distributed Computing Systems (ICDCS).
977–987.
[85] Andrea Tilli, Andrea Bartolini, Matteo Cacciari, and Luca Benini. 2012. Don’T
Burn Your Mobile!: Safe Computational Re-sprinting via Model Predictive Control. In Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis.
[86] Tang-Hsun Tu and Chih-Wen Hsueh. 2010. Batch-Pipelining for H.264 Decoding
on Multicore Systems. In Proceedings of the 2010 Data Compression Conference.
553–.
[87] Hiroyuki Usui, Lavanya Subramanian, Kevin Kai-Wei Chang, and Onur Mutlu.
2016. DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators. ACM Trans. Archit. Code Optim.
(2016).
[88] Geert Uytterhoeve. 2001. The Frame Buffer Device. https://www.kernel.org/
doc/Documentation/fb/framebuffer.txt. (2001).
[89] T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra. 2003. Overview of the
H.264/AVC Video Coding Standard. IEEE Transactions on Circuits and Systems
for Video Technology (2003).
[90] J. K. Wolf and D. Chun. 1994. The Single Burst Error Detection Performance of
Binary Cyclic Codes. IEEE Transactions on Communications (1994), 11–13.
[91] Jun Yang and Rajiv Gupta. 2002. Energy Efficient Frequent Value Data Cache
Design. In Proceedings of the 35th Annual ACM/IEEE International Symposium on
Microarchitecture (MICRO). 197–207.
[92] Praveen Yedlapalli, Nachiappan Chidambaram Nachiappan, Niranjan
Soundararajan, Anand Sivasubramaniam, Mahmut T. Kandemir, and Chita R. Das. 2014. Short-Circuiting Memory Traffic in Handheld Platforms.
In Proceedings of the 47th Annual IEEE/ACM International Symposium on
Microarchitecture (MICRO). 166–177.
[93] Seyed Majid Zahedi, Songchun Fan, Matthew Faw, Elijah Cole, and Benjamin C.
Lee. 2017. Computational Sprinting: Architecture, Dynamics, and Strategies.
ACM Trans. Comput. Syst. (2017).
[94] R. Zahir. 2012. Medfield smartphone SOC Intel Atom Z2460 processor. In 2012
IEEE Hot Chips 24 Symposium (HCS). 1–20.
[95] Rumi Zahir, Mark Ewert, and Hari Seshadri. 2013. The Medfield Smartphone:
Intel Architecture in a Handheld Form Factor. IEEE Micro (2013).
[96] J. Zhan, M. Poremba, Y. Xu, and Y. Xie. 2014. NoD: Leveraging delta compression
for end-to-end memory access in NoC based multicores. In Proceedings of 2014
19th Asia and South Pacific Design Automation Conference (ASP-DAC). 586–591.
[97] Haibo Zhang, Wenting Han, Feng Li, Songtao He, Yichao Cheng, Hong An, and
Zhitao Chen. 2014. A Criticality-Aware DVFS Runtime Utility for Optimizing
Power Efficiency of Multithreaded Applications. In Proceedings of the 2014 IEEE
International Parallel & Distributed Processing Symposium Workshops (IPDPSW).
841–848.
[98] Youtao Zhang, Jun Yang, and Rajiv Gupta. 2000. Frequent Value Locality and
Value-centric Data Cache Design. In SIGPLAN Not. 150–159.
[99] D. Zhou, S. Wang, H. Sun, J. Zhou, J. Zhu, Y. Zhao, J. Zhou, S. Zhang, S. Kimura, T. Yoshimura, and S. Goto. 2016. 14.7 A 4Gpixel/s 8/10b H.265/HEVC Video
Decoder Chip for 8K Ultra HD Applications. In Proceedings of 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[100] D. Zhou, J. Zhou, X. He, J. Zhu, J. Kong, P. Liu, and S. Goto. 2011. A 530 Mpixels/s
4096x2160 60fps H.264/AVC High Profile Video Decoder Chip. IEEE Journal of
Solid-State Circuits (2011), 777–788.
[101] Yuhao Zhu and Vijay Janapa Reddi. 2013. High-performance and Energyefficient Mobile Web Browsing on Big/little Systems. In Proceedings of the 2013
IEEE 19th International Symposium on High Performance Computer Architecture
(HPCA). 13–24.
[102] Yuhao Zhu and Vijay Janapa Reddi. 2017. Optimizing General-Purpose CPUs
for Energy-Efficient Mobile Web Computing. ACM Trans. Comput. Syst. (2017),
1:1–1:31.