{"sha": "49fe4867264fee03accf55f7dc711a9cf6926627", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDlmZTQ4NjcyNjRmZWUwM2FjY2Y1NWY3ZGM3MTFhOWNmNjkyNjYyNw==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2017-05-31T18:33:30Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2017-05-31T18:33:30Z"}, "message": "i386.md (*zero_extendsidi2): Enable alternative (?r, *Yj) also for 32bit target.\n\n\t* config/i386/i386.md (*zero_extendsidi2): Enable alternative (?r, *Yj)\n\talso for 32bit target.  Update insn attributes.\n\t(zero-extendsidi2 splitter): Allow all registers for operand 1.\n\nFrom-SVN: r248757", "tree": {"sha": "3010371faa368dc182aeb6680878b21b95a37278", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3010371faa368dc182aeb6680878b21b95a37278"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/49fe4867264fee03accf55f7dc711a9cf6926627", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/49fe4867264fee03accf55f7dc711a9cf6926627", "html_url": "https://github.com/Rust-GCC/gccrs/commit/49fe4867264fee03accf55f7dc711a9cf6926627", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/49fe4867264fee03accf55f7dc711a9cf6926627/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "dc7401c0c65065f25aa6acfc10430417de727f8a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dc7401c0c65065f25aa6acfc10430417de727f8a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dc7401c0c65065f25aa6acfc10430417de727f8a"}], "stats": {"total": 21, "additions": 17, "deletions": 4}, "files": [{"sha": "9ee7d00b57db725901a100670e15ee983b38e63e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/49fe4867264fee03accf55f7dc711a9cf6926627/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/49fe4867264fee03accf55f7dc711a9cf6926627/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=49fe4867264fee03accf55f7dc711a9cf6926627", "patch": "@@ -1,3 +1,9 @@\n+2017-05-31  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (*zero_extendsidi2): Enable alternative (?r, *Yj)\n+\talso for 32bit target.  Update insn attributes.\n+\t(zero-extendsidi2 splitter): Allow all registers for operand 1.\n+\n 2017-05-31  Sebastian Peryt  <sebastian.peryt@intel.com>\n \n \t* config/i386/avx512fintrin.h (_mm_mask_max_sd)"}, {"sha": "a2a163a65b0c8c12271bae533551e43fbee7e89a", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 11, "deletions": 4, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/49fe4867264fee03accf55f7dc711a9cf6926627/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/49fe4867264fee03accf55f7dc711a9cf6926627/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=49fe4867264fee03accf55f7dc711a9cf6926627", "patch": "@@ -3843,7 +3843,7 @@\n   [(set (attr \"isa\")\n      (cond [(eq_attr \"alternative\" \"0,1,2\")\n \t      (const_string \"nox64\")\n-\t    (eq_attr \"alternative\" \"3,7\")\n+\t    (eq_attr \"alternative\" \"3\")\n \t      (const_string \"x64\")\n \t    (eq_attr \"alternative\" \"9\")\n \t      (const_string \"sse2\")\n@@ -3860,7 +3860,11 @@\n \t      (const_string \"multi\")\n \t    (eq_attr \"alternative\" \"5,6\")\n \t      (const_string \"mmxmov\")\n-\t    (eq_attr \"alternative\" \"7,8,9,10,11\")\n+\t    (eq_attr \"alternative\" \"7\")\n+\t      (if_then_else (match_test \"TARGET_64BIT\")\n+\t\t(const_string \"ssemov\")\n+\t\t(const_string \"multi\"))\n+\t    (eq_attr \"alternative\" \"8,9,10,11\")\n \t      (const_string \"ssemov\")\n \t    (eq_attr \"alternative\" \"12\")\n \t      (const_string \"mskmov\")\n@@ -3881,7 +3885,10 @@\n    (set (attr \"mode\")\n      (cond [(eq_attr \"alternative\" \"5,6\")\n \t      (const_string \"DI\")\n-\t    (eq_attr \"alternative\" \"7,8,10,11\")\n+\t    (and (eq_attr \"alternative\" \"7\")\n+\t\t (match_test \"TARGET_64BIT\"))\n+\t      (const_string \"TI\")\n+\t    (eq_attr \"alternative\" \"8,10,11\")\n \t      (const_string \"TI\")\n \t   ]\n \t   (const_string \"SI\")))])\n@@ -3903,7 +3910,7 @@\n \n (define_split\n   [(set (match_operand:DI 0 \"nonimmediate_gr_operand\")\n-\t(zero_extend:DI (match_operand:SI 1 \"nonimmediate_gr_operand\")))]\n+\t(zero_extend:DI (match_operand:SI 1 \"nonimmediate_operand\")))]\n   \"!TARGET_64BIT && reload_completed\n    && !(MEM_P (operands[0]) && MEM_P (operands[1]))\"\n   [(set (match_dup 3) (match_dup 1))"}]}