library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity sesion10 is port(
	clk : in std_logic;
	carro : in std_logic;
	inicio : out std_logic;
	fin : in std_logic;
	mar : out std_logic; --major road traffic light
	mir : out std_logic
);
end sesion10;

architecture sesion10_arc of sesion10 is 
begin
	process (carro) begin
		if rising_edge(carro) and (not(fin='1')) then
			inicio<='1';
			
		end if;
	process (clk)
		
	end process;
end sesion10_arc;