//-----------------------------------------------------------------------
// $Id: TMB_constants.h,v 1.10 2010/08/04 12:09:01 rakness Exp $
// $Log: TMB_constants.h,v $
// Revision 1.10  2010/08/04 12:09:01  rakness
// clean up ADC voltage readings
//
// Revision 1.9  2010/07/16 12:28:57  rakness
// software for TMB firmware version 2010 July 7
//
// Revision 1.8  2010/05/13 15:37:02  rakness
// decode sync error register
//
// Revision 1.7  2010/02/03 12:18:56  rakness
// add CFEB badbits blocking (for TMB firmware 14 Jan 2010)
//
// Revision 1.6  2009/11/17 10:04:10  rakness
// include CFEB to TMB integer delays to align CLCT-ALCT matching
//
// Revision 1.5  2009/10/27 11:07:26  rakness
// 15 Oct 2009 TMB firmware update
//
// Revision 1.4  2009/05/28 16:36:10  rakness
// update for May 2009 TMB and ALCT firmware versions
//
// Revision 1.3  2009/04/14 13:40:02  rakness
// add alct_posneg bit to enhance alct communications
//
// Revision 1.2  2009/04/04 10:44:51  rakness
// Update for TMB firmware 2009 March 16
//
// Revision 1.1  2009/03/25 10:07:43  liu
// move header files to include/emu/pc
//
// Revision 3.22  2009/03/24 17:41:12  rakness
// Sufficient set of ALCT-TMB Loopback tests to determine alct_rx/tx_phase_delay
//
// Revision 3.21  2009/03/06 16:46:03  rakness
// add methods for ALCT-TMB loopback
//
// Revision 3.20  2008/12/02 09:21:47  rakness
// set default values to be correct for VME register 0xCC
//
// Revision 3.19  2008/11/28 09:49:27  rakness
// include ME1/1 TMB firmware compilation specification into xml file
//
// Revision 3.18  2008/11/24 17:50:40  rakness
// update for TMB version 18 Nov 2008
//
// Revision 3.17  2008/08/13 11:30:53  geurts
// introduce emu::pc:: namespaces
// remove any occurences of "using namespace" and make std:: references explicit
//
// Revision 3.16  2008/07/16 17:28:36  rakness
// (backwards incompatible!) updates for 3 June 2008 TMB firmware and v3 r10 DMB firmware
//
// Revision 3.15  2008/02/28 18:36:36  rakness
// make TMB firmware loading robust against all failure modes except power cuts...
//
// Revision 3.14  2008/01/07 15:08:53  rakness
// add xml parameters:  clct_stagger, clct_blanking, clct_pattern_id_thresh, aff_thresh, min_clct_separation.  Remove xml parameter:  clct_distrip_pretrig_thresh
//
// Revision 3.13  2007/10/25 17:36:12  rakness
// Add option to enable/disable write to USER JTAG register to allow selective masking of broadcast JTAG commands.  Also enable/disable clocks with explicit write rather than read,write
//
// Revision 3.12  2007/10/08 15:04:32  rakness
// add ALCT and TMB raw hits button in hyperDAQ
//
// Revision 3.11  2007/06/21 16:14:02  rakness
// online measurement of ALCT in CLCT matching window
//
// Revision 3.10  2007/05/17 12:52:50  rakness
// ignore_ccb_startstop added to TMB configuration + write configuration to userPROM default
//
// Revision 3.9  2007/04/10 13:31:01  rakness
// add mpc_output_enable, remove rpc2/3
//
// Revision 3.8  2007/01/31 16:49:53  rakness
// complete set of TMB/ALCT/RAT xml parameters
//
// Revision 3.7  2006/11/10 12:43:07  rakness
// include TMB/ALCT configuration and state machine prints+checks to hyperDAQ
//
// Revision 3.6  2006/11/09 08:47:51  rakness
// add rpc0_raw_delay to xml file
//
// Revision 3.5  2006/10/12 15:56:01  rakness
// cleaned up configuration checking for ALCT/TMB
//
// Revision 3.4  2006/10/06 12:15:39  rakness
// expand xml file
//
// Revision 3.3  2006/09/24 13:34:37  rakness
// decode configuration registers
//
// Revision 3.2  2006/09/07 14:55:38  rakness
// mask out read-only bits in userproms
//
// Revision 3.1  2006/09/05 10:13:17  rakness
// ALCT configure from prom
//
// Revision 3.0  2006/07/20 21:15:47  geurts
// *** empty log message ***
//
// Revision 2.4  2006/02/02 14:27:31  mey
// Update
//
// Revision 2.3  2006/01/23 14:21:59  mey
// Update
//
// Revision 2.2  2006/01/23 13:56:52  mey
// Update using Greg's new code
//
// Revision 2.1  2005/09/06 12:12:28  mey
// Added register
//
// Revision 2.0  2005/04/12 08:07:03  geurts
// *** empty log message ***
//
//

#ifndef TMB_CONSTANTS_h
#define TMB_CONSTANTS_h

namespace emu {
  namespace pc {

//-----------------------------------------------------------------------
//////////////////////////////////////////////
// TMB VME register names:
//////////////////////////////////////////////
static const unsigned long int tmb_adr_boot             = 0x700000; // Hardware Bootstrap Register
//
static const unsigned long int vme_idreg0_adr           = 0x000000;
static const unsigned long int vme_idreg1_adr           = 0x000002;
static const unsigned long int vme_idreg2_adr           = 0x000004;
static const unsigned long int vme_idreg3_adr           = 0x000006;
static const unsigned long int vme_status_adr           = 0x000008;
static const unsigned long int vme_adr0_adr             = 0x00000A;
static const unsigned long int vme_adr1_adr             = 0x00000C;
static const unsigned long int vme_loopbk_adr           = 0x00000E;
//
static const unsigned long int	vme_usr_jtag_adr        = 0x000010;
static const unsigned long int	vme_prom_adr	        = 0x000012;
static const unsigned long int	vme_dddsm_adr	        = 0x000014;
static const unsigned long int	vme_ddd0_adr	        = 0x000016;
static const unsigned long int	vme_ddd1_adr	        = 0x000018;
static const unsigned long int	vme_ddd2_adr	        = 0x00001A;
static const unsigned long int	vme_dddoe_adr	        = 0x00001C;
static const unsigned long int	vme_ratctrl_adr	        = 0x00001E;
//
static const unsigned long int	vme_step_adr	        = 0x000020;
static const unsigned long int	vme_led_adr	        = 0x000022;
static const unsigned long int	vme_adc_adr	        = 0x000024;
static const unsigned long int	vme_dsn_adr	        = 0x000026;
static const unsigned long int	mod_cfg_adr	        = 0x000028;	
static const unsigned long int	ccb_cfg_adr	        = 0x00002A;
static const unsigned long int	ccb_trig_adr	        = 0x00002C;
static const unsigned long int	ccb_stat_adr	        = 0x00002E;	
//
static const unsigned long int	alct_cfg_adr	        = 0x000030;
static const unsigned long int	alct_inj_adr	        = 0x000032;
static const unsigned long int	alct0_inj_adr	        = 0x000034;
static const unsigned long int	alct1_inj_adr	        = 0x000036;
static const unsigned long int	alct_stat_adr	        = 0x000038;
static const unsigned long int	alct_alct0_adr	        = 0x00003A;
static const unsigned long int	alct_alct1_adr	        = 0x00003C;
static const unsigned long int	alct_fifo_adr	        = 0x00003E;
//
static const unsigned long int	dmb_mon_adr	        = 0x000040;
static const unsigned long int	cfeb_inj_adr	        = 0x000042;
static const unsigned long int	cfeb_inj_adr_adr        = 0x000044;
static const unsigned long int	cfeb_inj_wdata_adr      = 0x000046;
static const unsigned long int	cfeb_inj_rdata_adr      = 0x000048;
static const unsigned long int	hcm001_adr	        = 0x00004A;
static const unsigned long int	hcm023_adr	        = 0x00004C;
static const unsigned long int	hcm045_adr	        = 0x00004E;
//
static const unsigned long int	hcm101_adr	        = 0x000050;
static const unsigned long int	hcm123_adr	        = 0x000052;
static const unsigned long int	hcm145_adr	        = 0x000054;
static const unsigned long int	hcm201_adr	        = 0x000056;
static const unsigned long int	hcm223_adr	        = 0x000058;
static const unsigned long int	hcm245_adr	        = 0x00005A;
static const unsigned long int	hcm301_adr	        = 0x00005C;
static const unsigned long int	hcm323_adr	        = 0x00005E;
//
static const unsigned long int	hcm345_adr	        = 0x000060;
static const unsigned long int	hcm401_adr	        = 0x000062;
static const unsigned long int	hcm423_adr	        = 0x000064;
static const unsigned long int	hcm445_adr	        = 0x000066;
static const unsigned long int	seq_trig_en_adr	        = 0x000068;
static const unsigned long int	seq_trig_dly0_adr       = 0x00006A;
static const unsigned long int	seq_trig_dly1_adr       = 0x00006C;
static const unsigned long int	seq_id_adr	        = 0x00006E;
//
static const unsigned long int	seq_clct_adr	        = 0x000070;
static const unsigned long int	seq_fifo_adr	        = 0x000072;
static const unsigned long int	seq_l1a_adr	        = 0x000074;
static const unsigned long int	seq_offset_adr	        = 0x000076;
static const unsigned long int	seq_clct0_adr	        = 0x000078;
static const unsigned long int	seq_clct1_adr	        = 0x00007A;
static const unsigned long int	seq_trig_src_adr        = 0x00007C;
static const unsigned long int	dmb_ram_adr	        = 0x00007E;
//
static const unsigned long int	dmb_wdata_adr	        = 0x000080;
static const unsigned long int	dmb_wdcnt_adr	        = 0x000082;
static const unsigned long int	dmb_rdata_adr	        = 0x000084;
static const unsigned long int	tmb_trig_adr	        = 0x000086;
static const unsigned long int	mpc0_frame0_adr	        = 0x000088;
static const unsigned long int	mpc0_frame1_adr	        = 0x00008A;
static const unsigned long int	mpc1_frame0_adr	        = 0x00008C;
static const unsigned long int	mpc1_frame1_adr	        = 0x00008E;
//
static const unsigned long int	mpc_inj_adr	        = 0x000090;
static const unsigned long int	mpc_ram_adr	        = 0x000092;
static const unsigned long int	mpc_ram_wdata_adr       = 0x000094;
static const unsigned long int	mpc_ram_rdata_adr       = 0x000096;
static const unsigned long int	scp_ctrl_adr	        = 0x000098;
static const unsigned long int	scp_rdata_adr	        = 0x00009A;
static const unsigned long int	ccb_cmd_adr	        = 0x00009C;
static const unsigned long int	buf_stat0_adr           = 0x00009E;
//
static const unsigned long int	buf_stat1_adr	        = 0x0000A0;
static const unsigned long int	buf_stat2_adr	        = 0x0000A2;
static const unsigned long int	buf_stat3_adr	        = 0x0000A4;
static const unsigned long int	buf_stat4_adr	        = 0x0000A6;
static const unsigned long int	alctfifo1_adr	        = 0x0000A8;
static const unsigned long int	alctfifo2_adr	        = 0x0000AA;
static const unsigned long int	seqmod_adr	        = 0x0000AC;
static const unsigned long int	seqsm_adr	        = 0x0000AE;
//
static const unsigned long int	seq_clctm_adr	        = 0x0000B0;
static const unsigned long int	tmbtim_adr	        = 0x0000B2;
static const unsigned long int  lhc_cycle_adr           = 0x0000B4;
static const unsigned long int  rpc_cfg_adr             = 0x0000B6;
static const unsigned long int  rpc_rdata_adr           = 0x0000B8;
static const unsigned long int  rpc_raw_delay_adr       = 0x0000BA;
static const unsigned long int  rpc_inj_adr             = 0x0000BC;
static const unsigned long int  adr_rpc_inj_adr         = 0x0000BE;
//
static const unsigned long int  rpc_inj_wdata_adr       = 0x0000C0;
static const unsigned long int  rpc_inj_rdata_adr       = 0x0000C2;
static const unsigned long int  rpc_tbins_adr           = 0x0000C4;
static const unsigned long int  rpc0_hcm_adr            = 0x0000C6;
static const unsigned long int  rpc1_hcm_adr            = 0x0000C8;
static const unsigned long int  bx0_delay_adr           = 0x0000CA;
static const unsigned long int  non_trig_readout_adr    = 0x0000CC;
static const unsigned long int  scp_trig_adr            = 0x0000CE;
//
static const unsigned long int  cnt_ctrl_adr            = 0x0000D0;
static const unsigned long int  cnt_rdata_adr           = 0x0000D2;
static const unsigned long int  jtag_sm_ctrl_adr        = 0x0000D4;
static const unsigned long int  jtag_sm_wdcnt_adr       = 0x0000D6;
static const unsigned long int  jtag_sm_cksum_adr       = 0x0000D8;
static const unsigned long int  vme_sm_ctrl_adr         = 0x0000DA;
static const unsigned long int  vme_sm_wdcnt_adr        = 0x0000DC;
static const unsigned long int  vme_sm_cksum_adr        = 0x0000DE;
//
static const unsigned long int  num_vme_sm_adr_adr      = 0x0000E0;
static const unsigned long int  vme_wrt_dat_ck_adr      = 0x0000E2;
static const unsigned long int  rat_3d_sm_ctrl_adr      = 0x0000E4;
static const unsigned long int  rat_3d_delays_adr       = 0x0000E6;
static const unsigned long int  uptime_adr              = 0x0000E8;
static const unsigned long int  tmb_stat_adr            = 0x0000EA;
static const unsigned long int  bxn_clct_adr            = 0x0000EC;
static const unsigned long int  bxn_alct_adr            = 0x0000EE;
//
static const unsigned long int  layer_trg_mode_adr      = 0x0000F0;
static const unsigned long int  ise_version_adr         = 0x0000F2;
static const unsigned long int  pattern_find_pretrg_adr = 0x0000F4;
static const unsigned long int  clct_separation_adr     = 0x0000F6;
static const unsigned long int  clct_separation_ram_adr = 0x0000F8;
static const unsigned long int  seu_parity_errors_adr   = 0x0000FA;
static const unsigned long int  clock_status_adr        = 0x0000FC;
static const unsigned long int  clct_bxn_at_l1a_adr     = 0x0000FE;
//
static const unsigned long int  l1a_lookback_adr        = 0x000100;
static const unsigned long int  seq_debug_adr           = 0x000102;
static const unsigned long int  alct_sync_ctrl_adr      = 0x000104;
static const unsigned long int  alct_sync_txdata_1st_adr= 0x000106;
static const unsigned long int  alct_sync_txdata_2nd_adr= 0x000108;
static const unsigned long int  seq_offset1_adr         = 0x00010A;
static const unsigned long int  miniscope_adr           = 0x00010C;
static const unsigned long int  phaser_alct_rxd_adr     = 0x00010E;
//
static const unsigned long int  phaser_alct_txd_adr     = 0x000110;
static const unsigned long int  phaser_cfeb0_rxd_adr    = 0x000112;
static const unsigned long int  phaser_cfeb1_rxd_adr    = 0x000114;
static const unsigned long int  phaser_cfeb2_rxd_adr    = 0x000116;
static const unsigned long int  phaser_cfeb3_rxd_adr    = 0x000118;
static const unsigned long int  phaser_cfeb4_rxd_adr    = 0x00011A;
static const unsigned long int  cfeb0_3_interstage_adr  = 0x00011C;
static const unsigned long int  cfeb4_6_interstage_adr  = 0x00011E;
static const unsigned long int  dcfeb_me11ab_interstage_adr  = 0x00011E;
//
static const unsigned long int  sync_err_control_adr    = 0x000120;
static const unsigned long int  cfeb_badbits_ctrl_adr   = 0x000122;
static const unsigned long int  cfeb_badbits_timer_adr  = 0x000124;
static const unsigned long int	badbits001_adr	        = 0x000126;
static const unsigned long int	badbits023_adr	        = 0x000128;
static const unsigned long int	badbits045_adr	        = 0x00012A;
static const unsigned long int	badbits101_adr	        = 0x00012C;
static const unsigned long int	badbits123_adr	        = 0x00012E;
//
static const unsigned long int	badbits145_adr	        = 0x000130;
static const unsigned long int	badbits201_adr	        = 0x000132;
static const unsigned long int	badbits223_adr	        = 0x000134;
static const unsigned long int	badbits245_adr	        = 0x000136;
static const unsigned long int	badbits301_adr	        = 0x000138;
static const unsigned long int	badbits323_adr	        = 0x00013A;
static const unsigned long int	badbits345_adr	        = 0x00013C;
static const unsigned long int	badbits401_adr	        = 0x00013E;
//
static const unsigned long int	badbits423_adr	        = 0x000140;
static const unsigned long int	badbits445_adr	        = 0x000142;

static const unsigned long int	alct_startup_status_adr = 0x000146; //ADR_ALCT_STARTUP_STATUS
static const unsigned long int	v6_snap12_qpll_adr      = 0x000148; //ADR_V6_SNAP12_QPLL

//GTX link control and monitoring
static const unsigned long int  dcfeb_gtx_rx_all_adr       = 0x00014A;  //ADR_V6_GTX_RX_ALL //GTX link control and monitoring
static const unsigned long int  dcfeb_gtx_rx0_adr          = 0x00014C;  //ADR_V6_GTX_RX0
static const unsigned long int  dcfeb_gtx_rx1_adr          = 0x00014E;  //ADR_V6_GTX_RX1
static const unsigned long int  dcfeb_gtx_rx2_adr          = 0x000150;  //ADR_V6_GTX_RX2
static const unsigned long int  dcfeb_gtx_rx3_adr          = 0x000152;  //ADR_V6_GTX_RX3
static const unsigned long int  dcfeb_gtx_rx4_adr          = 0x000154;  //ADR_V6_GTX_RX4
static const unsigned long int  dcfeb_gtx_rx5_adr          = 0x000156;  //ADR_V6_GTX_RX5
static const unsigned long int  dcfeb_gtx_rx6_adr          = 0x000158;  //ADR_V6_GTX_RX6

static const unsigned long int	v6_sysmon_adr	        = 0x00015A;  //ADR_V6_SYSMON

// extra DCFEB Bad Bits on OTMB 
static const unsigned long int  dcfeb_badbits_ctrl_adr  = 0x00015C;  //DCFEB Bad Bit Control/Status extends Adr 122
static const unsigned long int  badbits501_adr          = 0x00015E;  //ADR_V6_CFEB5_BADBITS_LY01
static const unsigned long int  badbits523_adr          = 0x000160;  //ADR_V6_CFEB5_BADBITS_LY23
static const unsigned long int  badbits545_adr          = 0x000162;  //ADR_V6_CFEB5_BADBITS_LY45
static const unsigned long int  badbits601_adr          = 0x000164;  //ADR_V6_CFEB6_BADBITS_LY01
static const unsigned long int  badbits623_adr          = 0x000166;  //ADR_V6_CFEB6_BADBITS_LY23
static const unsigned long int  badbits645_adr          = 0x000168;  //ADR_V6_CFEB6_BADBITS_LY45

static const unsigned long int  phaser_cfeb5_rxd_adr	= 0x00016A;  
static const unsigned long int  phaser_cfeb6_rxd_adr    = 0x00016C;

static const unsigned long int  phaser_cfeb456_rxd_adr	= 0x00016A;  
static const unsigned long int  phaser_cfeb0123_rxd_adr = 0x00016C;

// extra DCFEB Hot Channel Mask on OTMB
static const unsigned long int  hcm501_adr              = 0x00016E;
static const unsigned long int  hcm523_adr              = 0x000170;
static const unsigned long int  hcm545_adr              = 0x000172;
static const unsigned long int  hcm601_adr              = 0x000174;
static const unsigned long int  hcm623_adr              = 0x000176;
static const unsigned long int  hcm645_adr              = 0x000178;

//CFEB enable and mask extension bits for cfeb_inj_adr and seq_trig_en_adr: ADR_V6_EXTEND
static const unsigned long int dcfeb_inj_seq_trig_adr   = 0x00017A;
static const unsigned long int mpc0_frame0_fifo_adr     = 0x00017C;
static const unsigned long int mpc0_frame1_fifo_adr     = 0x00017E;
static const unsigned long int mpc1_frame0_fifo_adr     = 0x000180;
static const unsigned long int mpc1_frame1_fifo_adr     = 0x000182;
static const unsigned long int mpc_frames_fifo_ctrl_adr = 0x000184;
// config timers on OTMB
static const unsigned long int tmb_mez_fpga_jtag_count_adr   = 0x000186;
static const unsigned long int tmb_power_up_time_adr    = 0x000188;
static const unsigned long int tmb_load_cfg_time_adr    = 0x00018A;
static const unsigned long int alct_phaser_lock_time_adr= 0x00018C;
static const unsigned long int alct_load_cfg_time_adr   = 0x00018E;
static const unsigned long int gtx_phaser_lock_time_adr = 0x000190;
static const unsigned long int gtx_sync_done_time_adr   = 0x000192;

// config new trigger algorithm
static const unsigned long int algo2016_ctrl_adr = 0x000198;

//GTX link control and monitoring for the GEM
static const unsigned long int  gem_gtx_rx0_adr          = 0x000300;  //ADR_GEM_GTX_RX0
static const unsigned long int  gem_gtx_rx1_adr          = 0x000302;  //ADR_GEM_GTX_RX1
static const unsigned long int  gem_gtx_rx2_adr          = 0x000304;  //ADR_GEM_GTX_RX2
static const unsigned long int  gem_gtx_rx3_adr          = 0x000306;  //ADR_GEM_GTX_RX3

static const unsigned long int  phaser_gem_rxd_adr  = 0x000308;  // ADR_GEM_PHASER
static const unsigned long int  phaser_gemA_rxd_adr = 0x000308;  // ADR_GEMA_PHASER
static const unsigned long int  phaser_gemB_rxd_adr = 0x00030A;  // ADR_GEMB_PHASER

static const unsigned long int gem_debug_fifo_ctrl_adr   = 0x00030c; // GEM Debug FIFO Control Address
static const unsigned long int gem_debug_fifo_data_adr   = 0x00030e; // GEM Debug FIFO Data Address
static const unsigned long int gem_tbins_adr             = 0x000310; // GEM Time Bin Readout Control Address
static const unsigned long int gem_cfg_adr               = 0x000312; // GEM Configuration Address
static const unsigned long int gem_cnt_ctrl_adr          = 0x000314; // GEM Counter Register Control Address
static const unsigned long int gem_cnt_rdata_adr         = 0x000316; // GEM Counter Register Data Address

//
static const int LARGEST_VME_ADDRESS = badbits445_adr;
static const int OTMB_LARGEST_VME_ADDRESS = algo2016_ctrl_adr;
//
//
// TMB counter indices:
const int ALCT_SENT_TO_TMB_COUNTER_INDEX                      = 0;
const int ECC_TRIGGER_PATH_ONE_ERROR_COUNTER_INDEX            = 3;
const int ECC_TRIGGER_PATH_TWO_ERRORS_COUNTER_INDEX           = 4;
const int ECC_TRIGGER_PATH_MORE_THAN_TWO_ERRORS_COUNTER_INDEX = 5;
const int ALCT_RAW_HITS_READOUT_COUNTER_INDEX                 = 10;
const int CLCT_PRETRIGGER_COUNTER_INDEX                       = 13;
const int LCT_SENT_TO_MPC_COUNTER_INDEX                       = 50; 
const int LCT_ACCEPTED_BY_MPC_COUNTER_INDEX                   = 52; 
const int L1A_IN_TMB_WINDOW_COUNTER_INDEX                     = 56; 
//
//

static const unsigned OTMB_BPI_Reset   = 0x28020;
static const unsigned OTMB_BPI_Disable = 0x28024;
static const unsigned OTMB_BPI_Enable  = 0x28028;
static const unsigned OTMB_BPI_Write   = 0x2802C;
static const unsigned OTMB_BPI_Read    = 0x28030;
static const unsigned OTMB_BPI_Read_n  = 0x28034;
static const unsigned OTMB_BPI_Status  = 0x28038;
static const unsigned OTMB_BPI_Timer_l = 0x2803C;
static const unsigned OTMB_BPI_Timer_h = 0x28040;

//
/////////////////////////////////////////////////////////////////////////////////////
// Bit mappings for VME registers
//  - includes default values for configuration registers (write bits)
//  - includes expected values for registers which are checked 
/////////////////////////////////////////////////////////////////////////////////////
//-----------------------------------------------------------------
//0X70000 = ADR_BOOT:  Hardware Bootstrap Register
//-----------------------------------------------------------------
const int boot_tdi_vmereg                     =  tmb_adr_boot;
const int boot_tdi_bitlo                      =  0;
const int boot_tdi_bithi                      =  0;
//
const int boot_tms_vmereg                     =  tmb_adr_boot;
const int boot_tms_bitlo                      =  1;
const int boot_tms_bithi                      =  1;
//
const int boot_tck_vmereg                     =  tmb_adr_boot;
const int boot_tck_bitlo                      =  2;
const int boot_tck_bithi                      =  2;
//
const int boot_jtag_chain_select_vmereg       =  tmb_adr_boot;
const int boot_jtag_chain_select_bitlo        =  3;
const int boot_jtag_chain_select_bithi        =  6;
//
const int boot_control_jtag_chain_vmereg      =  tmb_adr_boot;
const int boot_control_jtag_chain_bitlo       =  7;
const int boot_control_jtag_chain_bithi       =  7;
const int boot_control_jtag_chain_expected    =  0;           //expect FPGA to control JTAG chain
//
const int boot_hard_reset_alct_vmereg         =  tmb_adr_boot;
const int boot_hard_reset_alct_bitlo          =  8;
const int boot_hard_reset_alct_bithi          =  8;
//
const int boot_hard_reset_tmb_vmereg          =  tmb_adr_boot;
const int boot_hard_reset_tmb_bitlo           =  9;
const int boot_hard_reset_tmb_bithi           =  9;
//
const int boot_disable_hard_reset_alct_vmereg =  tmb_adr_boot;
const int boot_disable_hard_reset_alct_bitlo  = 10;
const int boot_disable_hard_reset_alct_bithi  = 10;
//
const int boot_disable_VME_vmereg             =  tmb_adr_boot;
const int boot_disable_VME_bitlo              = 11;
const int boot_disable_VME_bithi              = 11;
//
const int boot_disable_mezz_clock_vmereg      =  tmb_adr_boot;
const int boot_disable_mezz_clock_bitlo       = 12;
const int boot_disable_mezz_clock_bithi       = 12;
//
const int boot_hard_reset_rat_vmereg          =  tmb_adr_boot;
const int boot_hard_reset_rat_bitlo           = 13;
const int boot_hard_reset_rat_bithi           = 13;
//
const int boot_vme_ready_vmereg               =  tmb_adr_boot;
const int boot_vme_ready_bitlo                = 14;
const int boot_vme_ready_bithi                = 14;
//
const int boot_tdo_vmereg                     =  tmb_adr_boot;
const int boot_tdo_bitlo                      = 15;
const int boot_tdo_bithi                      = 15;
//
//
//-----------------------------------------------------------------
//0X0E = ADR_LOOPBK:  Loop-Back Control Register
//-----------------------------------------------------------------
const int cfeb_oe_vmereg         =  vme_loopbk_adr;
const int cfeb_oe_bitlo          =  0;
const int cfeb_oe_bithi          =  0;
//
const int alct_loop_vmereg       =  vme_loopbk_adr;
const int alct_loop_bitlo        =  1;
const int alct_loop_bithi        =  1;
//
const int enable_alct_rx_vmereg  =  vme_loopbk_adr;
const int enable_alct_rx_bitlo   =  2;
const int enable_alct_rx_bithi   =  2;
const int enable_alct_rx_default =  1;
//
const int enable_alct_tx_vmereg  =  vme_loopbk_adr;
const int enable_alct_tx_bitlo   =  3;
const int enable_alct_tx_bithi   =  3;
const int enable_alct_tx_default =  1;
//
const int rpc_loop_rat_vmereg    =  vme_loopbk_adr;
const int rpc_loop_rat_bitlo     =  4;
const int rpc_loop_rat_bithi     =  4;
//
const int rpc_loop_tmb_vmereg    =  vme_loopbk_adr;
const int rpc_loop_tmb_bitlo     =  5;
const int rpc_loop_tmb_bithi     =  5;
//
const int dmb_loop_vmereg        =  vme_loopbk_adr;
const int dmb_loop_bitlo         =  6;
const int dmb_loop_bithi         =  6;
//
const int dmb_oe_vmereg          =  vme_loopbk_adr;
const int dmb_oe_bitlo           =  7;
const int dmb_oe_bithi           =  7;
//
const int gtl_loop_vmereg        =  vme_loopbk_adr;
const int gtl_loop_bitlo         =  8;
const int gtl_loop_bithi         =  8;
//
const int gtl_oe_vmereg          =  vme_loopbk_adr;
const int gtl_oe_bitlo           =  9;
const int gtl_oe_bithi           =  9;
//
//
//------------------------------------------------------------------
//0X14 = ADR_DDDSM:  3D3444 State Machine Control + DCM Lock Status  
//------------------------------------------------------------------
const int ddd_state_machine_start_vmereg              =  vme_dddsm_adr;
const int ddd_state_machine_start_bitlo               =  0;
const int ddd_state_machine_start_bithi               =  0;
const int ddd_state_machine_start_default             =  0;
//
const int ddd_state_machine_manual_vmereg             =  vme_dddsm_adr;
const int ddd_state_machine_manual_bitlo              =  1;
const int ddd_state_machine_manual_bithi              =  1;
const int ddd_state_machine_manual_default            =  0; 
//
const int ddd_state_machine_latch_vmereg              =  vme_dddsm_adr;
const int ddd_state_machine_latch_bitlo               =  2;
const int ddd_state_machine_latch_bithi               =  2;
const int ddd_state_machine_latch_default             =  1;
//
const int ddd_state_machine_serial_in_vmereg          =  vme_dddsm_adr;
const int ddd_state_machine_serial_in_bitlo           =  3;
const int ddd_state_machine_serial_in_bithi           =  3;
const int ddd_state_machine_serial_in_default         =  0;
//
const int ddd_state_machine_serial_out_vmereg         =  vme_dddsm_adr;
const int ddd_state_machine_serial_out_bitlo          =  4;
const int ddd_state_machine_serial_out_bithi          =  4;
const int ddd_state_machine_serial_out_default        =  0;
//
const int ddd_state_machine_autostart_vmereg          =  vme_dddsm_adr;
const int ddd_state_machine_autostart_bitlo           =  5;
const int ddd_state_machine_autostart_bithi           =  5;
const int ddd_state_machine_autostart_default         =  1;
//
const int ddd_state_machine_busy_vmereg               =  vme_dddsm_adr;
const int ddd_state_machine_busy_bitlo                =  6;
const int ddd_state_machine_busy_bithi                =  6;
const int ddd_state_machine_busy_expected             =  0;   //expect state machine not to be stuck busy
//
const int ddd_state_machine_verify_ok_vmereg          =  vme_dddsm_adr;
const int ddd_state_machine_verify_ok_bitlo           =  7;
const int ddd_state_machine_verify_ok_bithi           =  7;
const int ddd_state_machine_verify_ok_expected        =  1;   //expect data to verify OK
//
// expect all clocks to lock:
const int ddd_state_machine_clock0_lock_vmereg        =  vme_dddsm_adr;
const int ddd_state_machine_clock0_lock_bitlo         =  8;
const int ddd_state_machine_clock0_lock_bithi         =  8;
const int ddd_state_machine_clock0_lock_expected      =  1;   
//
const int ddd_state_machine_clock0d_lock_vmereg       =  vme_dddsm_adr;
const int ddd_state_machine_clock0d_lock_bitlo        =  9;
const int ddd_state_machine_clock0d_lock_bithi        =  9;
const int ddd_state_machine_clock0d_lock_expected     =  1 ;   
//
const int ddd_state_machine_clock1_lock_vmereg        =  vme_dddsm_adr;
const int ddd_state_machine_clock1_lock_bitlo         = 10;
const int ddd_state_machine_clock1_lock_bithi         = 10;
const int ddd_state_machine_clock1_lock_expected      =  1;
//
const int ddd_state_machine_clock_alct_lock_vmereg    =  vme_dddsm_adr;
const int ddd_state_machine_clock_alct_lock_bitlo     = 11;
const int ddd_state_machine_clock_alct_lock_bithi     = 11;
const int ddd_state_machine_clock_alct_lock_expected  =  1;  
//
const int ddd_state_machine_clockd_alct_lock_vmereg   =  vme_dddsm_adr;
const int ddd_state_machine_clockd_alct_lock_bitlo    = 12;
const int ddd_state_machine_clockd_alct_lock_bithi    = 12;
const int ddd_state_machine_clockd_alct_lock_expected =  1;  
//
const int ddd_state_machine_clock_mpc_lock_vmereg     =  vme_dddsm_adr;
const int ddd_state_machine_clock_mpc_lock_bitlo      = 13;
const int ddd_state_machine_clock_mpc_lock_bithi      = 13;
const int ddd_state_machine_clock_mpc_lock_expected   =  1;
//
const int ddd_state_machine_clock_dcc_lock_vmereg     =  vme_dddsm_adr;
const int ddd_state_machine_clock_dcc_lock_bitlo      = 14;
const int ddd_state_machine_clock_dcc_lock_bithi      = 14;
const int ddd_state_machine_clock_dcc_lock_expected   =  1;  
//
// this is not really the RPC lock. It actually checks if the RPC done bit is somehow a clock
const int ddd_state_machine_clock_rpc_lock_vmereg     =  vme_dddsm_adr;
const int ddd_state_machine_clock_rpc_lock_bitlo      = 15;
const int ddd_state_machine_clock_rpc_lock_bithi      = 15;
const int ddd_state_machine_clock_rpc_lock_expected   = 0;
//
//
//------------------------------------------------------------------
//0X16 = ADR_DDD0:  3D3444 Chip 0 Delays, 1 step = 2ns
//------------------------------------------------------------------
const int alct_tof_delay_vmereg       =  vme_ddd0_adr;
const int alct_tof_delay_bitlo        =  0;
const int alct_tof_delay_bithi        =  3;
const int alct_tof_delay_default      =  0;               
//
const int dmb_tx_delay_vmereg         =  vme_ddd0_adr;
const int dmb_tx_delay_bitlo          =  8;
const int dmb_tx_delay_bithi          = 11;
const int dmb_tx_delay_default        =  6;
//
const int rat_tmb_delay_vmereg        =  vme_ddd0_adr;
const int rat_tmb_delay_bitlo         = 12;
const int rat_tmb_delay_bithi         = 15;
const int rat_tmb_delay_default       =  9;          
//
//
//------------------------------------------------------------------
//0X18 = ADR_DDD1:  3D3444 Chip 1 Delays, 1 step = 2ns
//------------------------------------------------------------------
const int tmb1_phase_vmereg           =  vme_ddd1_adr;
const int tmb1_phase_bitlo            =  4;
const int tmb1_phase_bithi            =  7;
const int tmb1_phase_default          =  0;
//
const int cfeb_tof_delay_vmereg       =  vme_ddd1_adr;
const int cfeb_tof_delay_bitlo        =  8;
const int cfeb_tof_delay_bithi        = 11;
const int cfeb_tof_delay_default      =  0;
//
const int cfeb0_tof_delay_vmereg      =  vme_ddd1_adr;
const int cfeb0_tof_delay_bitlo       = 12;
const int cfeb0_tof_delay_bithi       = 15;
const int cfeb0_tof_delay_default     =  7;
//
//
//------------------------------------------------------------------
//0X1A = ADR_DDD2:  3D3444 Chip 2 Delays, 1 step = 2ns
//------------------------------------------------------------------
const int cfeb1_tof_delay_vmereg  =  vme_ddd2_adr;
const int cfeb1_tof_delay_bitlo   =  0;
const int cfeb1_tof_delay_bithi   =  3;
const int cfeb1_tof_delay_default =  7;
//
const int cfeb2_tof_delay_vmereg  =  vme_ddd2_adr;
const int cfeb2_tof_delay_bitlo   =  4;
const int cfeb2_tof_delay_bithi   =  7;
const int cfeb2_tof_delay_default =  7;
//
const int cfeb3_tof_delay_vmereg  =  vme_ddd2_adr;
const int cfeb3_tof_delay_bitlo   =  8;
const int cfeb3_tof_delay_bithi   = 11;
const int cfeb3_tof_delay_default =  7;
//
const int cfeb4_tof_delay_vmereg  =  vme_ddd2_adr;
const int cfeb4_tof_delay_bitlo   = 12;
const int cfeb4_tof_delay_bithi   = 15;
const int cfeb4_tof_delay_default =  7;
//
//
//------------------------------------------------------------------
//0X1E = ADR_RATCTRL:  RAT Module Control
//------------------------------------------------------------------
const int rpc_sync_vmereg    =  vme_ratctrl_adr;
const int rpc_sync_bitlo     =  0;
const int rpc_sync_bithi     =  0;
const int rpc_sync_default   =  0;
//
const int shift_rpc_vmereg   =  vme_ratctrl_adr;
const int shift_rpc_bitlo    =  1;
const int shift_rpc_bithi    =  1;
const int shift_rpc_default  =  0;
//
const int rat_dsn_en_vmereg  =  vme_ratctrl_adr;
const int rat_dsn_en_bitlo   =  4;
const int rat_dsn_en_bithi   =  4;
const int rat_dsn_en_default =  0;
//
//
//------------------------------------------------------------------
//0X24 = ADR_ADC:  ADC + power comparator
//------------------------------------------------------------------
const int adc_vstat_5p0v_vmereg        =  vme_adc_adr;
const int adc_vstat_5p0v_bitlo         =  0;
const int adc_vstat_5p0v_bithi         =  0;
//
const int adc_vstat_3p3v_vmereg        =  vme_adc_adr;
const int adc_vstat_3p3v_bitlo         =  1;
const int adc_vstat_3p3v_bithi         =  1;
//
const int adc_vstat_1p8v_vmereg        =  vme_adc_adr;
const int adc_vstat_1p8v_bitlo         =  2;
const int adc_vstat_1p8v_bithi         =  2;
//
const int adc_vstat_1p5v_vmereg        =  vme_adc_adr;
const int adc_vstat_1p5v_bitlo         =  3;
const int adc_vstat_1p5v_bithi         =  3;
//
const int temp_not_critical_vmereg =  vme_adc_adr;
const int temp_not_critical_bitlo  =  4;
const int temp_not_critical_bithi  =  4;
//
const int voltage_adc_data_out_vmereg      =  vme_adc_adr;
const int voltage_adc_data_out_bitlo       =  5;
const int voltage_adc_data_out_bithi       =  5;
const int voltage_adc_data_out_default     =  0;
//
const int voltage_adc_serial_clock_vmereg  =  vme_adc_adr;
const int voltage_adc_serial_clock_bitlo   =  6;
const int voltage_adc_serial_clock_bithi   =  6;
const int voltage_adc_serial_clock_default =  0;
//
const int voltage_adc_data_in_vmereg       =  vme_adc_adr;
const int voltage_adc_data_in_bitlo        =  7;
const int voltage_adc_data_in_bithi        =  7;
const int voltage_adc_data_in_default      =  0;
//
const int voltage_adc_chip_select_vmereg   =  vme_adc_adr;
const int voltage_adc_chip_select_bitlo    =  8;
const int voltage_adc_chip_select_bithi    =  8;
const int voltage_adc_chip_select_default  =  1;
//
const int temperature_adc_serial_clock_vmereg  =  vme_adc_adr;
const int temperature_adc_serial_clock_bitlo   =  9;
const int temperature_adc_serial_clock_bithi   =  9;
const int temperature_adc_serial_clock_default =  0;
//
const int temperature_adc_serial_data_vmereg   =  vme_adc_adr;
const int temperature_adc_serial_data_bitlo    = 10;
const int temperature_adc_serial_data_bithi    = 10;
const int temperature_adc_serial_data_default  =  1;
//
//
//------------------------------------------------------------------
//0X2A = ADR_CCB_CFG:  CCB Configuration
//------------------------------------------------------------------
const int ignore_ccb_rx_vmereg                  =  ccb_cfg_adr;
const int ignore_ccb_rx_bitlo                   =  0;
const int ignore_ccb_rx_bithi                   =  0;
const int ignore_ccb_rx_default                 =  0;
//
const int disable_ccb_tx_vmereg                 =  ccb_cfg_adr;
const int disable_ccb_tx_bitlo                  =  1;
const int disable_ccb_tx_bithi                  =  1;
const int disable_ccb_tx_default                =  0;
//
const int enable_internal_l1a_vmereg            =  ccb_cfg_adr;
const int enable_internal_l1a_bitlo             =  2;
const int enable_internal_l1a_bithi             =  2;
const int enable_internal_l1a_default           =  0;
//
const int enable_alctclct_status_to_ccb_vmereg  =  ccb_cfg_adr;
const int enable_alctclct_status_to_ccb_bitlo   =  3;
const int enable_alctclct_status_to_ccb_bithi   =  3;
const int enable_alctclct_status_to_ccb_default =  0;
//
const int enable_alct_status_to_ccb_vmereg      =  ccb_cfg_adr;
const int enable_alct_status_to_ccb_bitlo       =  4;
const int enable_alct_status_to_ccb_bithi       =  4;
const int enable_alct_status_to_ccb_default     =  0;
//
const int enable_clct_status_to_ccb_vmereg      =  ccb_cfg_adr;
const int enable_clct_status_to_ccb_bitlo       =  5;
const int enable_clct_status_to_ccb_bithi       =  5;
const int enable_clct_status_to_ccb_default     =  0;
//
const int fire_l1a_oneshot_vmereg               =  ccb_cfg_adr;
const int fire_l1a_oneshot_bitlo                =  6;
const int fire_l1a_oneshot_bithi                =  6;
const int fire_l1a_oneshot_default              =  0;
//
//
//------------------------------------------------------------------
//0X2C = ADR_CCB_TRIG:  CCB Trigger Control
//------------------------------------------------------------------
const int alct_ext_trig_l1aen_vmereg     =  ccb_trig_adr;
const int alct_ext_trig_l1aen_bitlo      =  0;
const int alct_ext_trig_l1aen_bithi      =  0;
const int alct_ext_trig_l1aen_default    =  0;
//
const int clct_ext_trig_l1aen_vmereg     =  ccb_trig_adr;
const int clct_ext_trig_l1aen_bitlo      =  1;
const int clct_ext_trig_l1aen_bithi      =  1;
const int clct_ext_trig_l1aen_default    =  0;
//
const int request_l1a_vmereg             =  ccb_trig_adr;
const int request_l1a_bitlo              =  2;
const int request_l1a_bithi              =  2;
const int request_l1a_default            =  1;             //N.B. this should be set to 0 for running
//
const int alct_ext_trig_vme_vmereg       =  ccb_trig_adr;
const int alct_ext_trig_vme_bitlo        =  3;
const int alct_ext_trig_vme_bithi        =  3;
const int alct_ext_trig_vme_default      =  0;
//
const int clct_ext_trig_vme_vmereg       =  ccb_trig_adr;
const int clct_ext_trig_vme_bitlo        =  4;
const int clct_ext_trig_vme_bithi        =  4;
const int clct_ext_trig_vme_default      =  0;
//
const int ext_trig_both_vmereg           =  ccb_trig_adr;
const int ext_trig_both_bitlo            =  5;
const int ext_trig_both_bithi            =  5;
const int ext_trig_both_default          =  0;
//
const int ccb_allow_bypass_vmereg        =  ccb_trig_adr;
const int ccb_allow_bypass_bitlo         =  6;
const int ccb_allow_bypass_bithi         =  6;
const int ccb_allow_bypass_default       =  0;
//
const int ignore_ccb_startstop_vmereg    =  ccb_trig_adr;
const int ignore_ccb_startstop_bitlo     =  7;
const int ignore_ccb_startstop_bithi     =  7;
const int ignore_ccb_startstop_default   =  0;
//
const int internal_l1a_delay_vme_vmereg  =  ccb_trig_adr;
const int internal_l1a_delay_vme_bitlo   =  8;
const int internal_l1a_delay_vme_bithi   = 15;
const int internal_l1a_delay_vme_default =0x72;
//
//
//------------------------------------------------------------------
//0X30 = ADR_ALCT_CFG:  ALCT Configuration
//------------------------------------------------------------------
const int cfg_alct_ext_trig_en_vmereg    =  alct_cfg_adr;
const int cfg_alct_ext_trig_en_bitlo     =  0;
const int cfg_alct_ext_trig_en_bithi     =  0;
const int cfg_alct_ext_trig_en_default   =  0;         //TMB documentation says this should be 1            
//
const int cfg_alct_ext_inject_en_vmereg  =  alct_cfg_adr;
const int cfg_alct_ext_inject_en_bitlo   =  1;
const int cfg_alct_ext_inject_en_bithi   =  1;
const int cfg_alct_ext_inject_en_default =  0;            
//
const int cfg_alct_ext_trig_vmereg       =  alct_cfg_adr;
const int cfg_alct_ext_trig_bitlo        =  2;
const int cfg_alct_ext_trig_bithi        =  2;
const int cfg_alct_ext_trig_default      =  0;            
//
const int cfg_alct_ext_inject_vmereg     =  alct_cfg_adr;
const int cfg_alct_ext_inject_bitlo      =  3;
const int cfg_alct_ext_inject_bithi      =  3;
const int cfg_alct_ext_inject_default    =  0;            
//
const int alct_seq_cmd_vmereg            =  alct_cfg_adr;
const int alct_seq_cmd_bitlo             =  4;
const int alct_seq_cmd_bithi             =  7;
const int alct_seq_cmd_default           =  0;            
//
// Decode the ALCT sequencer commands.  
const int NORMAL_MODE                        = 0x0; 
const int SEND_EVENODD                       = 0x5;
const int LOOPBACK_BITS_IN_ALCT_BANK_0       = 0x1;
const int LOOPBACK_BITS_IN_ALCT_BANK_1       = 0x3;
const int LOOPBACK_BITS_IN_ALCT_BANK_2       = 0x9;
const int LOOPBACK_RANDOM                    = 0x4;
const int SEND_RANDOM                        = 0xb; 
//
const int alct_clock_en_use_ccb_vmereg   =  alct_cfg_adr;
const int alct_clock_en_use_ccb_bitlo    =  8;
const int alct_clock_en_use_ccb_bithi    =  8;
const int alct_clock_en_use_ccb_default  =  1;            
//
const int alct_clock_en_use_vme_vmereg   =  alct_cfg_adr;
const int alct_clock_en_use_vme_bitlo    =  9;
const int alct_clock_en_use_vme_bithi    =  9;
const int alct_clock_en_use_vme_default  =  0;            
//
const int alct_muonic_vmereg             =  alct_cfg_adr;
const int alct_muonic_bitlo              = 10;
const int alct_muonic_bithi              = 10;
const int alct_muonic_default            =  0;            
//
const int cfeb_muonic_vmereg             =  alct_cfg_adr;
const int cfeb_muonic_bitlo              = 11;
const int cfeb_muonic_bithi              = 11;
const int cfeb_muonic_default            =  0;            
//
//
//------------------------------------------------------------------
//0X32 = ADR_ALCT_INJ:  ALCT Injector Control
//------------------------------------------------------------------
const int alct_clear_vmereg       =  alct_inj_adr;
const int alct_clear_bitlo        =  0;
const int alct_clear_bithi        =  0;
const int alct_clear_default      =  0;
//
const int alct_inject_mux_vmereg  =  alct_inj_adr;
const int alct_inject_mux_bitlo   =  1;
const int alct_inject_mux_bithi   =  1;
const int alct_inject_mux_default =  0;
//
const int alct_sync_clct_vmereg   =  alct_inj_adr;
const int alct_sync_clct_bitlo    =  2;
const int alct_sync_clct_bithi    =  2;
const int alct_sync_clct_default  =  0;
//
const int alct_inj_delay_vmereg   =  alct_inj_adr;
const int alct_inj_delay_bitlo    =  3;
const int alct_inj_delay_bithi    =  7;
const int alct_inj_delay_default  =0xd;                  //TMB documentation says this should be 0x8
//
//
//------------------------------------------------------------------
//0X38 = ADR_ALCT_STAT:  ALCT Sequencer Control/Status
//------------------------------------------------------------------
const int alct_cfg_done_vmereg       =  alct_stat_adr;
const int alct_cfg_done_bitlo        =  0;
const int alct_cfg_done_bithi        =  0;
//
const int alct_ecc_en_vmereg         =  alct_stat_adr;
const int alct_ecc_en_bitlo          =  1;
const int alct_ecc_en_bithi          =  1;
const int alct_ecc_en_default        =  1;
//
const int alct_ecc_err_blank_vmereg =  alct_stat_adr;
const int alct_ecc_err_blank_bitlo   =  2;
const int alct_ecc_err_blank_bithi   =  2;
const int alct_ecc_err_blank_default =  1;
//
const int alct_sync_ecc_err_vmereg   =  alct_stat_adr;
const int alct_sync_ecc_err_bitlo    =  3;
const int alct_sync_ecc_err_bithi    =  4;
//
const int alct_txdata_delay_vmereg   =  alct_stat_adr;
const int alct_txdata_delay_bitlo    = 12;
const int alct_txdata_delay_bithi    = 15;
const int alct_txdata_delay_default  =  0;
//
//
//------------------------------------------------------------------
//0X3A = ADR_ALCT0_RCD:  ALCT 1st Muon received by TMB
//------------------------------------------------------------------
const int alct0_valid_vmereg   =  alct_alct0_adr;
const int alct0_valid_bitlo    =  0;
const int alct0_valid_bithi    =  0;
//
const int alct0_quality_vmereg =  alct_alct0_adr;
const int alct0_quality_bitlo  =  1;
const int alct0_quality_bithi  =  2;
//
const int alct0_amu_vmereg     =  alct_alct0_adr;
const int alct0_amu_bitlo      =  3;
const int alct0_amu_bithi      =  3;
//
const int alct0_key_wg_vmereg  =  alct_alct0_adr;
const int alct0_key_wg_bitlo   =  4;
const int alct0_key_wg_bithi   = 10;
//
const int alct0_bxn_vmereg     =  alct_alct0_adr;
const int alct0_bxn_bitlo      = 11;
const int alct0_bxn_bithi      = 12;
//
//
//------------------------------------------------------------------
//0X3C = ADR_ALCT1_RCD:  ALCT 2nd Muon received by TMB
//------------------------------------------------------------------
const int alct1_valid_vmereg   =  alct_alct1_adr;
const int alct1_valid_bitlo    =  0;
const int alct1_valid_bithi    =  0;
//
const int alct1_quality_vmereg =  alct_alct1_adr;
const int alct1_quality_bitlo  =  1;
const int alct1_quality_bithi  =  2;
//
const int alct1_amu_vmereg     =  alct_alct1_adr;
const int alct1_amu_bitlo      =  3;
const int alct1_amu_bithi      =  3;
//
const int alct1_key_wg_vmereg  =  alct_alct1_adr;
const int alct1_key_wg_bitlo   =  4;
const int alct1_key_wg_bithi   = 10;
//
const int alct1_bxn_vmereg     =  alct_alct1_adr;
const int alct1_bxn_bitlo      = 11;
const int alct1_bxn_bithi      = 12;
//
//
//------------------------------------------------------------------
//0X3E = ADR_ALCT_FIFO:  ALCT FIFO RAM Status
//------------------------------------------------------------------
const int alct_raw_busy_vmereg       =  alct_fifo_adr;
const int alct_raw_busy_bitlo        =  0;
const int alct_raw_busy_bithi        =  0;
//
const int alct_raw_done_vmereg       =  alct_fifo_adr;
const int alct_raw_done_bitlo        =  1;
const int alct_raw_done_bithi        =  1;
//
const int alct_raw_word_count_vmereg =  alct_fifo_adr;
const int alct_raw_word_count_bitlo  =  2;
const int alct_raw_word_count_bithi  = 12;
//
const int alct_raw_msbs_vmereg       =  alct_fifo_adr;
const int alct_raw_msbs_bitlo        = 13;
const int alct_raw_msbs_bithi        = 14;
//
//
//------------------------------------------------------------------
//0X42 = ADR_CFEB_INJ:  CFEB Injector Control
//------------------------------------------------------------------
const int enableCLCTInputs_vmereg   =  cfeb_inj_adr;
const int enableCLCTInputs_bitlo    =  0;
const int enableCLCTInputs_bithi    =  4;
const int enableCLCTInputs_default  =0x7f; //this is the config default: high bits go to enableCLCTInputs_extend_vmereg
//
const int cfeb_ram_sel_vmereg       =  cfeb_inj_adr;
const int cfeb_ram_sel_bitlo        =  5;
const int cfeb_ram_sel_bithi        =  9;
const int cfeb_ram_sel_default      =  0; //this is the config default: high bits go to cfeb_ram_sel_extend_vmereg
//
const int cfeb_inj_en_sel_vmereg    =  cfeb_inj_adr;
const int cfeb_inj_en_sel_bitlo     = 10;
const int cfeb_inj_en_sel_bithi     = 14;
const int cfeb_inj_en_sel_default   =0x7f; //this is the config default: high bits go to cfeb_inj_en_sel_extend_vmereg
//
const int start_pattern_inj_vmereg  =  cfeb_inj_adr;
const int start_pattern_inj_bitlo   = 15;
const int start_pattern_inj_bithi   = 15;
const int start_pattern_inj_default =  0;
//
//
//------------------------------------------------------------------
//0X4A,4C,4E = ADR_HCM001,HCM023,HCM045 = CFEB0 Hot Channel Masks
//0X50,52,54 = ADR_HCM101,HCM123,HCM145 = CFEB1 Hot Channel Masks
//0X56,58,5A = ADR_HCM201,HCM223,HCM245 = CFEB2 Hot Channel Masks
//0X5C,5E,60 = ADR_HCM301,HCM323,HCM345 = CFEB3 Hot Channel Masks
//0X62,64,66 = ADR_HCM401,HCM423,HCM445 = CFEB4 Hot Channel Masks
//0x16E,170,172 = ADR_HCM401,HCM423,HCM445 = CFEB5 Hot Channel Masks  --- added on OTMB
//0x174,176,178 = ADR_HCM401,HCM423,HCM445 = CFEB6 Hot Channel Masks  --- added on OTMB
//------------------------------------------------------------------
// bit-map for layers and distrips covered by each of the registers
const int cfeb0_layer01_hotchannelmask_vmereg          = hcm001_adr;
const int cfeb0_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb0_layer01_hotchannelmask_distrip_map[16] = { 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7};
//
const int cfeb0_layer23_hotchannelmask_vmereg          = hcm023_adr;
const int cfeb0_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb0_layer23_hotchannelmask_distrip_map[16] = { 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7};
//
const int cfeb0_layer45_hotchannelmask_vmereg          = hcm045_adr;
const int cfeb0_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb0_layer45_hotchannelmask_distrip_map[16] = { 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7};
//
//
const int cfeb1_layer01_hotchannelmask_vmereg          = hcm101_adr;
const int cfeb1_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb1_layer01_hotchannelmask_distrip_map[16] = { 8, 9,10,11,12,13,14,15, 8, 9,10,11,12,13,14,15};
//
const int cfeb1_layer23_hotchannelmask_vmereg          = hcm123_adr;
const int cfeb1_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb1_layer23_hotchannelmask_distrip_map[16] = { 8, 9,10,11,12,13,14,15, 8, 9,10,11,12,13,14,15};
//
const int cfeb1_layer45_hotchannelmask_vmereg          = hcm145_adr;
const int cfeb1_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb1_layer45_hotchannelmask_distrip_map[16] = { 8, 9,10,11,12,13,14,15, 8, 9,10,11,12,13,14,15};
//
//
const int cfeb2_layer01_hotchannelmask_vmereg          = hcm201_adr;
const int cfeb2_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb2_layer01_hotchannelmask_distrip_map[16] = {16,17,18,19,20,21,22,23,16,17,18,19,20,21,22,23};
//
const int cfeb2_layer23_hotchannelmask_vmereg          = hcm223_adr;
const int cfeb2_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb2_layer23_hotchannelmask_distrip_map[16] = {16,17,18,19,20,21,22,23,16,17,18,19,20,21,22,23};
//
const int cfeb2_layer45_hotchannelmask_vmereg          = hcm245_adr;
const int cfeb2_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb2_layer45_hotchannelmask_distrip_map[16] = {16,17,18,19,20,21,22,23,16,17,18,19,20,21,22,23};
//
//
const int cfeb3_layer01_hotchannelmask_vmereg          = hcm301_adr;
const int cfeb3_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb3_layer01_hotchannelmask_distrip_map[16] = {24,25,26,27,28,29,30,31,24,25,26,27,28,29,30,31};
//
const int cfeb3_layer23_hotchannelmask_vmereg          = hcm323_adr;
const int cfeb3_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb3_layer23_hotchannelmask_distrip_map[16] = {24,25,26,27,28,29,30,31,24,25,26,27,28,29,30,31};
//
const int cfeb3_layer45_hotchannelmask_vmereg          = hcm345_adr;
const int cfeb3_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb3_layer45_hotchannelmask_distrip_map[16] = {24,25,26,27,28,29,30,31,24,25,26,27,28,29,30,31};
//
// 
const int cfeb4_layer01_hotchannelmask_vmereg          = hcm401_adr;
const int cfeb4_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb4_layer01_hotchannelmask_distrip_map[16] = {32,33,34,35,36,37,38,39,32,33,34,35,36,37,38,39};
//
const int cfeb4_layer23_hotchannelmask_vmereg          = hcm423_adr;
const int cfeb4_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb4_layer23_hotchannelmask_distrip_map[16] = {32,33,34,35,36,37,38,39,32,33,34,35,36,37,38,39};
//
const int cfeb4_layer45_hotchannelmask_vmereg          = hcm445_adr;
const int cfeb4_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb4_layer45_hotchannelmask_distrip_map[16] = {32,33,34,35,36,37,38,39,32,33,34,35,36,37,38,39};
//
// 
const int cfeb5_layer01_hotchannelmask_vmereg          = hcm501_adr;
const int cfeb5_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb5_layer01_hotchannelmask_distrip_map[16] = {40,41,42,43,44,45,46,47,40,41,42,43,44,45,46,47};
//
const int cfeb5_layer23_hotchannelmask_vmereg          = hcm523_adr;
const int cfeb5_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb5_layer23_hotchannelmask_distrip_map[16] = {40,41,42,43,44,45,46,47,40,41,42,43,44,45,46,47};
//
const int cfeb5_layer45_hotchannelmask_vmereg          = hcm545_adr;
const int cfeb5_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb5_layer45_hotchannelmask_distrip_map[16] = {40,41,42,43,44,45,46,47,40,41,42,43,44,45,46,47};
//
// 
const int cfeb6_layer01_hotchannelmask_vmereg          = hcm601_adr;
const int cfeb6_layer01_hotchannelmask_layer_map[16]   = { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
const int cfeb6_layer01_hotchannelmask_distrip_map[16] = {48,49,50,51,52,53,54,55,48,49,50,51,52,53,54,55};
//
const int cfeb6_layer23_hotchannelmask_vmereg          = hcm623_adr;
const int cfeb6_layer23_hotchannelmask_layer_map[16]   = { 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3};
const int cfeb6_layer23_hotchannelmask_distrip_map[16] = {48,49,50,51,52,53,54,55,48,49,50,51,52,53,54,55};
//
const int cfeb6_layer45_hotchannelmask_vmereg          = hcm645_adr;
const int cfeb6_layer45_hotchannelmask_layer_map[16]   = { 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5};
const int cfeb6_layer45_hotchannelmask_distrip_map[16] = {48,49,50,51,52,53,54,55,48,49,50,51,52,53,54,55};
//
const int hot_channel_mask_default = ON; 
//
//------------------------------------------------------------------
//0X68 = ADR_SEQ_TRIG_EN:  Sequencer Trigger Source Enables
//N.B. See TMB documentation first before controlling CFEBs through this register...
//------------------------------------------------------------------
const int clct_pat_trig_en_vmereg    =  seq_trig_en_adr;
const int clct_pat_trig_en_bitlo     =  0;
const int clct_pat_trig_en_bithi     =  0;
const int clct_pat_trig_en_default   =  1;
//
const int alct_pat_trig_en_vmereg    =  seq_trig_en_adr;
const int alct_pat_trig_en_bitlo     =  1;
const int alct_pat_trig_en_bithi     =  1;
const int alct_pat_trig_en_default   =  0;
//
const int match_pat_trig_en_vmereg   =  seq_trig_en_adr;
const int match_pat_trig_en_bitlo    =  2;
const int match_pat_trig_en_bithi    =  2;
const int match_pat_trig_en_default  =  0;
//
const int adb_ext_trig_en_vmereg     =  seq_trig_en_adr;
const int adb_ext_trig_en_bitlo      =  3;
const int adb_ext_trig_en_bithi      =  3;
const int adb_ext_trig_en_default    =  0;
//
const int dmb_ext_trig_en_vmereg     =  seq_trig_en_adr;
const int dmb_ext_trig_en_bitlo      =  4;
const int dmb_ext_trig_en_bithi      =  4;
const int dmb_ext_trig_en_default    =  0;
//
const int clct_ext_trig_en_vmereg    =  seq_trig_en_adr;
const int clct_ext_trig_en_bitlo     =  5;
const int clct_ext_trig_en_bithi     =  5;
const int clct_ext_trig_en_default   =  0;
//
const int alct_ext_trig_en_vmereg    =  seq_trig_en_adr;
const int alct_ext_trig_en_bitlo     =  6;
const int alct_ext_trig_en_bithi     =  6;
const int alct_ext_trig_en_default   =  0;
//
const int vme_ext_trig_vmereg        =  seq_trig_en_adr;
const int vme_ext_trig_bitlo         =  7;
const int vme_ext_trig_bithi         =  7;
const int vme_ext_trig_default       =  0;
//
const int ext_trig_inject_vmereg     =  seq_trig_en_adr;
const int ext_trig_inject_bitlo      =  8;
const int ext_trig_inject_bithi      =  8;
const int ext_trig_inject_default    =  0;
//
const int all_cfeb_active_vmereg     =  seq_trig_en_adr;
const int all_cfeb_active_bitlo      =  9;
const int all_cfeb_active_bithi      =  9;
const int all_cfeb_active_default    =  0;
//
const int cfebs_enabled_vmereg       =  seq_trig_en_adr;
const int cfebs_enabled_bitlo        = 10;
const int cfebs_enabled_bithi        = 14;
const int cfebs_enabled_default      =0x7f; //this is the config default: high bits go to cfebs_enabled_extend_vmereg
//
const int cfeb_enable_source_vmereg  =  seq_trig_en_adr;
const int cfeb_enable_source_bitlo   = 15;
const int cfeb_enable_source_bithi   = 15;
const int cfeb_enable_source_default =  1;
//
//
//------------------------------------------------------------------
//0X6A = ADR_SEQ_TRIG_DLY0:  Sequencer Trigger Source Delays
//------------------------------------------------------------------
const int alct_pretrig_width_vmereg  =  seq_trig_dly0_adr;
const int alct_pretrig_width_bitlo   =  0;
const int alct_pretrig_width_bithi   =  3;
const int alct_pretrig_width_default =  3;
//
const int alct_pretrig_delay_vmereg  =  seq_trig_dly0_adr;
const int alct_pretrig_delay_bitlo   =  4;
const int alct_pretrig_delay_bithi   =  7;
const int alct_pretrig_delay_default =  0;
//
const int alct_pattern_delay_vmereg  =  seq_trig_dly0_adr;
const int alct_pattern_delay_bitlo   =  8;
const int alct_pattern_delay_bithi   = 11;
const int alct_pattern_delay_default =  0;
//
const int adb_ext_trig_delay_vmereg  =  seq_trig_dly0_adr;
const int adb_ext_trig_delay_bitlo   = 12;
const int adb_ext_trig_delay_bithi   = 15;
const int adb_ext_trig_delay_default =  1;
//
//
//------------------------------------------------------------------
//0X6C = ADR_SEQ_TRIG_DLY1:  Sequencer Trigger Source Delays
//------------------------------------------------------------------
const int dmb_ext_trig_delay_vmereg   =  seq_trig_dly1_adr;
const int dmb_ext_trig_delay_bitlo    =  0;
const int dmb_ext_trig_delay_bithi    =  3;
const int dmb_ext_trig_delay_default  =  1;
//
const int clct_ext_trig_delay_vmereg  =  seq_trig_dly1_adr;
const int clct_ext_trig_delay_bitlo   =  4;
const int clct_ext_trig_delay_bithi   =  7;
const int clct_ext_trig_delay_default =  7;
//
const int alct_ext_trig_delay_vmereg  =  seq_trig_dly1_adr;
const int alct_ext_trig_delay_bitlo   =  8;
const int alct_ext_trig_delay_bithi   = 11;
const int alct_ext_trig_delay_default =  7;
//
const int layer_trig_delay_vmereg     =  seq_trig_dly1_adr;
const int layer_trig_delay_bitlo      = 12;
const int layer_trig_delay_bithi      = 15;
const int layer_trig_delay_default    =  0;
//
//
//------------------------------------------------------------------
//0X6E = ADR_SEQ_ID:  Sequencer Board + CSC Ids
//------------------------------------------------------------------
const int tmb_slot_vmereg =  seq_id_adr;
const int tmb_slot_bitlo  =  0;
const int tmb_slot_bithi  =  4;
// TMB is instantiated with a slot number, which will be its default
//
const int csc_id_vmereg   =  seq_id_adr;
const int csc_id_bitlo    =  5;
const int csc_id_bithi    =  8;
const int csc_id_default  =  5;
//
const int run_id_vmereg   =  seq_id_adr;
const int run_id_bitlo    =  9;
const int run_id_bithi    = 12;
const int run_id_default  =  0;
//
//
//------------------------------------------------------------------
//0X70 = ADR_SEQ_CLCT:  Sequencer CLCT configuration
//------------------------------------------------------------------
const int triad_persist_vmereg      =  seq_clct_adr;
const int triad_persist_bitlo       =  0;
const int triad_persist_bithi       =  3;
const int triad_persist_default     =  6;
//
const int hit_thresh_vmereg         =  seq_clct_adr;
const int hit_thresh_bitlo          =  4;
const int hit_thresh_bithi          =  6;
const int hit_thresh_default        =  4;
//
const int aff_thresh_vmereg         =  seq_clct_adr;
const int aff_thresh_bitlo          =  7;
const int aff_thresh_bithi          =  9;
const int aff_thresh_default        =  4; 
//
const int min_hits_pattern_vmereg   =  seq_clct_adr;
const int min_hits_pattern_bitlo    = 10;
const int min_hits_pattern_bithi    = 12;
const int min_hits_pattern_default  =  4;
//
const int drift_delay_vmereg        =  seq_clct_adr;
const int drift_delay_bitlo         = 13;
const int drift_delay_bithi         = 14;
const int drift_delay_default       =  2;
//
const int pretrigger_halt_vmereg    =  seq_clct_adr;
const int pretrigger_halt_bitlo     = 15;
const int pretrigger_halt_bithi     = 15;
const int pretrigger_halt_default   =  0;
//
//
//------------------------------------------------------------------
//0X72 = ADR_SEQ_FIFO:  Sequencer FIFO configuration
//------------------------------------------------------------------
const int FIFOMODE_NoCfebRaw_FullHeader     = 0;
const int FIFOMODE_AllCfebRaw_FullHeader    = 1;
const int FIFOMODE_LocalCfebRaw_FullHeader  = 2;
const int FIFOMODE_NoCfebRaw_ShortHeader    = 3;
const int FIFOMODE_NoCfebRaw_NoHeader       = 4;
//
const int fifo_mode_vmereg         =  seq_fifo_adr;
const int fifo_mode_bitlo          =  0;
const int fifo_mode_bithi          =  2;
const int fifo_mode_default        =  FIFOMODE_AllCfebRaw_FullHeader;
//
const int fifo_tbins_vmereg        =  seq_fifo_adr;
const int fifo_tbins_bitlo         =  3;
const int fifo_tbins_bithi         =  7;
const int fifo_tbins_default       =  7;
//
const int fifo_pretrig_vmereg      =  seq_fifo_adr;
const int fifo_pretrig_bitlo       =  8;
const int fifo_pretrig_bithi       = 12;
const int fifo_pretrig_default     =  2;
//
const int fifo_no_raw_hits_vmereg  =  seq_fifo_adr;
const int fifo_no_raw_hits_bitlo   = 13;
const int fifo_no_raw_hits_bithi   = 13;
const int fifo_no_raw_hits_default =  0;
//
const int cfeb_badbits_readout_vmereg  =  seq_fifo_adr;
const int cfeb_badbits_readout_bitlo   = 15;
const int cfeb_badbits_readout_bithi   = 15;
const int cfeb_badbits_readout_default =  0;
//
//
//------------------------------------------------------------------
//0X74 = ADR_SEQ_L1A:  Sequencer L1A configuration
//------------------------------------------------------------------
const int l1adelay_vmereg          =  seq_l1a_adr;
const int l1adelay_bitlo           =  0;
const int l1adelay_bithi           =  7;
const int l1adelay_default         =128;
//
const int l1a_window_size_vmereg   =  seq_l1a_adr;
const int l1a_window_size_bitlo    =  8;
const int l1a_window_size_bithi    = 11;
const int l1a_window_size_default  =  3;
//
const int tmb_l1a_internal_vmereg  =  seq_l1a_adr;
const int tmb_l1a_internal_bitlo   = 12;
const int tmb_l1a_internal_bithi   = 12;
const int tmb_l1a_internal_default =  0;
//
//
//------------------------------------------------------------------
//0X76 = ADR_SEQ_OFFSET:  Sequencer Counter Offsets
//------------------------------------------------------------------
const int l1a_offset_vmereg  =  seq_offset_adr;
const int l1a_offset_bitlo   =  0;
const int l1a_offset_bithi   =  3;
const int l1a_offset_default =  0;
//
const int bxn_offset_vmereg  =  seq_offset_adr;
const int bxn_offset_bitlo   =  4;
const int bxn_offset_bithi   = 15;
const int bxn_offset_default =  0;
//
//
//------------------------------------------------------------------
//0X78 = ADR_SEQ_CLCT0:  Sequencer Latched CLCT0
//------------------------------------------------------------------
const int CLCT0_valid_vmereg        =  seq_clct0_adr;
const int CLCT0_valid_bitlo         =  0;
const int CLCT0_valid_bithi         =  0;
//
const int CLCT0_nhit_vmereg         =  seq_clct0_adr;
const int CLCT0_nhit_bitlo          =  1;
const int CLCT0_nhit_bithi          =  3;
//
const int CLCT0_pattern_vmereg      =  seq_clct0_adr;
const int CLCT0_pattern_bitlo       =  4;
const int CLCT0_pattern_bithi       =  7;
//
const int CLCT0_keyHalfStrip_vmereg =  seq_clct0_adr;
const int CLCT0_keyHalfStrip_bitlo  =  8;
const int CLCT0_keyHalfStrip_bithi  = 15;
//
//
//------------------------------------------------------------------
//0X7A = ADR_SEQ_CLCT1:  Sequencer Latched CLCT1
//------------------------------------------------------------------
const int CLCT1_valid_vmereg        =  seq_clct1_adr;
const int CLCT1_valid_bitlo         =  0;
const int CLCT1_valid_bithi         =  0;
//
const int CLCT1_nhit_vmereg         =  seq_clct1_adr;
const int CLCT1_nhit_bitlo          =  1;
const int CLCT1_nhit_bithi          =  3;
//
const int CLCT1_pattern_vmereg      =  seq_clct1_adr;
const int CLCT1_pattern_bitlo       =  4;
const int CLCT1_pattern_bithi       =  7;
//
const int CLCT1_keyHalfStrip_vmereg =  seq_clct1_adr;
const int CLCT1_keyHalfStrip_bitlo  =  8;
const int CLCT1_keyHalfStrip_bithi  = 15;
//
//
//------------------------------------------------------------------
//0X86 = ADR_TMB_TRIG:  TMB Trigger configuration/MPC accept
//------------------------------------------------------------------
const int tmb_sync_err_enable_vmereg  =  tmb_trig_adr;
const int tmb_sync_err_enable_bitlo   =  0;
const int tmb_sync_err_enable_bithi   =  1;
const int tmb_sync_err_enable_default =  3;
//
const int tmb_allow_alct_vmereg       =  tmb_trig_adr;
const int tmb_allow_alct_bitlo        =  2;
const int tmb_allow_alct_bithi        =  2;
const int tmb_allow_alct_default      =  0;
//
const int tmb_allow_clct_vmereg       =  tmb_trig_adr;
const int tmb_allow_clct_bitlo        =  3;
const int tmb_allow_clct_bithi        =  3;
const int tmb_allow_clct_default      =  1;
//
const int tmb_allow_match_vmereg      =  tmb_trig_adr;
const int tmb_allow_match_bitlo       =  4;
const int tmb_allow_match_bithi       =  4;
const int tmb_allow_match_default     =  1;
//
const int mpc_rx_delay_vmereg         =  tmb_trig_adr;
const int mpc_rx_delay_bitlo          =  5;
const int mpc_rx_delay_bithi          =  8;
const int mpc_rx_delay_default        =  7;
//
const int mpc_accept_vmereg           =  tmb_trig_adr;
const int mpc_accept_bitlo            =  9;
const int mpc_accept_bithi            = 10;
//
const int mpc_reserved_vmereg         =  tmb_trig_adr;
const int mpc_reserved_bitlo          = 11;
const int mpc_reserved_bithi          = 12;
//
const int mpc_sel_ttc_bx0_vmereg      =  tmb_trig_adr;
const int mpc_sel_ttc_bx0_bitlo       = 13;
const int mpc_sel_ttc_bx0_bithi       = 13;
const int mpc_sel_ttc_bx0_default     =  1;
//
const int mpc_idle_blank_vmereg       =  tmb_trig_adr;
const int mpc_idle_blank_bitlo        = 14;
const int mpc_idle_blank_bithi        = 14;
const int mpc_idle_blank_default      =  0;
//
//
const int mpc_output_enable_vmereg    =  tmb_trig_adr;
const int mpc_output_enable_bitlo     = 15;
const int mpc_output_enable_bithi     = 15;
const int mpc_output_enable_default   =  1;
//
//
//------------------------------------------------------------------
//0X88 = ADR_MPC0_FRAME0:  MPC0 Frame0 Data Sent to MPC
//------------------------------------------------------------------
const int mpc0_frame0_alct_first_key_vmereg         = mpc0_frame0_adr;
const int mpc0_frame0_alct_first_key_bitlo          = 0;
const int mpc0_frame0_alct_first_key_bithi          = 6;
const int mpc0_frame0_alct_first_key_default        = 0;
//
//
const int mpc0_frame0_clct_first_pat_vmereg         = mpc0_frame0_adr;
const int mpc0_frame0_clct_first_pat_bitlo          =  7;
const int mpc0_frame0_clct_first_pat_bithi          = 10;
const int mpc0_frame0_clct_first_pat_default        =  0;
//
//
const int mpc0_frame0_lct_first_quality_vmereg      = mpc0_frame0_adr;
const int mpc0_frame0_lct_first_quality_bitlo       = 11;
const int mpc0_frame0_lct_first_quality_bithi       = 14;
const int mpc0_frame0_lct_first_quality_default     =  0;
//
//
const int mpc0_frame0_first_vpf_vmereg              = mpc0_frame0_adr;
const int mpc0_frame0_first_vpf_bitlo               = 15;
const int mpc0_frame0_first_vpf_bithi               = 15;
const int mpc0_frame0_first_vpf_default             =  0;
//
//
//------------------------------------------------------------------
//0X8A = ADR_MPC0_FRAME1:  MPC0 Frame1 Data Sent to MPC
//------------------------------------------------------------------
const int mpc0_frame1_clct_first_key_vmereg         = mpc0_frame1_adr;
const int mpc0_frame1_clct_first_key_bitlo          = 0;
const int mpc0_frame1_clct_first_key_bithi          = 7;
const int mpc0_frame1_clct_first_key_default        = 0;
//
//
const int mpc0_frame1_clct_first_bend_vmereg        = mpc0_frame1_adr;
const int mpc0_frame1_clct_first_bend_bitlo         = 8;
const int mpc0_frame1_clct_first_bend_bithi         = 8;
const int mpc0_frame1_clct_first_bend_default       = 0;
//
//
const int mpc0_frame1_sync_err_vmereg               = mpc0_frame1_adr;
const int mpc0_frame1_sync_err_bitlo                = 9;
const int mpc0_frame1_sync_err_bithi                = 9;
const int mpc0_frame1_sync_err_default              = 0;
//
//
const int mpc0_frame1_alct_first_bxn_vmereg         = mpc0_frame1_adr;
const int mpc0_frame1_alct_first_bxn_bitlo          = 10;
const int mpc0_frame1_alct_first_bxn_bithi          = 10;
const int mpc0_frame1_alct_first_bxn_default        =  0;
//
//
const int mpc0_frame1_clct_first_bx0_local_vmereg   = mpc0_frame1_adr;
const int mpc0_frame1_clct_first_bx0_local_bitlo    = 11;
const int mpc0_frame1_clct_first_bx0_local_bithi    = 11;
const int mpc0_frame1_clct_first_bx0_local_default  =  0;
//
//
const int mpc0_frame1_csc_id_vmereg                 = mpc0_frame1_adr;
const int mpc0_frame1_csc_id_bitlo                  = 12;
const int mpc0_frame1_csc_id_bithi                  = 15;
const int mpc0_frame1_csc_id_default                = 0;
//
//
//------------------------------------------------------------------
//0X8C = ADR_MPC1_FRAME0:  MPC1 Frame0 Data Sent to MPC
//------------------------------------------------------------------
const int mpc1_frame0_alct_second_key_vmereg        = mpc1_frame0_adr;
const int mpc1_frame0_alct_second_key_bitlo         = 0;
const int mpc1_frame0_alct_second_key_bithi         = 6;
const int mpc1_frame0_alct_second_key_default       = 0;
//
//
const int mpc1_frame0_clct_second_pat_vmereg        = mpc1_frame0_adr;
const int mpc1_frame0_clct_second_pat_bitlo         =  7;
const int mpc1_frame0_clct_second_pat_bithi         = 10;
const int mpc1_frame0_clct_second_pat_default       =  0;
//
//
const int mpc1_frame0_lct_second_quality_vmereg     = mpc1_frame0_adr;
const int mpc1_frame0_lct_second_quality_bitlo      = 11;
const int mpc1_frame0_lct_second_quality_bithi      = 14;
const int mpc1_frame0_lct_second_quality_default    =  0;
//
//
const int mpc1_frame0_second_vpf_vmereg             = mpc1_frame0_adr;
const int mpc1_frame0_second_vpf_bitlo              = 15;
const int mpc1_frame0_second_vpf_bithi              = 15;
const int mpc1_frame0_second_vpf_default            = 0;
//
//
//------------------------------------------------------------------
//0X8E = ADR_MPC1_FRAME1:  MPC1 Frame1 Data Sent to MPC
//------------------------------------------------------------------
const int mpc1_frame1_clct_second_key_vmereg        = mpc1_frame1_adr;
const int mpc1_frame1_clct_second_key_bitlo         = 0;
const int mpc1_frame1_clct_second_key_bithi         = 7;
const int mpc1_frame1_clct_second_key_default       = 0;
//
//
const int mpc1_frame1_clct_second_bend_vmereg       = mpc1_frame1_adr;
const int mpc1_frame1_clct_second_bend_bitlo        = 8;
const int mpc1_frame1_clct_second_bend_bithi        = 8;
const int mpc1_frame1_clct_second_bend_default      = 0;
//
//
const int mpc1_frame1_sync_err_vmereg               = mpc1_frame1_adr;
const int mpc1_frame1_sync_err_bitlo                = 9;
const int mpc1_frame1_sync_err_bithi                = 9;
const int mpc1_frame1_sync_err_default              = 0;
//
//
const int mpc1_frame1_alct_second_bxn_vmereg        = mpc1_frame1_adr;
const int mpc1_frame1_alct_second_bxn_bitlo         = 10;
const int mpc1_frame1_alct_second_bxn_bithi         = 10;
const int mpc1_frame1_alct_second_bxn_default       =  0;
//
//
const int mpc1_frame1_clct_second_bx0_local_vmereg  = mpc1_frame1_adr;
const int mpc1_frame1_clct_second_bx0_local_bitlo   = 11;
const int mpc1_frame1_clct_second_bx0_local_bithi   = 11;
const int mpc1_frame1_clct_second_bx0_local_default = 0;
//
//
const int mpc1_frame1_csc_id_vmereg                 = mpc1_frame1_adr;
const int mpc1_frame1_csc_id_bitlo                  = 12;
const int mpc1_frame1_csc_id_bithi                  = 15;
const int mpc1_frame1_csc_id_default                = 0;
//
//
//------------------------------------------------------------------
//0X98 = ADR_SCP_CTRL:  Scope control
//------------------------------------------------------------------
const int scope_in_readout_vmereg    =  scp_ctrl_adr;
const int scope_in_readout_bitlo     =  3;
const int scope_in_readout_bithi     =  3;
const int scope_in_readout_default   =  0;
//
//
//------------------------------------------------------------------
//0XA8 = ADR_ALCTFIFO1:  ALCT Raw Hits RAM control
//------------------------------------------------------------------
const int alct_raw_reset_vmereg         =  alctfifo1_adr;
const int alct_raw_reset_bitlo          =  0;
const int alct_raw_reset_bithi          =  0;
const int alct_raw_reset_default        =  0;
//
const int alct_raw_read_address_vmereg  =  alctfifo1_adr;
const int alct_raw_read_address_bitlo   =  1;
const int alct_raw_read_address_bithi   = 11;
const int alct_raw_read_address_default =  0;
//
const int alct_demux_mode_vmereg        =  alctfifo1_adr;
const int alct_demux_mode_bitlo         = 13;
const int alct_demux_mode_bithi         = 13;
const int alct_demux_mode_default       =  0;
//
const int RAM_DATA   = 0x0;
const int DEMUX_DATA = 0x1;
//
//------------------------------------------------------------------
//0XAA = ADR_ALCTFIFO2:  ALCT Raw Hits RAM data LSBs
//------------------------------------------------------------------
const int alct_raw_lsbs_vmereg =  alctfifo2_adr;
const int alct_raw_lsbs_bitlo  =  0;
const int alct_raw_lsbs_bithi  = 15;
//
//
//------------------------------------------------------------------
//0XAC = ADR_SEQMOD:  Sequencer Trigger Modifiers
// updated for 1 May 2008 firmware
//------------------------------------------------------------------
const int clct_flush_delay_vmereg              =  seqmod_adr;
const int clct_flush_delay_bitlo               =  0;
const int clct_flush_delay_bithi               =  3;
const int clct_flush_delay_default             =  1;
//
const int wr_buffer_autoclear_vmereg           =  seqmod_adr;
const int wr_buffer_autoclear_bitlo            =  4;
const int wr_buffer_autoclear_bithi            =  4;
const int wr_buffer_autoclear_default          =  1;
//
const int clct_write_continuous_enable_vmereg  =  seqmod_adr;
const int clct_write_continuous_enable_bitlo   =  5;
const int clct_write_continuous_enable_bithi   =  5;
const int clct_write_continuous_enable_default =  0;
//
const int wrt_buf_required_vmereg              =  seqmod_adr;
const int wrt_buf_required_bitlo               =  6;
const int wrt_buf_required_bithi               =  6;
const int wrt_buf_required_default             =  1;
//
const int valid_clct_required_vmereg           =  seqmod_adr;
const int valid_clct_required_bitlo            =  7;
const int valid_clct_required_bithi            =  7;
const int valid_clct_required_default          =  1;
//
const int l1a_allow_match_vmereg               =  seqmod_adr;
const int l1a_allow_match_bitlo                =  8;
const int l1a_allow_match_bithi                =  8;
const int l1a_allow_match_default              =  1;
//
const int l1a_allow_notmb_vmereg               =  seqmod_adr;
const int l1a_allow_notmb_bitlo                =  9;
const int l1a_allow_notmb_bithi                =  9;
const int l1a_allow_notmb_default              =  0;
//
const int l1a_allow_nol1a_vmereg               =  seqmod_adr;
const int l1a_allow_nol1a_bitlo                = 10;
const int l1a_allow_nol1a_bithi                = 10;
const int l1a_allow_nol1a_default              =  0;
//
const int l1a_allow_alct_only_vmereg           =  seqmod_adr;
const int l1a_allow_alct_only_bitlo            = 11;
const int l1a_allow_alct_only_bithi            = 11;
const int l1a_allow_alct_only_default          =  0;
//
const int scint_veto_clr_vmereg                =  seqmod_adr;
const int scint_veto_clr_bitlo                 = 12;
const int scint_veto_clr_bithi                 = 12;
const int scint_veto_clr_default               =  0;
//
const int scint_veto_vme_vmereg                =  seqmod_adr;
const int scint_veto_vme_bitlo                 = 13;
const int scint_veto_vme_bithi                 = 13;
//
//
//------------------------------------------------------------------
//0XAE = ADR_SEQSM:  Sequencer Machine State
//------------------------------------------------------------------
const int clct_state_machine_vmereg      =  seqsm_adr;
const int clct_state_machine_bitlo       =  0;
const int clct_state_machine_bithi       =  2;
//
const int readout_state_machine_vmereg   =  seqsm_adr;
const int readout_state_machine_bitlo    =  3;
const int readout_state_machine_bithi    =  7;
//
const int buffer_queue_full_vmereg       =  seqsm_adr;
const int buffer_queue_full_bitlo        =  8;
const int buffer_queue_full_bithi        =  8;
//
const int buffer_queue_empty_vmereg      =  seqsm_adr;
const int buffer_queue_empty_bitlo       =  9;
const int buffer_queue_empty_bithi       =  9;
//
const int buffer_queue_overflow_vmereg   =  seqsm_adr;
const int buffer_queue_overflow_bitlo    = 10;
const int buffer_queue_overflow_bithi    = 10;
//
const int buffer_queue_underflow_vmereg  =  seqsm_adr;
const int buffer_queue_underflow_bitlo   = 11;
const int buffer_queue_underflow_bithi   = 11;
//
//
//------------------------------------------------------------------
//0XB0 = ADR_SEQCLCTM:  Sequencer CLCT (Most Significant Bits)
//------------------------------------------------------------------
const int CLCT_BXN_vmereg      =  seq_clctm_adr;
const int CLCT_BXN_bitlo       =  0;
const int CLCT_BXN_bithi       =  1;
//
const int CLCT_sync_err_vmereg =  seq_clctm_adr;
const int CLCT_sync_err_bitlo  =  2;
const int CLCT_sync_err_bithi  =  2;
//
//
//------------------------------------------------------------------
//0XB2 = ADR_TMBTIM:  TMB Timing for ALCT*CLCT Coincidence
//------------------------------------------------------------------
const int alct_vpf_delay_vmereg          =  tmbtim_adr;
const int alct_vpf_delay_bitlo           =  0;
const int alct_vpf_delay_bithi           =  3;
const int alct_vpf_delay_default         =  4;
//
const int alct_match_window_size_vmereg  =  tmbtim_adr;
const int alct_match_window_size_bitlo   =  4;
const int alct_match_window_size_bithi   =  7;
const int alct_match_window_size_default =  3;
//
const int mpc_tx_delay_vmereg            =  tmbtim_adr;
const int mpc_tx_delay_bitlo             =  8;
const int mpc_tx_delay_bithi             = 11;
const int mpc_tx_delay_default           =  0;
//
const int clct_match_window_size_vmereg  =  tmbtim_adr;
const int clct_match_window_size_bitlo   = 12;
const int clct_match_window_size_bithi   = 15;
const int clct_match_window_size_default =  3;
//
//
//------------------------------------------------------------------
//0XB6 = ADR_RPC_CFG:  RPC Configuration
//------------------------------------------------------------------
const int rpc_exists_vmereg       =  rpc_cfg_adr;
const int rpc_exists_bitlo        =  0;
const int rpc_exists_bithi        =  1;
const int rpc_exists_default      =  0x3;
//
const int rpc_read_enable_vmereg  =  rpc_cfg_adr;
const int rpc_read_enable_bitlo   =  4;
const int rpc_read_enable_bithi   =  4;
const int rpc_read_enable_default =  1;
//
const int rpc_bxn_offset_vmereg   =  rpc_cfg_adr;
const int rpc_bxn_offset_bitlo    =  5;
const int rpc_bxn_offset_bithi    =  8;
const int rpc_bxn_offset_default  =  0;
//
const int rpc_bank_vmereg         =  rpc_cfg_adr;
const int rpc_bank_bitlo          =  9;
const int rpc_bank_bithi          = 10;
const int rpc_bank_default        =  0;
//
const int rpc_rbxn_vmereg         =  rpc_cfg_adr;
const int rpc_rbxn_bitlo          = 11;
const int rpc_rbxn_bithi          = 13;
//
const int rpc_done_vmereg         =  rpc_cfg_adr;
const int rpc_done_bitlo          = 14;
const int rpc_done_bithi          = 14;
//
//
//------------------------------------------------------------------
//0XBA = ADR_RPC_RAW_DELAY:  RPC Raw Hits Data Delay
//------------------------------------------------------------------
const int rpc0_raw_delay_vmereg  =  rpc_raw_delay_adr;
const int rpc0_raw_delay_bitlo   =  0;
const int rpc0_raw_delay_bithi   =  3;
const int rpc0_raw_delay_default =  0;
//
const int rpc1_raw_delay_vmereg  =  rpc_raw_delay_adr;
const int rpc1_raw_delay_bitlo   =  4;
const int rpc1_raw_delay_bithi   =  7;
const int rpc1_raw_delay_default =  0;
//
const int rpc0_bxn_diff_vmereg   =  rpc_raw_delay_adr;
const int rpc0_bxn_diff_bitlo    =  8;
const int rpc0_bxn_diff_bithi    = 11;
//
const int rpc1_bxn_diff_vmereg   =  rpc_raw_delay_adr;
const int rpc1_bxn_diff_bitlo    = 12;
const int rpc1_bxn_diff_bithi    = 15;
//
//
//------------------------------------------------------------------
//0XBC = ADR_RPC_INJ:  RPC Injector Control
//------------------------------------------------------------------
const int rpc_mask_all_vmereg   =  rpc_inj_adr;
const int rpc_mask_all_bitlo    =  0;
const int rpc_mask_all_bithi    =  0;
const int rpc_mask_all_default  =  1;
//
const int inj_mask_rat_vmereg   =  rpc_inj_adr;
const int inj_mask_rat_bitlo    =  1;
const int inj_mask_rat_bithi    =  1;
const int inj_mask_rat_default  =  0;
//
const int inj_mask_rpc_vmereg   =  rpc_inj_adr;
const int inj_mask_rpc_bitlo    =  2;
const int inj_mask_rpc_bithi    =  2;
const int inj_mask_rpc_default  =  1;
//
const int inj_delay_rat_vmereg  =  rpc_inj_adr;
const int inj_delay_rat_bitlo   =  3;
const int inj_delay_rat_bithi   =  6;
const int inj_delay_rat_default =  7;              //TMB documentation says this should be 0
//
const int rpc_inj_sel_vmereg    =  rpc_inj_adr;
const int rpc_inj_sel_bitlo     =  7;
const int rpc_inj_sel_bithi     =  7;
const int rpc_inj_sel_default   =  0;
//
const int rpc_inj_wdata_vmereg  =  rpc_inj_adr;
const int rpc_inj_wdata_bitlo   =  8;
const int rpc_inj_wdata_bithi   = 10;
const int rpc_inj_wdata_default =  0;
//
const int rpc_inj_rdata_vmereg  =  rpc_inj_adr;
const int rpc_inj_rdata_bitlo   = 11;
const int rpc_inj_rdata_bithi   = 13;
//
//
//------------------------------------------------------------------
//0XC4 = ADR_RPC_TBINS:  RPC FIFO Time Bins
//------------------------------------------------------------------
const int fifo_tbins_rpc_vmereg    = rpc_tbins_adr;
const int fifo_tbins_rpc_bitlo     =  0;
const int fifo_tbins_rpc_bithi     =  4;
const int fifo_tbins_rpc_default   =  7;
//
const int fifo_pretrig_rpc_vmereg  = rpc_tbins_adr;
const int fifo_pretrig_rpc_bitlo   =  5;
const int fifo_pretrig_rpc_bithi   =  9;
const int fifo_pretrig_rpc_default =  2;
//
const int rpc_decouple_vmereg      = rpc_tbins_adr;
const int rpc_decouple_bitlo       = 10;
const int rpc_decouple_bithi       = 10;
const int rpc_decouple_default     =  0;
//
//
//------------------------------------------------------------------
//0XCA = ADR_BX0_DELAY:  BX0 to MPC delays
//------------------------------------------------------------------
const int alct_bx0_delay_vmereg   = bx0_delay_adr ;
const int alct_bx0_delay_bitlo    =  0;
const int alct_bx0_delay_bithi    =  3;
const int alct_bx0_delay_default  =  0;
//
const int clct_bx0_delay_vmereg   = bx0_delay_adr ;
const int clct_bx0_delay_bitlo    =  4;
const int clct_bx0_delay_bithi    =  7;
const int clct_bx0_delay_default  =  0;
//
const int alct_bx0_enable_vmereg  = bx0_delay_adr;
const int alct_bx0_enable_bitlo   =  8;
const int alct_bx0_enable_bithi   =  8;
const int alct_bx0_enable_default =  1;
//
const int bx0_vpf_test_vmereg     = bx0_delay_adr;
const int bx0_vpf_test_bitlo      =  9;
const int bx0_vpf_test_bithi      =  9;
const int bx0_vpf_test_default    =  0;
//
const int bx0_match_vmereg        = bx0_delay_adr;
const int bx0_match_bitlo         = 10;
const int bx0_match_bithi         = 10;
//
//-----------------------------------------------------------------------------
//0XCC = ADR_NON_TRIG_RO:  Non-Triggering Event Enables + ME1/1A(1B) reversal 
//-----------------------------------------------------------------------------
const int tmb_allow_alct_nontrig_readout_vmereg    = non_trig_readout_adr ;
const int tmb_allow_alct_nontrig_readout_bitlo     =  0;
const int tmb_allow_alct_nontrig_readout_bithi     =  0;
const int tmb_allow_alct_nontrig_readout_default   =  0;
//
const int tmb_allow_clct_nontrig_readout_vmereg    = non_trig_readout_adr ;
const int tmb_allow_clct_nontrig_readout_bitlo     =  1;
const int tmb_allow_clct_nontrig_readout_bithi     =  1;
const int tmb_allow_clct_nontrig_readout_default   =  0;
//
const int tmb_allow_match_nontrig_readout_vmereg   = non_trig_readout_adr ;
const int tmb_allow_match_nontrig_readout_bitlo    =  2;
const int tmb_allow_match_nontrig_readout_bithi    =  2;
const int tmb_allow_match_nontrig_readout_default  =  1;
//
const int mpc_block_me1a_vmereg                    = non_trig_readout_adr ;
const int mpc_block_me1a_bitlo                     =  3;
const int mpc_block_me1a_bithi                     =  3;
const int mpc_block_me1a_default                   =  1;
//
const int clct_pretrigger_counter_non_me11_vmereg  = non_trig_readout_adr ;
const int clct_pretrigger_counter_non_me11_bitlo   =  4;
const int clct_pretrigger_counter_non_me11_bithi   =  4;
const int clct_pretrigger_counter_non_me11_default =  0;
//
const int csc_me11_vmereg                          = non_trig_readout_adr ;
const int csc_me11_bitlo                           =  5;
const int csc_me11_bithi                           =  5;
//
const int clct_stagger_vmereg                      = non_trig_readout_adr;
const int clct_stagger_bitlo                       =  6;
const int clct_stagger_bithi                       =  6;
//
const int reverse_stagger_vmereg                   = non_trig_readout_adr ;
const int reverse_stagger_bitlo                    =  7;
const int reverse_stagger_bithi                    =  7;
//
const int reverse_me1a_vmereg                      = non_trig_readout_adr ;
const int reverse_me1a_bitlo                       =  8;
const int reverse_me1a_bithi                       =  8;
//
const int reverse_me1b_vmereg                      = non_trig_readout_adr ;
const int reverse_me1b_bitlo                       =  9;
const int reverse_me1b_bithi                       =  9;
//
// Although these are read-only bits, we set it in the xml file to define what TMB firmware type to expect
const int tmb_firmware_compile_type_vmereg         = non_trig_readout_adr ;
const int tmb_firmware_compile_type_bitlo          = 12;
const int tmb_firmware_compile_type_bithi          = 15;
const int tmb_firmware_compile_type_default        = 0xa;
//
// These are the bits in register CC which are readout according to the following firmware compile types:
const int TMB_FIRMWARE_TYPE_A = 0xa;
const int TMB_FIRMWARE_TYPE_B = 0xb;
const int TMB_FIRMWARE_TYPE_C = 0xc;
const int TMB_FIRMWARE_TYPE_D = 0xd;
//
//
//------------------------------------------------------------------
//0XD4 = ADR_JTAGSM0:  JTAG State Machine Control (reads JTAG PROM)
//------------------------------------------------------------------
const int jtag_state_machine_start_vmereg         =  jtag_sm_ctrl_adr;
const int jtag_state_machine_start_bitlo          =  0;
const int jtag_state_machine_start_bithi          =  0;
const int jtag_state_machine_start_default        =  0;
//
const int jtag_state_machine_sreset_vmereg        =  jtag_sm_ctrl_adr;
const int jtag_state_machine_sreset_bitlo         =  1;
const int jtag_state_machine_sreset_bithi         =  1;
const int jtag_state_machine_sreset_default       =  0;
//
const int jtag_state_machine_select_vmereg     =  jtag_sm_ctrl_adr;
const int jtag_state_machine_select_bitlo      =  2;
const int jtag_state_machine_select_bithi      =  2;
const int jtag_state_machine_select_default    =  0;
const int jtag_state_machine_select_expected   =  0;   //expect old data format
//
const int jtag_state_machine_busy_vmereg          =  jtag_sm_ctrl_adr;
const int jtag_state_machine_busy_bitlo           =  3;
const int jtag_state_machine_busy_bithi           =  3;
//
const int jtag_state_machine_aborted_vmereg       =  jtag_sm_ctrl_adr;
const int jtag_state_machine_aborted_bitlo        =  4;
const int jtag_state_machine_aborted_bithi        =  4;
const int jtag_state_machine_aborted_expected     =  0;   //expect JTAG state machine not to abort
//
const int jtag_state_machine_cksum_ok_vmereg      =  jtag_sm_ctrl_adr;
const int jtag_state_machine_cksum_ok_bitlo       =  5;
const int jtag_state_machine_cksum_ok_bithi       =  5;
const int jtag_state_machine_cksum_ok_expected    =  1;   //expect checksum OK
//
const int jtag_state_machine_wdcnt_ok_vmereg      =  jtag_sm_ctrl_adr;
const int jtag_state_machine_wdcnt_ok_bitlo       =  6;
const int jtag_state_machine_wdcnt_ok_bithi       =  6;
const int jtag_state_machine_wdcnt_ok_expected    =  1;   //expect wordcount OK
//
const int jtag_state_machine_tck_fpga_ok_vmereg   =  jtag_sm_ctrl_adr;
const int jtag_state_machine_tck_fpga_ok_bitlo    =  7;
const int jtag_state_machine_tck_fpga_ok_bithi    =  7;
const int jtag_state_machine_tck_fpga_ok_expected =  1;   //expect FPGA tck OK
//
const int jtag_state_machine_vme_ready_vmereg     =  jtag_sm_ctrl_adr; 
const int jtag_state_machine_vme_ready_bitlo      =  8; 
const int jtag_state_machine_vme_ready_bithi      =  8; 
const int jtag_state_machine_vme_ready_expected   =  1;   //expect VME ready
//
const int jtag_state_machine_ok_vmereg            =  jtag_sm_ctrl_adr;
const int jtag_state_machine_ok_bitlo             =  9;
const int jtag_state_machine_ok_bithi             =  9;
const int jtag_state_machine_ok_expected          =  1;   //expect JTAG state machine OK
//
const int jtag_state_machine_oe_vmereg            =  jtag_sm_ctrl_adr;
const int jtag_state_machine_oe_bitlo             = 10;
const int jtag_state_machine_oe_bithi             = 10;
//
const int jtag_disable_write_to_adr10_vmereg      =  jtag_sm_ctrl_adr;
const int jtag_disable_write_to_adr10_bitlo       = 11;
const int jtag_disable_write_to_adr10_bithi       = 11;
const int jtag_disable_write_to_adr10_default     =  0;
//
const int jtag_state_machine_throttle_vmereg      =  jtag_sm_ctrl_adr;
const int jtag_state_machine_throttle_bitlo       = 12;
const int jtag_state_machine_throttle_bithi       = 15;
const int jtag_state_machine_throttle_default     =  0;
//
//
//------------------------------------------------------------------
//0XD6 = ADR_JTAGSM1:  JTAG State Machine Word Count
//------------------------------------------------------------------
const int jtag_state_machine_word_count_vmereg =  jtag_sm_wdcnt_adr; 
const int jtag_state_machine_word_count_bitlo  =  0; 
const int jtag_state_machine_word_count_bithi  = 15; 
//
//
//------------------------------------------------------------------
//0XD8 = ADR_JTAGSM2:  JTAG State Machine Checksum
// greg, add bits 12-15 for firmware 07/09/2008
//------------------------------------------------------------------
const int jtag_state_machine_check_sum_vmereg =  jtag_sm_cksum_adr;
const int jtag_state_machine_check_sum_bitlo  =  0;
const int jtag_state_machine_check_sum_bithi  =  7;
//
const int jtag_state_machine_tck_fpga_vmereg  =  jtag_sm_cksum_adr;
const int jtag_state_machine_tck_fpga_bitlo   =  8;
const int jtag_state_machine_tck_fpga_bithi   = 11;
//
//
//------------------------------------------------------------------
//0XDA = ADR_VMESM0:  VME State Machine Control (reads VME PROM)
//------------------------------------------------------------------
const int vme_state_machine_start_vmereg       =  vme_sm_ctrl_adr;
const int vme_state_machine_start_bitlo        =  0;
const int vme_state_machine_start_bithi        =  0;
const int vme_state_machine_start_default      =  0;
//
const int vme_state_machine_sreset_vmereg      =  vme_sm_ctrl_adr;
const int vme_state_machine_sreset_bitlo       =  1;
const int vme_state_machine_sreset_bithi       =  1;
const int vme_state_machine_sreset_default     =  0;
//
const int vme_state_machine_autostart_vmereg   =  vme_sm_ctrl_adr;
const int vme_state_machine_autostart_bitlo    =  2;
const int vme_state_machine_autostart_bithi    =  2;
const int vme_state_machine_autostart_expected =  1;          //expect VME state machine to automatically start
//
const int vme_state_machine_busy_vmereg        =  vme_sm_ctrl_adr;
const int vme_state_machine_busy_bitlo         =  3;
const int vme_state_machine_busy_bithi         =  3;
//
const int vme_state_machine_aborted_vmereg     =  vme_sm_ctrl_adr;
const int vme_state_machine_aborted_bitlo      =  4;
const int vme_state_machine_aborted_bithi      =  4;
const int vme_state_machine_aborted_expected   =  0;             //expect VME state machine not to have aborted
//
const int vme_state_machine_cksum_ok_vmereg    =  vme_sm_ctrl_adr;
const int vme_state_machine_cksum_ok_bitlo     =  5;
const int vme_state_machine_cksum_ok_bithi     =  5;
const int vme_state_machine_cksum_ok_expected  =  1;             //expect checksum OK
//
const int vme_state_machine_wdcnt_ok_vmereg    =  vme_sm_ctrl_adr;
const int vme_state_machine_wdcnt_ok_bitlo     =  6;
const int vme_state_machine_wdcnt_ok_bithi     =  6;
const int vme_state_machine_wdcnt_ok_expected  =  1;             //expect wordcount OK
//
const int vme_state_machine_jtag_auto_vmereg   =  vme_sm_ctrl_adr;
const int vme_state_machine_jtag_auto_bitlo    =  7;
const int vme_state_machine_jtag_auto_bithi    =  7;
const int vme_state_machine_jtag_auto_default  =  1;
//
const int vme_state_machine_vme_ready_vmereg   =  vme_sm_ctrl_adr;
const int vme_state_machine_vme_ready_bitlo    =  8;
const int vme_state_machine_vme_ready_bithi    =  8;
const int vme_state_machine_vme_ready_expected =  1;           //expect VME ready
//
const int vme_state_machine_ok_vmereg          =  vme_sm_ctrl_adr;
const int vme_state_machine_ok_bitlo           =  9;
const int vme_state_machine_ok_bithi           =  9;
const int vme_state_machine_ok_expected        =  1;            //expect VME state machine OK
//
const int vme_state_machine_path_ok_vmereg     =  vme_sm_ctrl_adr;
const int vme_state_machine_path_ok_bitlo      = 10;
const int vme_state_machine_path_ok_bithi      = 10;
const int vme_state_machine_path_ok_expected   =  1;            //expect VME state machine path check OK
//
const int phase_shifter_auto_vmereg            =  vme_sm_ctrl_adr;
const int phase_shifter_auto_bitlo             = 11;
const int phase_shifter_auto_bithi             = 11;
const int phase_shifter_auto_default           =  1;
//
const int vme_state_machine_throttle_vmereg    =  vme_sm_ctrl_adr;
const int vme_state_machine_throttle_bitlo     = 12;
const int vme_state_machine_throttle_bithi     = 15;
const int vme_state_machine_throttle_default   =  0;
//
//
//------------------------------------------------------------------
//0XDC = ADR_VMESM1:  VME State Machine Word Count
//------------------------------------------------------------------
const int vme_state_machine_word_count_vmereg =  vme_sm_wdcnt_adr;
const int vme_state_machine_word_count_bitlo  =  0;
const int vme_state_machine_word_count_bithi  = 15;
//
//
//------------------------------------------------------------------
//0XDE = ADR_VMESM2:  VME State Machine Checksum
// greg, this needs to have bits [14:13] added for 07/09/2008 firmware
// greg, this needs to be updated for ALCT prom format updates
//------------------------------------------------------------------
const int vme_state_machine_check_sum_vmereg                       =  vme_sm_cksum_adr;
const int vme_state_machine_check_sum_bitlo                        =  0;
const int vme_state_machine_check_sum_bithi                        =  7;
//
const int vme_state_machine_error_missing_header_start_vmereg      =  vme_sm_cksum_adr;
const int vme_state_machine_error_missing_header_start_bitlo       =  8;
const int vme_state_machine_error_missing_header_start_bithi       =  8;
const int vme_state_machine_error_missing_header_start_expected    =  0; //expect no error missing header start
//
const int vme_state_machine_error_missing_header_end_vmereg        =  vme_sm_cksum_adr;
const int vme_state_machine_error_missing_header_end_bitlo         =  9;
const int vme_state_machine_error_missing_header_end_bithi         =  9;
const int vme_state_machine_error_missing_header_end_expected      =  0; //expect no error missing header end
//
const int vme_state_machine_error_missing_data_end_marker_vmereg   =  vme_sm_cksum_adr;
const int vme_state_machine_error_missing_data_end_marker_bitlo    = 10;
const int vme_state_machine_error_missing_data_end_marker_bithi    = 10;
const int vme_state_machine_error_missing_data_end_marker_expected =  0; //expect no error missing data end marker
//
const int vme_state_machine_error_missing_trailer_end_vmereg       =  vme_sm_cksum_adr;
const int vme_state_machine_error_missing_trailer_end_bitlo        = 11;
const int vme_state_machine_error_missing_trailer_end_bithi        = 11;
const int vme_state_machine_error_missing_trailer_end_expected     =  0; //expect no error missing trailer end 
//
const int vme_state_machine_error_word_count_overflow_vmereg       =  vme_sm_cksum_adr;
const int vme_state_machine_error_word_count_overflow_bitlo        = 12;
const int vme_state_machine_error_word_count_overflow_bithi        = 12;
const int vme_state_machine_error_word_count_overflow_expected     =  0; //expect no error word count overflow
//
//
//------------------------------------------------------------------
//0XE0 = ADR_VMESM3:  Number of VME addresses written by VMESM
// greg, this needs state machine and data format state machine vector for 07/09/2008 firmware
//------------------------------------------------------------------
const int vme_state_machine_number_of_vme_writes_vmereg =  num_vme_sm_adr_adr;
const int vme_state_machine_number_of_vme_writes_bitlo  =  0;
const int vme_state_machine_number_of_vme_writes_bithi  = 15;
//
//
//------------------------------------------------------------------
//0XE6 = ADR_DDDR0:  RAT 3D3444 RPC Delays, 1 step = 2ns
//------------------------------------------------------------------
const int rpc0_rat_delay_vmereg  =  rat_3d_delays_adr;
const int rpc0_rat_delay_bitlo   =  0;
const int rpc0_rat_delay_bithi   =  3;
const int rpc0_rat_delay_default =  3;
//
const int rpc1_rat_delay_vmereg  =  rat_3d_delays_adr;
const int rpc1_rat_delay_bitlo   =  4;
const int rpc1_rat_delay_bithi   =  7;
const int rpc1_rat_delay_default =  3;
//
const int rpc2_rat_delay_vmereg  =  rat_3d_delays_adr;
const int rpc2_rat_delay_bitlo   =  8;
const int rpc2_rat_delay_bithi   = 11;
const int rpc2_rat_delay_default =  0;
//
const int rpc3_rat_delay_vmereg  =  rat_3d_delays_adr;
const int rpc3_rat_delay_bitlo   = 12;
const int rpc3_rat_delay_bithi   = 15;
const int rpc3_rat_delay_default =  0;
//
//
//---------------------------------------------------------------------
//0XEA = ADR_BDSTATUS:  Board Status Summary (copy of raw-hits header)
//N.B. these values are tied directly to the VME state machine and 
//     JTAG state machine status words
// greg, this needs jtag state-machine tck count added
//---------------------------------------------------------------------
const int bdstatus_ok_vmereg       =  tmb_stat_adr;
const int bdstatus_ok_bitlo        =  0;
const int bdstatus_ok_bithi        =  0;
const int bdstatus_ok_expected     =  1;    //expect board status OK
//
const int vstat_5p0v_vmereg        =  tmb_stat_adr;
const int vstat_5p0v_bitlo         =  1;
const int vstat_5p0v_bithi         =  1;
const int vstat_5p0v_expected      =  1;    //expect +5.0V status OK
//
const int vstat_3p3v_vmereg        =  tmb_stat_adr;
const int vstat_3p3v_bitlo         =  2;
const int vstat_3p3v_bithi         =  2;
const int vstat_3p3v_expected      =  1;    //expect +3.3V status OK
//
const int vstat_1p8v_vmereg        =  tmb_stat_adr;
const int vstat_1p8v_bitlo         =  3;
const int vstat_1p8v_bithi         =  3;
const int vstat_1p8v_expected      =  1;    //expect +1.8V status OK
//
const int vstat_1p5v_vmereg        =  tmb_stat_adr;
const int vstat_1p5v_bitlo         =  4;
const int vstat_1p5v_bithi         =  4;
const int vstat_1p5v_expected      =  1;    //expect +1.5V status OK
//
const int nt_crit_vmereg           =  tmb_stat_adr;
const int nt_crit_bitlo            =  5;
const int nt_crit_bithi            =  5;
const int nt_crit_expected         =  1;    //expect "not critical" temperature status OK
//
const int vsm_ok_vmereg            =  tmb_stat_adr;
const int vsm_ok_bitlo             =  6;
const int vsm_ok_bithi             =  6;
const int vsm_ok_expected          =  vme_state_machine_ok_expected;  
//
const int vsm_aborted_vmereg       =  tmb_stat_adr;
const int vsm_aborted_bitlo        =  7;
const int vsm_aborted_bithi        =  7;
const int vsm_aborted_expected     =  vme_state_machine_aborted_expected;
//
const int vsm_cksum_ok_vmereg      =  tmb_stat_adr;
const int vsm_cksum_ok_bitlo       =  8;
const int vsm_cksum_ok_bithi       =  8;
const int vsm_cksum_ok_expected    =  vme_state_machine_cksum_ok_expected;
//
const int vsm_wdcnt_ok_vmereg      =  tmb_stat_adr;
const int vsm_wdcnt_ok_bitlo       =  9;
const int vsm_wdcnt_ok_bithi       =  9;
const int vsm_wdcnt_ok_expected    =  vme_state_machine_wdcnt_ok_expected;
//
const int jsm_ok_vmereg            =  tmb_stat_adr;
const int jsm_ok_bitlo             = 10;
const int jsm_ok_bithi             = 10;
const int jsm_ok_expected          =  jtag_state_machine_ok_expected;
//
const int jsm_aborted_vmereg       =  tmb_stat_adr;
const int jsm_aborted_bitlo        = 11;
const int jsm_aborted_bithi        = 11;
const int jsm_aborted_expected     =  jtag_state_machine_aborted_expected;
//
const int jsm_cksum_ok_vmereg      =  tmb_stat_adr;
const int jsm_cksum_ok_bitlo       = 12;
const int jsm_cksum_ok_bithi       = 12;
const int jsm_cksum_ok_expected    =  jtag_state_machine_cksum_ok_expected;
//
const int jsm_wdcnt_ok_vmereg      =  tmb_stat_adr;
const int jsm_wdcnt_ok_bitlo       = 13;
const int jsm_wdcnt_ok_bithi       = 13;
const int jsm_wdcnt_ok_expected    =  jtag_state_machine_wdcnt_ok_expected;
//
const int jsm_tck_fpga_ok_vmereg   =  tmb_stat_adr;
const int jsm_tck_fpga_ok_bitlo    = 14;
const int jsm_tck_fpga_ok_bithi    = 14;
const int jsm_tck_fpga_ok_expected =  jtag_state_machine_tck_fpga_ok_expected;
//
//
//---------------------------------------------------------------------
//0XF0 = ADR_LAYER_TRIG:  Layer-Trigger Mode
//       N.B. Should be set in conjuction with register 0x68.
//---------------------------------------------------------------------
const int layer_trigger_en_vmereg   =  layer_trg_mode_adr;
const int layer_trigger_en_bitlo    =  0;
const int layer_trigger_en_bithi    =  0;
const int layer_trigger_en_default  =  0; 
//
const int layer_trig_thresh_vmereg  =  layer_trg_mode_adr;
const int layer_trig_thresh_bitlo   =  1;
const int layer_trig_thresh_bithi   =  3;
const int layer_trig_thresh_default =  4; 
//
const int number_layers_hit_vmereg  =  layer_trg_mode_adr;
const int number_layers_hit_bitlo   =  4;
const int number_layers_hit_bithi   =  6;
//
const int clct_throttle_vmereg      =  layer_trg_mode_adr;
const int clct_throttle_bitlo       =  8;
const int clct_throttle_bithi       = 15;
const int clct_throttle_default     =  0; 
//
//
//---------------------------------------------------------------------
//0XF4 = ADR_TEMP0:  Pattern Finder Pretrigger
//---------------------------------------------------------------------
const int clct_blanking_vmereg                     =  pattern_find_pretrg_adr;
const int clct_blanking_bitlo                      =  0;
const int clct_blanking_bithi                      =  0;
const int clct_blanking_default                    =  1; 
//
const int clct_pattern_id_thresh_vmereg            =  pattern_find_pretrg_adr;
const int clct_pattern_id_thresh_bitlo             =  2;
const int clct_pattern_id_thresh_bithi             =  5;
const int clct_pattern_id_thresh_default           =  0; 
//
const int clct_pattern_id_thresh_postdrift_vmereg  =  pattern_find_pretrg_adr;
const int clct_pattern_id_thresh_postdrift_bitlo   =  6;
const int clct_pattern_id_thresh_postdrift_bithi   =  9;
const int clct_pattern_id_thresh_postdrift_default =  0; 
//
const int adjacent_cfeb_distance_vmereg            =  pattern_find_pretrg_adr;
const int adjacent_cfeb_distance_bitlo             = 10;
const int adjacent_cfeb_distance_bithi             = 15;
const int adjacent_cfeb_distance_default           =  5; 
//
//
//---------------------------------------------------------------------
//0XF6 = ADR_TEMP1:  CLCT separation
//---------------------------------------------------------------------
const int clct_separation_src_vmereg               =  clct_separation_adr;
const int clct_separation_src_bitlo                =  0;
const int clct_separation_src_bithi                =  0;
const int clct_separation_src_default              =  1; 
//
const int clct_separation_ram_write_enable_vmereg  =  clct_separation_adr;
const int clct_separation_ram_write_enable_bitlo   =  1;
const int clct_separation_ram_write_enable_bithi   =  1;
const int clct_separation_ram_write_enable_default =  0; 
//
const int clct_separation_ram_adr_vmereg           =  clct_separation_adr;
const int clct_separation_ram_adr_bitlo            =  2;
const int clct_separation_ram_adr_bithi            =  5;
const int clct_separation_ram_adr_default          =  0; 
//
// greg, this needs bit-6 to add A or B separataion RAM data readback (or not?)
const int min_clct_separation_vmereg               =  clct_separation_adr;
const int min_clct_separation_bitlo                =  8;
const int min_clct_separation_bithi                = 15;
const int min_clct_separation_default              = 10; 
//
//
// greg this needs 0xFA added (SEU error status) for 08/28/2008
//
//
//---------------------------------------------------------------------
//0XFC = ADR_CCB_STAT1:  CCB Status Register (cont. from 0x2E)
//---------------------------------------------------------------------
const int ccb_ttcrx_lock_never_vmereg =  clock_status_adr;
const int ccb_ttcrx_lock_never_bitlo  =  0;
const int ccb_ttcrx_lock_never_bithi  =  0;
//
const int ccb_ttcrx_lost_ever_vmereg  =  clock_status_adr;
const int ccb_ttcrx_lost_ever_bitlo   =  1;
const int ccb_ttcrx_lost_ever_bithi   =  1;
//
const int ccb_qpll_lock_never_vmereg  =  clock_status_adr;
const int ccb_qpll_lock_never_bitlo   =  2;
const int ccb_qpll_lock_never_bithi   =  2;
//
const int ccb_qpll_lost_ever_vmereg   =  clock_status_adr;
const int ccb_qpll_lost_ever_bitlo    =  3;
const int ccb_qpll_lost_ever_bithi    =  3;
//
//
//---------------------------------------------------------------------
//0X100 = ADR_L1A_LOOKBACK:  L1A Lookback Distance
//---------------------------------------------------------------------
const int l1a_allow_notmb_lookback_vmereg    =  l1a_lookback_adr;
const int l1a_allow_notmb_lookback_bitlo     =  0;
const int l1a_allow_notmb_lookback_bithi     = 10;
const int l1a_allow_notmb_lookback_default   =128; 
//
const int inj_wrdata_msb_vmereg              =  l1a_lookback_adr;
const int inj_wrdata_msb_bitlo               = 11;
const int inj_wrdata_msb_bithi               = 12;
const int inj_wrdata_msb_default             =  0; 
//
const int inj_rdata_msb_vmereg               =  l1a_lookback_adr;
const int inj_rdata_msb_bitlo                = 13;
const int inj_rdata_msb_bithi                = 14;
//
const int l1a_priority_enable_vmereg         =  l1a_lookback_adr;
const int l1a_priority_enable_bitlo          = 15;
const int l1a_priority_enable_bithi          = 15;
const int l1a_priority_enable_default        =  1; 
//
//
//---------------------------------------------------------------------
//0X104 = ADR_ALCT_SYNC_CTRL:  ALCT Sync Mode Control
//---------------------------------------------------------------------
const int alct_sync_rxdata_dly_vmereg        =  alct_sync_ctrl_adr;
const int alct_sync_rxdata_dly_bitlo         =  0;
const int alct_sync_rxdata_dly_bithi         =  3;
const int alct_sync_rxdata_dly_default       =  0; 
//
const int alct_sync_tx_random_vmereg         =  alct_sync_ctrl_adr;
const int alct_sync_tx_random_bitlo          =  4;
const int alct_sync_tx_random_bithi          =  4;
const int alct_sync_tx_random_default        =  0; 
//
const int alct_sync_clear_errors_vmereg      =  alct_sync_ctrl_adr;
const int alct_sync_clear_errors_bitlo       =  5;
const int alct_sync_clear_errors_bithi       =  5;
const int alct_sync_clear_errors_default     =  0; 
//
const int alct_sync_1st_error_vmereg         =  alct_sync_ctrl_adr;
const int alct_sync_1st_error_bitlo          =  6;
const int alct_sync_1st_error_bithi          =  6;
//
const int alct_sync_2nd_error_vmereg         =  alct_sync_ctrl_adr;
const int alct_sync_2nd_error_bitlo          =  7;
const int alct_sync_2nd_error_bithi          =  7;
//
const int alct_sync_1st_error_latched_vmereg =  alct_sync_ctrl_adr;
const int alct_sync_1st_error_latched_bitlo  =  8;
const int alct_sync_1st_error_latched_bithi  =  8;
//
const int alct_sync_2nd_error_latched_vmereg =  alct_sync_ctrl_adr;
const int alct_sync_2nd_error_latched_bitlo  =  9;
const int alct_sync_2nd_error_latched_bithi  =  9;
//
//
//---------------------------------------------------------------------
//0X106 = ADR_ALCT_SYNC_TXDATA_1ST:  ALCT Sync Mode Transmit Data 1st
//---------------------------------------------------------------------
const int alct_sync_txdata_1st_vmereg        =  alct_sync_txdata_1st_adr;
const int alct_sync_txdata_1st_bitlo         =  0;
const int alct_sync_txdata_1st_bithi         =  9;
const int alct_sync_txdata_1st_default       =  0; 
//
//
//---------------------------------------------------------------------
//0X108 = ADR_ALCT_SYNC_TXDATA_2ND:  ALCT Sync Mode Transmit Data 2nd
//---------------------------------------------------------------------
const int alct_sync_txdata_2nd_vmereg        =  alct_sync_txdata_2nd_adr;
const int alct_sync_txdata_2nd_bitlo         =  0;
const int alct_sync_txdata_2nd_bithi         =  9;
const int alct_sync_txdata_2nd_default       =  0; 
//
//
//---------------------------------------------------------------------
//0X10C = ADR_MINISCOPE:  Internal 16 Channel Digital Scope
//---------------------------------------------------------------------
const int miniscope_enable_vmereg       =  miniscope_adr;
const int miniscope_enable_bitlo        =  0;
const int miniscope_enable_bithi        =  0;
const int miniscope_enable_default      =  1; 
//
const int mini_tbins_test_vmereg        =  miniscope_adr;
const int mini_tbins_test_bitlo         =  1;
const int mini_tbins_test_bithi         =  1;
const int mini_tbins_test_default       =  0; 
//
const int mini_tbins_word_vmereg        =  miniscope_adr;
const int mini_tbins_word_bitlo         =  2;
const int mini_tbins_word_bithi         =  2;
const int mini_tbins_word_default       =  1; 
//
const int fifo_tbins_mini_vmereg        =  miniscope_adr;
const int fifo_tbins_mini_bitlo         =  3;
const int fifo_tbins_mini_bithi         =  7;
const int fifo_tbins_mini_default       = 22; 
//
const int fifo_pretrig_mini_vmereg      =  miniscope_adr;
const int fifo_pretrig_mini_bitlo       =  8;
const int fifo_pretrig_mini_bithi       = 12;
const int fifo_pretrig_mini_default     =  4; 
//
//
//---------------------------------------------------------------------
//[0X10E-0X11A] = ADR_PHASER[0-6]: digital phase shifter for...
// alct_rx, alct_tx, cfeb[0-4]_rx
//---------------------------------------------------------------------
const int fire_phaser_bitlo                     =  0;
const int fire_phaser_bithi                     =  0;
const int fire_phaser_default                   =  0; 
//
const int reset_phase_bitlo                     =  1;
const int reset_phase_bithi                     =  1;
const int reset_phase_default                   =  0; 
//
const int phaser_busy_bitlo                     =  2;
const int phaser_busy_bithi                     =  2;
//
const int digital_clock_manager_locked_bitlo    =  3;
const int digital_clock_manager_locked_bithi    =  3;
//
const int phase_shifter_state_bitlo             =  4;
const int phase_shifter_state_bithi             =  6;
//
const int phaser_posneg_bitlo                   =  7;
const int phaser_posneg_bithi                   =  7;
//
const int phase_value_within_quadrant_bitlo     =  8;
const int phase_value_within_quadrant_bithi     = 13;
//
const int quarter_cycle_quadrant_select_bitlo   = 14;
const int quarter_cycle_quadrant_select_bithi   = 14;
//
const int half_cycle_quadrant_select_bitlo      = 15;
const int half_cycle_quadrant_select_bithi      = 15;
//
//
// This is the total number of bins defined in the phase shifter in the FPGA
const int number_of_available_bins_per_clock_cycle = 256;   
//
// This is the granularity that the user wants to step within that 40MHz clock 
// (must be converted into phase shifter bins, above)
const int maximum_number_of_phase_delay_values     = 25;

//
//--------------------------------------------------------------
//[0X10E] = ADR_PHASER0:  values in the xml file for alct_rx
//--------------------------------------------------------------
const int alct_rx_clock_delay_vmereg   =  phaser_alct_rxd_adr;
const int alct_rx_clock_delay_default  =  3;                    //default value in nanoseconds (not the VME register values)
const int alct_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X110] = ADR_PHASER1:  values in the xml file for alct_tx
//--------------------------------------------------------------
const int alct_tx_clock_delay_vmereg   =  phaser_alct_txd_adr;
const int alct_tx_clock_delay_default  =  3;                    //default value in nanoseconds (not the VME register values) 
const int alct_tx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X112] = ADR_PHASER2:  values in the xml file for cfeb0_rx
//--------------------------------------------------------------
const int cfeb0_rx_clock_delay_vmereg   =  phaser_cfeb0_rxd_adr;
const int cfeb0_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb0_rx_fine_delay_default   =  0;
const int cfeb0_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X114] = ADR_PHASER3:  values in the xml file for cfeb1_rx
//--------------------------------------------------------------
const int cfeb1_rx_clock_delay_vmereg   =  phaser_cfeb1_rxd_adr;
const int cfeb1_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb1_rx_fine_delay_default   =  0;
const int cfeb1_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X116] = ADR_PHASER4:  values in the xml file for cfeb2_rx
//--------------------------------------------------------------
const int cfeb2_rx_clock_delay_vmereg   =  phaser_cfeb2_rxd_adr;
const int cfeb2_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb2_rx_fine_delay_default   =  0;
const int cfeb2_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X118] = ADR_PHASER5:  values in the xml file for cfeb3_rx
//--------------------------------------------------------------
const int cfeb3_rx_clock_delay_vmereg   =  phaser_cfeb3_rxd_adr;
const int cfeb3_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb3_rx_fine_delay_default   =  0;
const int cfeb3_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X11A] = ADR_PHASER6:  values in the xml file for cfeb4_rx
//--------------------------------------------------------------
const int cfeb4_rx_clock_delay_vmereg   =  phaser_cfeb4_rxd_adr;
const int cfeb4_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb4_rx_fine_delay_default   =  0;
const int cfeb4_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X16A] = ADR_PHASER7:  values in the xml file for cfeb5_rx
//--------------------------------------------------------------
const int cfeb5_rx_clock_delay_vmereg   =  phaser_cfeb5_rxd_adr; // for compatibility, will be removed
const int cfeb5_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb5_rx_fine_delay_default  = 0;
const int cfeb5_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X16C] = ADR_PHASER8:  values in the xml file for cfeb6_rx
//--------------------------------------------------------------
const int cfeb6_rx_clock_delay_vmereg   =  phaser_cfeb6_rxd_adr; // for compatibility, will be removed
const int cfeb6_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb6_rx_fine_delay_default  = 0;         
const int cfeb6_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X16C] = ADR_PHASER7:  values in the xml file for cfeb0123_rx
//--------------------------------------------------------------
const int cfeb0123_rx_clock_delay_vmereg   =  phaser_cfeb0123_rxd_adr;
const int cfeb0123_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb0123_rx_fine_delay_default  = 0;                  
const int cfeb0123_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X16C] = ADR_PHASER8:  values in the xml file for cfeb456_rx
//--------------------------------------------------------------
const int cfeb456_rx_clock_delay_vmereg   =  phaser_cfeb456_rxd_adr;
const int cfeb456_rx_clock_delay_default  =  3;                   //default value in nanoseconds (not the VME register values) 
const int cfeb456_rx_fine_delay_default  = 0;                   
const int cfeb456_rx_posneg_default       =  0; 
//
//--------------------------------------------------------------
//[0X308] = ADR_PHASER9:  values in the xml file for gem_rxd
//--------------------------------------------------------------
const int gem_rx_clock_delay_vmereg   =  phaser_gem_rxd_adr;
const int gem_rx_clock_delay_default  =  3; // default value in nanoseconds (not the VME register values)
const int gem_rx_posneg_default       =  0;
const int gem_rx_fine_delay_default   =  0;
//
//--------------------------------------------------------------
//[0X308] = ADR_PHASER9:  values in the xml file for gemA_rxd
//--------------------------------------------------------------
const int gemA_rx_clock_delay_vmereg   =  phaser_gemA_rxd_adr;
const int gemA_rx_clock_delay_default  =  3; // default value in nanoseconds (not the VME register values)
const int gemA_rx_posneg_default       =  0;
const int gemA_rx_fine_delay_default   =  0;
//
//--------------------------------------------------------------
//[0X30A] = ADR_PHASER10:  values in the xml file for gemB_rxd
//--------------------------------------------------------------
const int gemB_rx_clock_delay_vmereg   =  phaser_gemB_rxd_adr;
const int gemB_rx_clock_delay_default  =  3; // default value in nanoseconds (not the VME register values)
const int gemB_rx_posneg_default       =  0;
const int gemB_rx_fine_delay_default   =  0;
//
//---------------------------------------------------------------------
// 0X11C = ADR_DELAY0_INT:  CFEB to TMB "interstage" delays
//---------------------------------------------------------------------
const int cfeb0_rxd_int_delay_vmereg  =  cfeb0_3_interstage_adr;
const int cfeb0_rxd_int_delay_bitlo   =  0;
const int cfeb0_rxd_int_delay_bithi   =  3;
const int cfeb0_rxd_int_delay_default =  0; 
//
const int cfeb1_rxd_int_delay_vmereg  =  cfeb0_3_interstage_adr;
const int cfeb1_rxd_int_delay_bitlo   =  4;
const int cfeb1_rxd_int_delay_bithi   =  7;
const int cfeb1_rxd_int_delay_default =  0; 
//
const int cfeb2_rxd_int_delay_vmereg  =  cfeb0_3_interstage_adr;
const int cfeb2_rxd_int_delay_bitlo   =  8;
const int cfeb2_rxd_int_delay_bithi   = 11;
const int cfeb2_rxd_int_delay_default =  0; 
//
const int cfeb3_rxd_int_delay_vmereg  =  cfeb0_3_interstage_adr;
const int cfeb3_rxd_int_delay_bitlo   = 12;
const int cfeb3_rxd_int_delay_bithi   = 15;
const int cfeb3_rxd_int_delay_default =  0; 
//
//---------------------------------------------------------------------
// 0X11E = ADR_DELAY1_INT:  CFEB to TMB "interstage" delays
//---------------------------------------------------------------------
const int cfeb4_rxd_int_delay_vmereg  =  cfeb4_6_interstage_adr;
const int cfeb4_rxd_int_delay_bitlo   =  0;
const int cfeb4_rxd_int_delay_bithi   =  3;
const int cfeb4_rxd_int_delay_default =  0; 
//
const int cfeb5_rxd_int_delay_vmereg  = cfeb4_6_interstage_adr;
const int cfeb5_rxd_int_delay_bitlo   =  4;
const int cfeb5_rxd_int_delay_bithi   =  7;
const int cfeb5_rxd_int_delay_default =  0; 
//
const int cfeb456_rxd_int_delay_vmereg  =  dcfeb_me11ab_interstage_adr;
const int cfeb456_rxd_int_delay_bitlo   =  4;
const int cfeb456_rxd_int_delay_bithi   =  7;
const int cfeb456_rxd_int_delay_default =  0; 
//
const int cfeb6_rxd_int_delay_vmereg  =  cfeb4_6_interstage_adr;
const int cfeb6_rxd_int_delay_bitlo   =  8;
const int cfeb6_rxd_int_delay_bithi   =  11;
const int cfeb6_rxd_int_delay_default =  0; 
//
const int cfeb0123_rxd_int_delay_vmereg  =  dcfeb_me11ab_interstage_adr;
const int cfeb0123_rxd_int_delay_bitlo   =  8;
const int cfeb0123_rxd_int_delay_bithi   =  11;
const int cfeb0123_rxd_int_delay_default =  0; 
//
//
//---------------------------------------------------------------------
// 0X120 = ADR_SYNC_ERR_CTRL:  Synchronization Error Control
//---------------------------------------------------------------------
const int sync_err_reset_vmereg  =  sync_err_control_adr;
const int sync_err_reset_bitlo   =  0;
const int sync_err_reset_bithi   =  0;
const int sync_err_reset_default =  0; 
//
const int clct_bx0_sync_err_enable_vmereg  =  sync_err_control_adr;
const int clct_bx0_sync_err_enable_bitlo   =  1;
const int clct_bx0_sync_err_enable_bithi   =  1;
const int clct_bx0_sync_err_enable_default =  1; 
//
const int alct_ecc_rx_sync_err_enable_vmereg    =  sync_err_control_adr;
const int alct_ecc_rx_sync_err_enable_bitlo     =  2;
const int alct_ecc_rx_sync_err_enable_bithi     =  2;
const int alct_ecc_rx_sync_err_enable_default   =  0; 
//
const int alct_ecc_tx_sync_err_enable_vmereg    =  sync_err_control_adr;
const int alct_ecc_tx_sync_err_enable_bitlo     =  3;
const int alct_ecc_tx_sync_err_enable_bithi     =  3;
const int alct_ecc_tx_sync_err_enable_default   =  0; 
//
const int bx0_match_sync_err_enable_vmereg      =  sync_err_control_adr;
const int bx0_match_sync_err_enable_bitlo       =  4;
const int bx0_match_sync_err_enable_bithi       =  4;
const int bx0_match_sync_err_enable_default     =  0; 
//
const int clock_lock_lost_sync_err_enable_vmereg     =  sync_err_control_adr;
const int clock_lock_lost_sync_err_enable_bitlo      =  5;
const int clock_lock_lost_sync_err_enable_bithi      =  5;
const int clock_lock_lost_sync_err_enable_default    =  0; 
//
const int sync_err_blanks_mpc_enable_vmereg     =  sync_err_control_adr;
const int sync_err_blanks_mpc_enable_bitlo      =  6;
const int sync_err_blanks_mpc_enable_bithi      =  6;
const int sync_err_blanks_mpc_enable_default    =  0; 
//
const int sync_err_stops_pretrig_enable_vmereg  =  sync_err_control_adr;
const int sync_err_stops_pretrig_enable_bitlo   =  7;
const int sync_err_stops_pretrig_enable_bithi   =  7;
const int sync_err_stops_pretrig_enable_default =  0; 
//
const int sync_err_stops_readout_enable_vmereg  =  sync_err_control_adr;
const int sync_err_stops_readout_enable_bitlo   =  8;
const int sync_err_stops_readout_enable_bithi   =  8;
const int sync_err_stops_readout_enable_default =  0; 
//
const int sync_err_vmereg             =  sync_err_control_adr;
const int sync_err_bitlo              =  9;
const int sync_err_bithi              =  9;
//
const int clct_bx0_sync_err_vmereg    =  sync_err_control_adr;
const int clct_bx0_sync_err_bitlo     = 10;
const int clct_bx0_sync_err_bithi     = 10;
//
const int alct_ecc_rx_sync_err_vmereg =  sync_err_control_adr;
const int alct_ecc_rx_sync_err_bitlo  = 11;
const int alct_ecc_rx_sync_err_bithi  = 11;
//
const int alct_ecc_tx_sync_err_vmereg =  sync_err_control_adr;
const int alct_ecc_tx_sync_err_bitlo  = 12;
const int alct_ecc_tx_sync_err_bithi  = 12;
//
const int bx0_match_sync_err_vmereg   =  sync_err_control_adr;
const int bx0_match_sync_err_bitlo    = 13;
const int bx0_match_sync_err_bithi    = 13;
//
const int clock_lock_lost_sync_err_vmereg  =  sync_err_control_adr;
const int clock_lock_lost_sync_err_bitlo   = 14;
const int clock_lock_lost_sync_err_bithi   = 14;
//
//
//---------------------------------------------------------------------
// 0X122 = ADR_CFEB_BADBITS_CTRL:  CFEB badbits control/status
//---------------------------------------------------------------------
const int cfeb_badbits_reset_vmereg   =  cfeb_badbits_ctrl_adr;
const int cfeb_badbits_reset_bitlo    =  0;
const int cfeb_badbits_reset_bithi    =  4;
const int cfeb_badbits_reset_default  =  0; 
//
const int cfeb_badbits_block_vmereg   =  cfeb_badbits_ctrl_adr;
const int cfeb_badbits_block_bitlo    =  5;
const int cfeb_badbits_block_bithi    =  9;
const int cfeb_badbits_block_default  =  0; 
//
const int cfeb_badbits_found_vmereg   =  cfeb_badbits_ctrl_adr;
const int cfeb_badbits_found_bitlo    = 10;
const int cfeb_badbits_found_bithi    = 14;
//
const int cfeb_badbits_blocked_vmereg =  cfeb_badbits_ctrl_adr;
const int cfeb_badbits_blocked_bitlo  = 15;
const int cfeb_badbits_blocked_bithi  = 15;
//
//
//---------------------------------------------------------------------
// 0X124 = ADR_CFEB_BADBITS_TIMER:  CFEB badbits check interval
//---------------------------------------------------------------------
const int cfeb_badbits_nbx_vmereg   =  cfeb_badbits_timer_adr;
const int cfeb_badbits_nbx_bitlo    =  0;
const int cfeb_badbits_nbx_bithi    =  15;
const int cfeb_badbits_nbx_default  =  3564;
//
//---------------------------------------------------------------------
// 0X146 = ADR_ALCT_STARTUP_STATUS: ALCT startup delay machine status
//---------------------------------------------------------------------
const int global_reset_bitlo          	  =  0;
const int global_reset_bithi          	  =  0;
const int power_up_bitlo              	  =  1;
const int power_up_bithi              	  =  1;
const int vsm_ready_bitlo                 =  2;
const int vsm_ready_bithi                 =  2;
const int alct_startup_msec_bitlo         =  3;
const int alct_startup_msec_bithi         =  3;
const int alct_wait_dll_bitlo             =  4;
const int alct_wait_dll_bithi             =  4;
const int alct_wait_vme_bitlo             =  5;
const int alct_wait_vme_bithi             =  5;
const int alct_wait_cfg_bitlo             =  6;
const int alct_wait_cfg_bithi             =  6;
const int alct_startup_done_bitlo         =  7;
const int alct_startup_done_bithi         =  7;
const int mmcm_lostlock_count_bitlo       =  8;
const int mmcm_lostlock_count_bithi       =  15;
//
//---------------------------------------------------------------------
// 0X148 = ADR_V6_SNAP12_QUPLL: Virtex-6 SNAP12 Serial interface + QPLL status
//---------------------------------------------------------------------
const int qpll_nrst_bitlo                 =  0;
const int qpll_nrst_bithi                 =  0;
const int qpll_lock_bitlo                 =  1;
const int qpll_lock_bithi                 =  1;
const int qpll_err_bitlo                  =  2;
const int qpll_err_bithi                  =  2;
const int qpll_lostlock_bitlo             =  3;
const int qpll_lostlock_bithi             =  3;
const int r12_sclk_bitlo                  =  4;
const int r12_sclk_bithi                  =  4;
const int r12_sdat_bitlo                  =  5;
const int r12_sdat_bithi                  =  5;
const int r12_fok_bitlo                   =  6;
const int r12_fok_bithi                   =  6;
const int mmcm_lostlock_bitlo             =  7;
const int mmcm_lostlock_bithi             =  7;
const int qpll_lostlock_count_bitlo       =  8;
const int qpll_lostlock_count_bithi       =  15;
//
//---------------------------------------------------------------------
// 0X14C - 0X158 = ADR_V6_GTX_RX: GTX link control and monitoring
// 0X300 - 0X306 = ADR_GEM_GTX_RX[0-3]: GTX link control and monitoring for GEM
//---------------------------------------------------------------------
const int gtx_rx0_enable_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_enable_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_enable_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_enable_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_enable_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_enable_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_enable_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_enable_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_enable_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_enable_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_enable_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_enable_bitlo               =  0;
const int gtx_rx_enable_bithi               =  0;
const int gtx_rx_enable_default             =  1;

const int gtx_rx0_reset_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_reset_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_reset_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_reset_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_reset_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_reset_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_reset_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_reset_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_reset_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_reset_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_reset_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_reset_bitlo               =  1;
const int gtx_rx_reset_bithi               =  1;
const int gtx_rx_reset_default             =  0;

const int gtx_rx0_prbs_test_enable_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_prbs_test_enable_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_prbs_test_enable_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_prbs_test_enable_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_prbs_test_enable_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_prbs_test_enable_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_prbs_test_enable_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_prbs_test_enable_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_prbs_test_enable_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_prbs_test_enable_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_prbs_test_enable_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_prbs_test_enable_bitlo               =  2;
const int gtx_rx_prbs_test_enable_bithi               =  2;
const int gtx_rx_prbs_test_enable_default             =  0;

const int gtx_rx0_ready_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_ready_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_ready_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_ready_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_ready_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_ready_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_ready_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_ready_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_ready_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_ready_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_ready_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_ready_bitlo               =  3;
const int gtx_rx_ready_bithi               =  3;
//

//GTX link is locked (over 15 BX with clean data frames)
const int gtx_rx0_link_good_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_link_good_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_link_good_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_link_good_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_link_good_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_link_good_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_link_good_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_link_good_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_link_good_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_link_good_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_link_good_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_link_good_bitlo               =  4;
const int gtx_rx_link_good_bithi               =  4;

//GTX link had an error (bad data frame) since last reset
const int gtx_rx0_link_had_error_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_link_had_error_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_link_had_error_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_link_had_error_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_link_had_error_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_link_had_error_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_link_had_error_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_link_had_error_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_link_had_error_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_link_had_error_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_link_had_error_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_link_had_error_bitlo               =  5;
const int gtx_rx_link_had_error_bithi               =  5;

//GTX link had over 100 errors since last reset
const int gtx_rx0_link_bad_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_link_bad_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_link_bad_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_link_bad_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_link_bad_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_link_bad_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_link_bad_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_link_bad_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_link_bad_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_link_bad_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_link_bad_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_link_bad_bitlo               =  6;
const int gtx_rx_link_bad_bithi               =  6;

const int gtx_rx0_pol_swap_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_pol_swap_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_pol_swap_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_pol_swap_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_pol_swap_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_pol_swap_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_pol_swap_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_pol_swap_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_pol_swap_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_pol_swap_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_pol_swap_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_pol_swap_bitlo               =  7;
const int gtx_rx_pol_swap_bithi               =  7;

const int gtx_rx0_error_count_vmereg              =  dcfeb_gtx_rx0_adr;
const int gtx_rx1_error_count_vmereg              =  dcfeb_gtx_rx1_adr;
const int gtx_rx2_error_count_vmereg              =  dcfeb_gtx_rx2_adr;
const int gtx_rx3_error_count_vmereg              =  dcfeb_gtx_rx3_adr;
const int gtx_rx4_error_count_vmereg              =  dcfeb_gtx_rx4_adr;
const int gtx_rx5_error_count_vmereg              =  dcfeb_gtx_rx5_adr;
const int gtx_rx6_error_count_vmereg              =  dcfeb_gtx_rx6_adr;
const int gem_gtx_rx0_error_count_vmereg          =  gem_gtx_rx0_adr;
const int gem_gtx_rx1_error_count_vmereg          =  gem_gtx_rx1_adr;
const int gem_gtx_rx2_error_count_vmereg          =  gem_gtx_rx2_adr;
const int gem_gtx_rx3_error_count_vmereg          =  gem_gtx_rx3_adr;
const int gtx_rx_error_count_bitlo               =  8;
const int gtx_rx_error_count_bithi               =  15;

//
//---------------------------------------------------------------------
// 0X15C ADR_V6_CFEB_BADBITS_CTRL: CFEB Bad Bits Control/Status (See Adr 0x122) (extra DCFEB Bad Bits on OTMB)
//---------------------------------------------------------------------
const int dcfeb_badbits_reset_vmereg   =  dcfeb_badbits_ctrl_adr;
const int dcfeb_badbits_reset_bitlo    =  0;
const int dcfeb_badbits_reset_bithi    =  1;
const int dcfeb_badbits_reset_default  =  0;
//
const int dcfeb_badbits_block_vmereg   =  dcfeb_badbits_ctrl_adr;
const int dcfeb_badbits_block_bitlo    =  2;
const int dcfeb_badbits_block_bithi    =  3;
const int dcfeb_badbits_block_default  =  0;
//
const int dcfeb_badbits_found_vmereg   =  dcfeb_badbits_ctrl_adr;
const int dcfeb_badbits_found_bitlo    = 4;
const int dcfeb_badbits_found_bithi    = 5;

//
//------------------------------------------------------------------
//0X17A  ADR_V6_EXTEND: extensions of ADR_CFEB_INJ and ADR_SEQ_TRIG_EN
//------------------------------------------------------------------
const int enableCLCTInputs_extend_vmereg             = dcfeb_inj_seq_trig_adr;
const int enableCLCTInputs_extend_bitlo              =   0;
const int enableCLCTInputs_extend_bithi              =   1;
//
const int cfeb_ram_sel_extend_vmereg                 = dcfeb_inj_seq_trig_adr;
const int cfeb_ram_sel_extend_bitlo                  =   2;
const int cfeb_ram_sel_extend_bithi                  =   3;
//
const int cfeb_inj_en_sel_extend_vmereg              = dcfeb_inj_seq_trig_adr;
const int cfeb_inj_en_sel_extend_bitlo               =   4;
const int cfeb_inj_en_sel_extend_bithi               =   5;
//     ADR_SEQ_TRIG_EN parts
const int cfebs_enabled_extend_vmereg                = dcfeb_inj_seq_trig_adr;
const int cfebs_enabled_extend_bitlo                 =   6;
const int cfebs_enabled_extend_bithi                 =   7;
//
const int cfebs_enabled_extend_readback_vmereg       = dcfeb_inj_seq_trig_adr;
const int cfebs_enabled_extend_readback_bitlo        =   8;
const int cfebs_enabled_extend_readback_bithi        =   9;
//
//
//------------------------------------------------------------------
//0X17C = ADR_MPC0_FRAME0_FIFO:  MPC0 Frame0 Data Sent to MPC and Stored in FIFO
//------------------------------------------------------------------
const int mpc0_frame0_fifo_alct_first_key_vmereg         = mpc0_frame0_fifo_adr;
const int mpc0_frame0_fifo_alct_first_key_bitlo          = 0;
const int mpc0_frame0_fifo_alct_first_key_bithi          = 6;
const int mpc0_frame0_fifo_alct_first_key_default        = 0;
//
//
const int mpc0_frame0_fifo_clct_first_pat_vmereg         = mpc0_frame0_fifo_adr;
const int mpc0_frame0_fifo_clct_first_pat_bitlo          = 7;
const int mpc0_frame0_fifo_clct_first_pat_bithi          = 10;
const int mpc0_frame0_fifo_clct_first_pat_default        = 0;
//
//
const int mpc0_frame0_fifo_lct_first_quality_vmereg      = mpc0_frame0_fifo_adr;
const int mpc0_frame0_fifo_lct_first_quality_bitlo       = 11;
const int mpc0_frame0_fifo_lct_first_quality_bithi       = 14;
const int mpc0_frame0_fifo_lct_first_quality_default     = 0;
//
//
const int mpc0_frame0_fifo_first_vpf_vmereg              = mpc0_frame0_fifo_adr;
const int mpc0_frame0_fifo_first_vpf_bitlo               = 15;
const int mpc0_frame0_fifo_first_vpf_bithi               = 15;
const int mpc0_frame0_fifo_first_vpf_default             = 0;
//
//
//------------------------------------------------------------------
//0X17E = ADR_MPC0_FRAME1_FIFO:  MPC0 Frame1 Data Sent to MPC and Stored in FIFO
//------------------------------------------------------------------
const int mpc0_frame1_fifo_clct_first_key_vmereg         = mpc0_frame1_fifo_adr;
const int mpc0_frame1_fifo_clct_first_key_bitlo          = 0;
const int mpc0_frame1_fifo_clct_first_key_bithi          = 7;
const int mpc0_frame1_fifo_clct_first_key_default        = 0;
//
//
const int mpc0_frame1_fifo_clct_first_bend_vmereg        = mpc0_frame1_fifo_adr;
const int mpc0_frame1_fifo_clct_first_bend_bitlo         = 8;
const int mpc0_frame1_fifo_clct_first_bend_bithi         = 8;
const int mpc0_frame1_fifo_clct_first_bend_default       = 0;
//
//
const int mpc0_frame1_fifo_sync_err_vmereg               = mpc0_frame1_fifo_adr;
const int mpc0_frame1_fifo_sync_err_bitlo                = 9;
const int mpc0_frame1_fifo_sync_err_bithi                = 9;
const int mpc0_frame1_fifo_sync_err_default              = 0;
//
//
const int mpc0_frame1_fifo_alct_first_bxn_vmereg         = mpc0_frame1_fifo_adr;
const int mpc0_frame1_fifo_alct_first_bxn_bitlo          = 10;
const int mpc0_frame1_fifo_alct_first_bxn_bithi          = 10;
const int mpc0_frame1_fifo_alct_first_bxn_default        = 0;
//
//
const int mpc0_frame1_fifo_clct_first_bx0_local_vmereg   = mpc0_frame1_fifo_adr;
const int mpc0_frame1_fifo_clct_first_bx0_local_bitlo    = 11;
const int mpc0_frame1_fifo_clct_first_bx0_local_bithi    = 11;
const int mpc0_frame1_fifo_clct_first_bx0_local_default  = 0;
//
//
const int mpc0_frame1_fifo_csc_id_vmereg                 = mpc0_frame1_fifo_adr;
const int mpc0_frame1_fifo_csc_id_bitlo                  = 12;
const int mpc0_frame1_fifo_csc_id_bithi                  = 15;
const int mpc0_frame1_fifo_csc_id_default                = 0;
//
//
//------------------------------------------------------------------
//0X180 = ADR_MPC1_FRAME0_FIFO:  MPC1 Frame0 Data Sent to MPC and Stored in FIFO
//------------------------------------------------------------------
const int mpc1_frame0_fifo_alct_second_key_vmereg        = mpc1_frame0_fifo_adr;
const int mpc1_frame0_fifo_alct_second_key_bitlo         = 0;
const int mpc1_frame0_fifo_alct_second_key_bithi         = 6;
const int mpc1_frame0_fifo_alct_second_key_default       = 0;
//
//
const int mpc1_frame0_fifo_clct_second_pat_vmereg        = mpc1_frame0_fifo_adr;
const int mpc1_frame0_fifo_clct_second_pat_bitlo         = 7;
const int mpc1_frame0_fifo_clct_second_pat_bithi         = 10;
const int mpc1_frame0_fifo_clct_second_pat_default       = 0;
//
//
const int mpc1_frame0_fifo_lct_second_quality_vmereg     = mpc1_frame0_fifo_adr;
const int mpc1_frame0_fifo_lct_second_quality_bitlo      = 11;
const int mpc1_frame0_fifo_lct_second_quality_bithi      = 14;
const int mpc1_frame0_fifo_lct_second_quality_default    = 0;
//
//
const int mpc1_frame0_fifo_second_vpf_vmereg             = mpc1_frame0_fifo_adr;
const int mpc1_frame0_fifo_second_vpf_bitlo              = 15;
const int mpc1_frame0_fifo_second_vpf_bithi              = 15;
const int mpc1_frame0_fifo_second_vpf_default            = 0;
//
//
//------------------------------------------------------------------
//0X182 = ADR_MPC1_FRAME1_FIFO:  MPC1 Frame1 Data Sent to MPC
//------------------------------------------------------------------
const int mpc1_frame1_fifo_clct_second_key_vmereg        = mpc1_frame1_fifo_adr;
const int mpc1_frame1_fifo_clct_second_key_bitlo         = 0;
const int mpc1_frame1_fifo_clct_second_key_bithi         = 7;
const int mpc1_frame1_fifo_clct_second_key_default       = 0;
//
//
const int mpc1_frame1_fifo_clct_second_bend_vmereg       = mpc1_frame1_fifo_adr;
const int mpc1_frame1_fifo_clct_second_bend_bitlo        = 8;
const int mpc1_frame1_fifo_clct_second_bend_bithi        = 8;
const int mpc1_frame1_fifo_clct_second_bend_default      = 0;
//
//
const int mpc1_frame1_fifo_sync_err_vmereg               = mpc1_frame1_fifo_adr;
const int mpc1_frame1_fifo_sync_err_bitlo                = 9;
const int mpc1_frame1_fifo_sync_err_bithi                = 9;
const int mpc1_frame1_fifo_sync_err_default              = 0;
//
//
const int mpc1_frame1_fifo_alct_second_bxn_vmereg        = mpc1_frame1_fifo_adr;
const int mpc1_frame1_fifo_alct_second_bxn_bitlo         = 10;
const int mpc1_frame1_fifo_alct_second_bxn_bithi         = 10;
const int mpc1_frame1_fifo_alct_second_bxn_default       = 0;
//
//
const int mpc1_frame1_fifo_clct_second_bx0_local_vmereg  = mpc1_frame1_fifo_adr;
const int mpc1_frame1_fifo_clct_second_bx0_local_bitlo   = 11;
const int mpc1_frame1_fifo_clct_second_bx0_local_bithi   = 11;
const int mpc1_frame1_fifo_clct_second_bx0_local_default = 0;
//
//
const int mpc1_frame1_fifo_csc_id_vmereg                 = mpc1_frame1_fifo_adr;
const int mpc1_frame1_fifo_csc_id_bitlo                  = 12;
const int mpc1_frame1_fifo_csc_id_bithi                  = 15;
const int mpc1_frame1_fifo_csc_id_default                = 0;
//
//
//------------------------------------------------------------------
//0X184 = ADR_MPC_FRAMES_FIFO_CTRL:  Controls FIFO
//------------------------------------------------------------------
const int mpc_frames_fifo_ctrl_wr_en_vmereg              = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_wr_en_bitlo               = 0;
const int mpc_frames_fifo_ctrl_wr_en_bithi               = 0;
const int mpc_frames_fifo_ctrl_wr_en_default             = 1;
//
//
const int mpc_frames_fifo_ctrl_rd_en_vmereg              = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_rd_en_bitlo               = 1;
const int mpc_frames_fifo_ctrl_rd_en_bithi               = 1;
const int mpc_frames_fifo_ctrl_rd_en_default             = 0;
//
//
const int mpc_frames_fifo_ctrl_full_vmereg               = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_full_bitlo                = 2;
const int mpc_frames_fifo_ctrl_full_bithi                = 2;
const int mpc_frames_fifo_ctrl_full_default              = 0;
//
//
const int mpc_frames_fifo_ctrl_wr_ack_vmereg             = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_wr_ack_bitlo              = 3;
const int mpc_frames_fifo_ctrl_wr_ack_bithi              = 3;
const int mpc_frames_fifo_ctrl_wr_ack_default            = 0;
//
//
const int mpc_frames_fifo_ctrl_overflow_vmereg           = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_overflow_bitlo            = 4;
const int mpc_frames_fifo_ctrl_overflow_bithi            = 4;
const int mpc_frames_fifo_ctrl_overflow_default          = 0;
//
//
const int mpc_frames_fifo_ctrl_empty_vmereg              = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_empty_bitlo               = 5;
const int mpc_frames_fifo_ctrl_empty_bithi               = 5;
const int mpc_frames_fifo_ctrl_empty_default             = 0;
//
//
const int mpc_frames_fifo_ctrl_prog_full_vmereg          = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_prog_full_bitlo           = 6;
const int mpc_frames_fifo_ctrl_prog_full_bithi           = 6;
const int mpc_frames_fifo_ctrl_prog_full_default         = 0;
//
//
const int mpc_frames_fifo_ctrl_sbiterr_vmereg            = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_sbiterr_bitlo             = 7;
const int mpc_frames_fifo_ctrl_sbiterr_bithi             = 7;
const int mpc_frames_fifo_ctrl_sbiterr_default           = 0;
//
//
const int mpc_frames_fifo_ctrl_sditter_vmereg            = mpc_frames_fifo_ctrl_adr;
const int mpc_frames_fifo_ctrl_sditter_bitlo             = 8;
const int mpc_frames_fifo_ctrl_sditter_bithi             = 8;
const int mpc_frames_fifo_ctrl_sditter_default           = 0;
//
//
//------------------------------------------------------------------
//0X198 = ADR_NEWALGO_CTRL:  Controls parameters of new trigger algorithm  (Yuriy, 2016)
//------------------------------------------------------------------
const int use_dead_time_zone_vmereg  = algo2016_ctrl_adr;
const int use_dead_time_zone_bitlo   = 0;
const int use_dead_time_zone_bithi   = 0;
const int use_dead_time_zone_default = 1;
//
//
const int dead_time_zone_size_vmereg  = algo2016_ctrl_adr;
const int dead_time_zone_size_bitlo   = 1;
const int dead_time_zone_size_bithi   = 5;
const int dead_time_zone_size_default = 15;
//
//
const int use_dynamic_dead_time_zone_vmereg  = algo2016_ctrl_adr;
const int use_dynamic_dead_time_zone_bitlo   = 6;
const int use_dynamic_dead_time_zone_bithi   = 6;
const int use_dynamic_dead_time_zone_default = 1;
//
//
const int clct_to_alct_vmereg  = algo2016_ctrl_adr;
const int clct_to_alct_bitlo   = 7;
const int clct_to_alct_bithi   = 7;
const int clct_to_alct_default = 1;
//
//
const int drop_used_clcts_vmereg  = algo2016_ctrl_adr;
const int drop_used_clcts_bitlo   = 8;
const int drop_used_clcts_bithi   = 8;
const int drop_used_clcts_default = 0;
//
//
const int cross_bx_algorithm_vmereg  = algo2016_ctrl_adr;
const int cross_bx_algorithm_bitlo   = 9;
const int cross_bx_algorithm_bithi   = 9;
const int cross_bx_algorithm_default = 1; // for now this improvement is switched off by default because it is not fully functional in firmware
//
//
const int clct_use_corrected_bx_vmereg  = algo2016_ctrl_adr;
const int clct_use_corrected_bx_bitlo   = 10;
const int clct_use_corrected_bx_bithi   = 10;
const int clct_use_corrected_bx_default = 1; // for now this improvement is switched off by default because it is not fully functional in firmware
//
//
//-----------------------------------------------------------------------------
// 0X310 ADR_GEM_TBINS
//-----------------------------------------------------------------------------
const int gem_fifo_tbins_vmereg           = gem_tbins_adr;
const int gem_fifo_tbins_bitlo            = 0;
const int gem_fifo_tbins_bithi            = 4;
const int gem_fifo_tbins_default          = 7;
//
//
const int gem_fifo_pretrig_vmereg         = gem_tbins_adr;
const int gem_fifo_pretrig_bitlo          = 5;
const int gem_fifo_pretrig_bithi          = 9;
const int gem_fifo_pretrig_default        = 2;
//
//
const int gem_fifo_decouple_vmereg        = gem_tbins_adr;
const int gem_fifo_decouple_bitlo         = 10;
const int gem_fifo_decouple_bithi         = 10;
const int gem_fifo_decouple_default       = 0;
//
//
const int gem_read_enable_vmereg          = gem_tbins_adr;
const int gem_read_enable_bitlo           = 11;
const int gem_read_enable_bithi           = 11;
const int gem_read_enable_default         = 0;
//
//
const int gem_zero_supress_enable_vmereg  = gem_tbins_adr;
const int gem_zero_supress_enable_bitlo   = 12;
const int gem_zero_supress_enable_bithi   = 12;
const int gem_zero_supress_enable_default = 0;
//
//
//-----------------------------------------------------------------------------
// 0X312 ADR_GEM_CFG
//-----------------------------------------------------------------------------
//
const int gemA_rxd_int_delay_vmereg          = gem_cfg_adr;
const int gemA_rxd_int_delay_bitlo           = 0;
const int gemA_rxd_int_delay_bithi           = 3;
const int gemA_rxd_int_delay_default         = 0;
//
//
const int gemB_rxd_int_delay_vmereg          = gem_cfg_adr;
const int gemB_rxd_int_delay_bitlo           = 4;
const int gemB_rxd_int_delay_bithi           = 7;
const int gemB_rxd_int_delay_default         = 0;
//
//
const int decouple_gem_rxd_int_delay_vmereg  = gem_cfg_adr;
const int decouple_gem_rxd_int_delay_bitlo   = 8;
const int decouple_gem_rxd_int_delay_bithi   = 8;
const int decouple_gem_rxd_int_delay_default = 0;
//
//
const int gem_readout_mask_vmereg            = gem_cfg_adr;
const int gem_readout_mask_bitlo             = 9;
const int gem_readout_mask_bithi             = 12;
const int gem_readout_mask_default           = 0xf;
//
//
//////////////////////////////////////////////
// Bit mapping for TMB Raw Hits
//////////////////////////////////////////////

// First 4 words must conform to DDU specification

// Beginning of Cathode record marker
const int h0_beginning_of_cathode_lo_bit   =0;
const int h0_beginning_of_cathode_hi_bit   =11;

// BXN pushed on L1A stack at L1A arrival
const int h1_r_l1a_bxn_win_lo_bit   =0;
const int h1_r_l1a_bxn_win_hi_bit   =11;

// L1As received and pushed on L1A stack
const int h2_r_l1a_cnt_win_lo_bit   =0;
const int h2_r_l1a_cnt_win_hi_bit   =11;

// Readout counter
const int h3_readout_counter_lo_bit   =0;
const int h3_readout_counter_hi_bit   =11;


// Next 4 words for short mode

// TMB module ID number = VME slot
const int h4_board_id_lo_bit   =0;
const int h4_board_id_hi_bit   =4;

// Chamber ID number
const int h4_csc_id_lo_bit   =5;
const int h4_csc_id_hi_bit   =8;

// Run info
const int h4_run_id_lo_bit   =9;
const int h4_run_id_hi_bit   =12;

// Fence queue overflow error
const int h4_buf_q_ovf_err_lo_bit   =13;
const int h4_buf_q_ovf_err_hi_bit   =13;

// BXN sync error
const int h4_sync_err_hdr_lo_bit   =14;
const int h4_sync_err_hdr_hi_bit   =14;

// Number of header words
const int h5_r_nheaders_lo_bit   =0;
const int h5_r_nheaders_hi_bit   =5;

// Trigger type and fifo mode
const int h5_fifo_mode_lo_bit   =6;
const int h5_fifo_mode_hi_bit   =8;

// Readout type: dump,nodump, full header, short header
const int h5_readout_type_lo_bit   =9;
const int h5_readout_type_hi_bit   =10;

// L1A Pop type code: buffers, no buffers, clct/alct_only
const int h5_l1a_type_lo_bit   =11;
const int h5_l1a_type_hi_bit   =12;

// Event has clct and rpc buffer data
const int h5_r_has_buf_lo_bit   =13;
const int h5_r_has_buf_hi_bit   =13;

// Raw hits buffer was full at pretrigger
const int h5_buf_stalled_hdr_lo_bit   =14;
const int h5_buf_stalled_hdr_hi_bit   =14;

// Board status summary
const int h6_bd_status_lo_bit   =0;
const int h6_bd_status_hi_bit   =14;

// Firmware version date code
const int h7_revcode_lo_bit   =0;
const int h7_revcode_hi_bit   =14;


// Full Header-mode words 8-to-EOB: Event Counters

// CLCT Bunch Crossing number at pre-trig, 0-3563
const int h8_r_bxn_counter_lo_bit   =0;
const int h8_r_bxn_counter_hi_bit   =11;

// TMB discarded clct0 from ME1A
const int h8_r_tmb_clct0_discard_lo_bit   =12;
const int h8_r_tmb_clct0_discard_hi_bit   =12;

// TMB discarded clct1 from ME1A
const int h8_r_tmb_clct1_discard_lo_bit   =13;
const int h8_r_tmb_clct1_discard_hi_bit   =13;

// Main DLL lost lock
const int h8_clock_lock_lost_err_lo_bit   =14;
const int h8_clock_lock_lost_err_hi_bit   =14;

// CLCT pre-trigger counter, stop on ovf
const int h9_r_pretrig_counter_lsbs_lo_bit   =0;
const int h9_r_pretrig_counter_lsbs_hi_bit   =14;

// CLCT pre-trigger counter
const int h10_r_pretrig_counter_msbs_lo_bit   =0;
const int h10_r_pretrig_counter_msbs_hi_bit   =14;

// CLCT post-drift counter, stop on ovf
const int h11_r_clct_counter_lsbs_lo_bit   =0;
const int h11_r_clct_counter_lsbs_hi_bit   =14;

// CLCT post-drift counter
const int h12_r_clct_counter_msbs_lo_bit   =0;
const int h12_r_clct_counter_msbs_hi_bit   =14;

// TMB trigger counter, stop on ovf
const int h13_r_trig_counter_lsbs_lo_bit   =0;
const int h13_r_trig_counter_lsbs_hi_bit   =14;

// TMB trigger counter
const int h14_r_trig_counter_msbs_lo_bit   =0;
const int h14_r_trig_counter_msbs_hi_bit   =14;

// Counts ALCTs received from ALCT board, stop on ovf
const int h15_r_alct_counter_lsbs_lo_bit   =0;
const int h15_r_alct_counter_lsbs_hi_bit   =14;

// Counts ALCTs received from ALCT board, stop on ovf
const int h16_r_alct_counter_msbs_lo_bit   =0;
const int h16_r_alct_counter_msbs_hi_bit   =14;

// BX0s since last hard reset, stop on ovf
const int h17_r_orbit_counter_lsbs_lo_bit   =0;
const int h17_r_orbit_counter_lsbs_hi_bit   =14;

// BX0s since last hard reset
const int h18_r_orbit_counter_msbs_lo_bit   =0;
const int h18_r_orbit_counter_msbs_hi_bit   =14;


// CLCT Raw Hits Size

// Number of CFEBs read out
const int h19_r_ncfebs_lo_bit   =0;
const int h19_r_ncfebs_hi_bit   =2;

// Number of time bins per CFEB in dump
const int h19_r_fifo_tbins_cfeb_lo_bit   =3;
const int h19_r_fifo_tbins_cfeb_hi_bit   =7;

// # Time bins before pretrigger;
const int h19_fifo_pretrig_cfeb_lo_bit   =8;
const int h19_fifo_pretrig_cfeb_hi_bit   =12;

// Readout includes logic analyzer scope data
const int h19_scp_auto_lo_bit   =13;
const int h19_scp_auto_hi_bit   =13;

// Readout includes minicope data
const int h19_mini_read_enable_lo_bit   =14;
const int h19_mini_read_enable_hi_bit   =14;


// CLCT Configuration

// Hits on pattern template pre-trigger threshold
const int h20_hit_thresh_pretrig_lo_bit   =0;
const int h20_hit_thresh_pretrig_hi_bit   =2;

// Pattern shape ID pre-trigger threshold
const int h20_pid_thresh_pretrig_lo_bit   =3;
const int h20_pid_thresh_pretrig_hi_bit   =6;

// Hits on pattern  post-drift  threshold
const int h20_hit_thresh_postdrift_lo_bit   =7;
const int h20_hit_thresh_postdrift_hi_bit   =9;

// Pattern shape ID post-drift  threshold
const int h20_pid_thresh_postdrift_lo_bit   =10;
const int h20_pid_thresh_postdrift_hi_bit   =13;

// CSC Staggering ON
const int h20_stagger_hs_csc_lo_bit   =14;
const int h20_stagger_hs_csc_hi_bit   =14;

// CLCT Triad persistence
const int h21_triad_persist_lo_bit   =0;
const int h21_triad_persist_hi_bit   =3;

// DMB pre-trigger threshold for active-feb
const int h21_dmb_thresh_pretrig_lo_bit   =4;
const int h21_dmb_thresh_pretrig_hi_bit   =6;

// Delay ALCT for CLCT match window
const int h21_alct_delay_lo_bit   =7;
const int h21_alct_delay_hi_bit   =10;

// CLCT match window width
const int h21_clct_window_lo_bit   =11;
const int h21_clct_window_hi_bit   =14;


// CLCT Trigger Status

// Trigger source vector
const int h22_r_trig_source_vec_lsbs_lo_bit   =0;
const int h22_r_trig_source_vec_lsbs_hi_bit   =8;

// CSC layers hit on layer trigger after drift
const int h22_r_layers_hit_lo_bit   =9;
const int h22_r_layers_hit_hi_bit   =14;

// Active CFEB list sent to DMB
const int h23_active_feb_mux_lsbs_lo_bit   =0;
const int h23_active_feb_mux_lsbs_hi_bit   =4;

// CFEBs read out for this event
const int h23_r_cfebs_read_lsbs_lo_bit   =5;
const int h23_r_cfebs_read_lsbs_hi_bit   =9;

// Position of l1a in window
const int h23_r_l1a_match_win_lo_bit   =10;
const int h23_r_l1a_match_win_hi_bit   =13;

// Active CFEB list source, 0=pretrig, 1=tmb match
const int h23_active_feb_src_lo_bit   =14;
const int h23_active_feb_src_hi_bit   =14;


// CLCT+ALCT Match Status

// ALCT and CLCT matched in time, pushed on L1A stack
const int h24_r_tmb_match_lo_bit   =0;
const int h24_r_tmb_match_hi_bit   =0;

// Only ALCT triggered, pushed on L1a stack
const int h24_r_tmb_alct_only_lo_bit   =1;
const int h24_r_tmb_alct_only_hi_bit   =1;

// Only CLCT triggered, pushed on L1A stack
const int h24_r_tmb_clct_only_lo_bit   =2;
const int h24_r_tmb_clct_only_hi_bit   =2;

// Location of alct in clct window, pushed on L1A stack
const int h24_r_tmb_match_win_lo_bit   =3;
const int h24_r_tmb_match_win_hi_bit   =6;

// No ALCT
const int h24_r_tmb_no_alct_lo_bit   =7;
const int h24_r_tmb_no_alct_hi_bit   =7;

// One ALCT
const int h24_r_tmb_one_alct_lo_bit   =8;
const int h24_r_tmb_one_alct_hi_bit   =8;

// One CLCT
const int h24_r_tmb_one_clct_lo_bit   =9;
const int h24_r_tmb_one_clct_hi_bit   =9;

// Two ALCTs
const int h24_r_tmb_two_alct_lo_bit   =10;
const int h24_r_tmb_two_alct_hi_bit   =10;

// Two CLCTs
const int h24_r_tmb_two_clct_lo_bit   =11;
const int h24_r_tmb_two_clct_hi_bit   =11;

// ALCT0 copied into ALCT1 to make 2nd LCT
const int h24_r_tmb_dupe_alct_lo_bit   =12;
const int h24_r_tmb_dupe_alct_hi_bit   =12;

// CLCT0 copied into CLCT1 to make 2nd LCT
const int h24_r_tmb_dupe_clct_lo_bit   =13;
const int h24_r_tmb_dupe_clct_hi_bit   =13;

// LCT1 has higher quality than LCT0
const int h24_r_tmb_rank_err_lo_bit   =14;
const int h24_r_tmb_rank_err_hi_bit   =14;


// CLCT Trigger Data


// CLCT0 after drift lsbs
const int h25_r_clct0_xtmb_lsbs_lo_bit   =0;
const int h25_r_clct0_xtmb_lsbs_hi_bit   =14;

// CLCT1 after drift lsbs
const int h26_r_clct1_xtmb_lsbs_lo_bit   =0;
const int h26_r_clct1_xtmb_lsbs_hi_bit   =14;

// CLCT0 after drift msbs
const int h27_r_clct0_xtmb_msbs_lo_bit   =0;
const int h27_r_clct0_xtmb_msbs_hi_bit   =0;

// CLCT1 after drift msbs
const int h27_r_clct1_xtmb_msbs_lo_bit   =1;
const int h27_r_clct1_xtmb_msbs_hi_bit   =1;

// CLCT0/1 common after drift msbs
const int h27_r_clctc_xtmb_lo_bit   =2;
const int h27_r_clctc_xtmb_hi_bit   =4;

// CLCT0 had invalid pattern after drift delay
const int h27_r_clct0_invp_lo_bit   =5;
const int h27_r_clct0_invp_hi_bit   =5;

// CLCT1 had invalid pattern after drift delay
const int h27_r_clct1_invp_lo_bit   =6;
const int h27_r_clct1_invp_hi_bit   =6;

// 2nd CLCT busy, logic error indicator
const int h27_r_clct1_busy_lo_bit   =7;
const int h27_r_clct1_busy_hi_bit   =7;

// CFEB RAM parity error, latched
const int h27_perr_cfeb_ff_lsbs_lo_bit   =8;
const int h27_perr_cfeb_ff_lsbs_hi_bit   =12;

// GEM or RPC or Minicope RAM parity error, latched
const int h27_perr_gem_or_rpc_or_mini_ff_lo_bit   =13;
const int h27_perr_gem_or_rpc_or_mini_ff_hi_bit   =13;

// Parity error summary,  latched
const int h27_perr_ff_lo_bit   =14;
const int h27_perr_ff_hi_bit   =14;


// ALCT Trigger Data


// ALCT0 valid pattern flag
const int h28_r_alct0_valid_lo_bit   =0;
const int h28_r_alct0_valid_hi_bit   =0;

// ALCT0 quality
const int h28_r_alct0_quality_lo_bit   =1;
const int h28_r_alct0_quality_hi_bit   =2;

// ALCT0 accelerator muon flag
const int h28_r_alct0_amu_lo_bit   =3;
const int h28_r_alct0_amu_hi_bit   =3;

// ALCT0 key wire group
const int h28_r_alct0_key_lo_bit   =4;
const int h28_r_alct0_key_hi_bit   =10;

// ALCT active_feb_flag position in pretrig window
const int h28_r_alct_preClct_win_lo_bit   =11;
const int h28_r_alct_preClct_win_hi_bit   =14;

// ALCT1 valid pattern flag
const int h29_r_alct1_valid_lo_bit   =0;
const int h29_r_alct1_valid_hi_bit   =0;

// ALCT1 quality
const int h29_r_alct1_quality_lo_bit   =1;
const int h29_r_alct1_quality_hi_bit   =2;

// ALCT1 accelerator muon flag
const int h29_r_alct1_amu_lo_bit   =3;
const int h29_r_alct1_amu_hi_bit   =3;

// ALCT1 key wire group
const int h29_r_alct1_key_lo_bit   =4;
const int h29_r_alct1_key_hi_bit   =10;

// CLCT drift delay
const int h29_drift_delay_lo_bit   =11;
const int h29_drift_delay_hi_bit   =12;

// Enable blocked bits in readout
const int h29_bcb_read_enable_lo_bit   =13;
const int h29_bcb_read_enable_hi_bit   =13;

// Layer-mode trigger
const int h29_hs_layer_trig_lo_bit   =14;
const int h29_hs_layer_trig_hi_bit   =14;

// ALCT0/1 bxn
const int h30_r_alct_bxn_lo_bit   =0;
const int h30_r_alct_bxn_hi_bit   =4;

// ALCT trigger path ECC error code
const int h30_r_alct_ecc_err_lo_bit   =5;
const int h30_r_alct_ecc_err_hi_bit   =6;

// CFEB[n] has at least 1 bad bit
const int h30_cfeb_badbits_found_lsbs_lo_bit   =7;
const int h30_cfeb_badbits_found_lsbs_hi_bit   =11;

// A CFEB had bad bits that were blocked
const int h30_cfeb_badbits_blocked_lo_bit   =12;
const int h30_cfeb_badbits_blocked_hi_bit   =12;

// ALCT FPGA configuration done
const int h30_alct_cfg_done_lo_bit   =13;
const int h30_alct_cfg_done_hi_bit   =13;

// ALCT bx0 and CLCT bx0 match
const int h30_bx0_match_lo_bit   =14;
const int h30_bx0_match_hi_bit   =14;


// MPC Frames

// MPC muon 0 frame 0 LSBs
const int h31_r_mpc0_frame0_ff_lsbs_lo_bit   =0;
const int h31_r_mpc0_frame0_ff_lsbs_hi_bit   =14;

// MPC muon 0 frame 1 LSBs
const int h32_r_mpc0_frame1_ff_lsbs_lo_bit   =0;
const int h32_r_mpc0_frame1_ff_lsbs_hi_bit   =14;

// MPC muon 1 frame 0 LSBs
const int h33_r_mpc1_frame0_ff_lsbs_lo_bit   =0;
const int h33_r_mpc1_frame0_ff_lsbs_hi_bit   =14;

// MPC muon 1 frame 1 LSBs
const int h34_r_mpc1_frame1_ff_lsbs_lo_bit   =0;
const int h34_r_mpc1_frame1_ff_lsbs_hi_bit   =14;

// MPC muon 0 frame 0 MSBS
const int h35_r_mpc0_frame0_ff_msbs_lo_bit   =0;
const int h35_r_mpc0_frame0_ff_msbs_hi_bit   =0;

// MPC muon 0 frame 1 MSBS
const int h35_r_mpc0_frame1_ff_msbs_lo_bit   =1;
const int h35_r_mpc0_frame1_ff_msbs_hi_bit   =1;

// MPC muon 1 frame 0 MSBS
const int h35_r_mpc1_frame0_ff_msbs_lo_bit   =2;
const int h35_r_mpc1_frame0_ff_msbs_hi_bit   =2;

// MPC muon 1 frame 1 MSBS
const int h35_r_mpc1_frame1_ff_msbs_lo_bit   =3;
const int h35_r_mpc1_frame1_ff_msbs_hi_bit   =3;

// MPC transmit delay
const int h35_mpc_tx_delay_lo_bit   =4;
const int h35_mpc_tx_delay_hi_bit   =7;

const int h35_r_mpc_accept_lo_bit   =8;
const int h35_r_mpc_accept_hi_bit   =9;

// CFEBs enabled for triggering
const int h35_cfeb_en_lsbs_lo_bit   =10;
const int h35_cfeb_en_lsbs_hi_bit   =14;

// RPC/GEM Configuration

//RPC
// RPCs included in read out
const int h36_rd_list_rpc_lo_bit   =0;
const int h36_rd_list_rpc_hi_bit   =1;

// Number of RPCs in readout, 0,1,2, 0 if head-only event
const int h36_r_nrpcs_read_lo_bit   =2;
const int h36_r_nrpcs_read_hi_bit   =3;

// RPC readout enabled
const int h36_rpc_read_enable_lo_bit   =4;
const int h36_rpc_read_enable_hi_bit   =4;

// Number RPC FIFO time bins to read out
const int h36_fifo_tbins_rpc_lo_bit   =5;
const int h36_fifo_tbins_rpc_hi_bit   =9;

// Number RPC FIFO time bins before pretrigger
const int h36_fifo_pretrig_rpc_lo_bit   =10;
const int h36_fifo_pretrig_rpc_hi_bit   =14;

//GEM
// GEM zero-suppression enabled
const int h36_gem_zero_suppress_lo_bit   =0;
const int h36_gem_zero_suppress_hi_bit   =0;

// GEM readout enabled
const int h36_gem_read_enable_lo_bit   =4;
const int h36_gem_read_enable_hi_bit   =4;

// Number GEM FIFO time bins to read out
const int h36_fifo_tbins_gem_lo_bit   =5;
const int h36_fifo_tbins_gem_hi_bit   =9;

// Number GEM FIFO time bins before pretrigger
const int h36_fifo_pretrig_gem_lo_bit   =10;
const int h36_fifo_pretrig_gem_hi_bit   =14;

// Buffer Status

// Buffer RAM write address at pretrigger
const int h37_r_wr_buf_adr_lo_bit   =0;
const int h37_r_wr_buf_adr_hi_bit   =10;

// Write buffer was ready at pretrig
const int h37_r_wr_buf_ready_lo_bit   =11;
const int h37_r_wr_buf_ready_hi_bit   =11;

// Write buffer ready now
const int h37_wr_buf_ready_lo_bit   =12;
const int h37_wr_buf_ready_hi_bit   =12;

// All raw hits ram in use, ram writing must stop
const int h37_buf_q_full_lo_bit   =13;
const int h37_buf_q_full_hi_bit   =13;

// No fences remain on buffer stack
const int h37_buf_q_empty_lo_bit   =14;
const int h37_buf_q_empty_hi_bit   =14;

// Distance to 1st fence address at pretrigger
const int h38_r_buf_fence_dist_lo_bit   =0;
const int h38_r_buf_fence_dist_hi_bit   =10;

// Tried to push when stack full
const int h38_buf_q_ovf_err_lo_bit   =11;
const int h38_buf_q_ovf_err_hi_bit   =11;

// Tried to pop when stack empty
const int h38_buf_q_udf_err_lo_bit   =12;
const int h38_buf_q_udf_err_hi_bit   =12;

// Fence adr popped from stack doesnt match rls adr
const int h38_buf_q_adr_err_lo_bit   =13;
const int h38_buf_q_adr_err_hi_bit   =13;

// Buffer write pointer hit a fence and stalled
const int h38_buf_stalled_once_lo_bit   =14;
const int h38_buf_stalled_once_hi_bit   =14;

// Spare Frames

// Number of fences in fence RAM currently
const int h39_buf_fence_cnt_lo_bit   =0;
const int h39_buf_fence_cnt_hi_bit   =11;

// 1=Reverse staggered CSC, non-me1
const int h39_reverse_hs_csc_lo_bit   =12;
const int h39_reverse_hs_csc_hi_bit   =12;

// 1=ME1A hstrip order reversed
const int h39_reverse_hs_me1a_lo_bit   =13;
const int h39_reverse_hs_me1a_hi_bit   =13;

// 1=ME1B hstrip order reversed
const int h39_reverse_hs_me1b_lo_bit   =14;
const int h39_reverse_hs_me1b_hi_bit   =14;

// Hdr23 Active CFEB list sent to DMB
const int h40_active_feb_mux_msbs_lo_bit   =0;
const int h40_active_feb_mux_msbs_hi_bit   =1;

// Hdr23 CFEBs read out for this event
const int h40_r_cfebs_read_msbs_lo_bit   =2;
const int h40_r_cfebs_read_msbs_hi_bit   =3;

// Hdr27 CFEB RAM parity error, latched
const int h40_perr_cfeb_ff_msbs_lo_bit   =4;
const int h40_perr_cfeb_ff_msbs_hi_bit   =5;

// Hdr30 CFEB[n] has at least 1 bad bit
const int h40_cfeb_badbits_found_msbs_lo_bit   =6;
const int h40_cfeb_badbits_found_msbs_hi_bit   =7;

// Hdr35 CFEBs enabled for triggering
const int h40_cfeb_en_msbs_lo_bit   =8;
const int h40_cfeb_en_msbs_hi_bit   =9;

// Current fence is peak number of fences in RAM
const int h40_buf_fence_cnt_is_peak_lo_bit   =10;
const int h40_buf_fence_cnt_is_peak_hi_bit   =10;

// TMB has 7 DCFEBs so hdr40_[10:1] are active
//chamber_is_me11 corresponds to (MXCFEB==7)
const int h40_chamber_is_me11_lo_bit   =11;
const int h40_chamber_is_me11_hi_bit   =11;

// Pre-trigger was ME1A/ME1B
const int h40_r_trig_source_vec_msbs_lo_bit   =12;
const int h40_r_trig_source_vec_msbs_hi_bit   =13;

// TMB trig pulse coincident with rtmb_push
const int h40_r_tmb_trig_pulse_lo_bit   =14;
const int h40_r_tmb_trig_pulse_hi_bit   =14;

// Allow ALCT-only  tmb-matching trigger
const int h41_tmb_allow_alct_lo_bit   =0;
const int h41_tmb_allow_alct_hi_bit   =0;

// Allow CLCT-only  tmb-matching trigger
const int h41_tmb_allow_clct_lo_bit   =1;
const int h41_tmb_allow_clct_hi_bit   =1;

// Allow Match-only tmb-matching trigger
const int h41_tmb_allow_match_lo_bit   =2;
const int h41_tmb_allow_match_hi_bit   =2;

// Allow ALCT-only  tmb-matching readout only
const int h41_tmb_allow_alct_ro_lo_bit   =3;
const int h41_tmb_allow_alct_ro_hi_bit   =3;

// Allow CLCT-only  tmb-matching readout only
const int h41_tmb_allow_clct_ro_lo_bit   =4;
const int h41_tmb_allow_clct_ro_hi_bit   =4;

// Allow Match-only tmb-matching readout only
const int h41_tmb_allow_match_ro_lo_bit   =5;
const int h41_tmb_allow_match_ro_hi_bit   =5;

// Only ALCT triggered, non-triggering readout
const int h41_r_tmb_alct_only_ro_lo_bit   =6;
const int h41_r_tmb_alct_only_ro_hi_bit   =6;

// Only CLCT triggered, non-triggering readout
const int h41_r_tmb_clct_only_ro_lo_bit   =7;
const int h41_r_tmb_clct_only_ro_hi_bit   =7;

// ALCT and CLCT matched in time, non-triggering readout
const int h41_r_tmb_match_ro_lo_bit   =8;
const int h41_r_tmb_match_ro_hi_bit   =8;

// Triggering readout event
const int h41_r_tmb_trig_keep_lo_bit = 9;
const int h41_r_tmb_trig_keep_hi_bit = 9;

// Non-triggering readout event
const int h41_r_tmb_non_trig_keep_lo_bit   =10;
const int h41_r_tmb_non_trig_keep_hi_bit   =10;

// Layer pre-trigger threshold
const int h41_lyr_thresh_pretrig_lo_bit   =11;
const int h41_lyr_thresh_pretrig_hi_bit   =13;

// Layer trigger mode enabled
const int h41_layer_trig_en_lo_bit   =14;
const int h41_layer_trig_en_hi_bit   =14;

/////////////////////////////////////////////////////////////////////////////
// The following stuff should be deprecated
/////////////////////////////////////////////////////////////////////////////
//------------------------------------------
// TMB trigger modes:
//------------------------------------------
const int CLCT_trigger                  =  1;
const int ALCT_trigger                  =  2;
const int Scintillator_trigger          =  3;
const int DMB_trigger                   =  4;
const int ALCT_CLCT_coincidence_trigger =  5;
//
//
//------------------------------------------
// this comes from alct_routines2/tmb_vme_reg.h
//------------------------------------------
//#define TMB_ADR_BOOT            0x70000 // Hardware Bootstrap Register
//
//--------------------------------
//  Definitions to work with TMB
//-------------------------------
#define VME_BOOT_REG    0x04
//
#define ALCT_SLOW_PROG  0x0     // ALCT Slow Control JTAG Programming Chain
#define ALCT_SLOW_USER  0x1     // ALCT Slow Control JTAG User Chain
#define ALCT_FAST_PROG  0x2     // ALCT Fast JTAG Programming Chain
#define ALCT_FAST_USER  0x3     // ALCT Fast JTAG User Chain
#define TMB_FPGA_PROG   0x4     // TMB Mezzanine FPGA + FPGA PROMs JTAG Chain
#define TMB_USER_PROM   0x8     // TMB User PROMs JTAG Chain
#define TMB_FPGA_USER   0xc     // TMB FPGA User JTAG Chain
//
#define ALCT_HARD_RESET 0x0100  // Hardware ALCT FPGA Hard Reset
#define TMB_HARD_RESET  0x0200  // Hardware TMB FPGA Hard Reset
#define TMB_ENABLE_ALCT_RESET 0x0400 // Enable ALCT Hard Reset
#define TMB_ENABLE_VME  0x0800  // Enable TMB to issue VME commands
//
struct tmb_id_regs
{
/* TMB_ADR_IDREG0 */
  unsigned char fw_type;        // TMB Firmware Type, C=Normal CLCT/TMB, D=Debug loopback
  unsigned char fw_version;     // Firmware Version code
  unsigned char brd_geo_addr;   // Geographic address for this board

/* TMB_ADR_IDREG1 */
  unsigned char fw_day;         // DD Firmware Version Day (BCD)
  unsigned char fw_month;       // MM Firmware Version Month (BCD)

/* TMB_ADR_IDREG2 */
  unsigned short int fw_year;   // YYYY Firmware Version Year (BCD)

/* TMB_ADR_IDREG3 */
  unsigned short int fpga_type; // Xilinx FPGA Type XCV1000E (BCD)

};

const unsigned int TMB_MAX_DCFEB_FIBERS = 7;

  } // namespace emu::pc
  } // namespace emu
#endif
