// Seed: 1448615450
module module_0 #(
    parameter id_3 = 32'd40,
    parameter id_6 = 32'd67
) (
    output tri0 id_0,
    output wor  id_1
);
  wire _id_3, id_4;
  logic id_5 = id_5 | -1'd0;
  logic _id_6;
  wire [id_6 : id_3] id_7;
  wire [-1 : id_6] id_8, id_9;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply1 id_4
);
  assign id_1 = 1'h0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
