<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Trivium.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="Precision"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_EDIF" xil_pn:name="Trivium_Generator_vvect.edf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PREC_LOG" xil_pn:name="Trivium_Generator_vvect.prec_log"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="ise_settings.tcl"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="precproj.tcl"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="precsynth.tcl"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545057239" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545057239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545057239" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7512457447411387887" xil_pn:start_ts="1545057239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545057239" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3589810328974422701" xil_pn:start_ts="1545057239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545057239" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545057239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545057239" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1052310674813694195" xil_pn:start_ts="1545057239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545057261" xil_pn:in_ck="-2115849520374017451" xil_pn:name="TRANEXT_precSynthesize_FPGA" xil_pn:prop_ck="-4583288616462274974" xil_pn:start_ts="1545057239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Precision"/>
      <outfile xil_pn:name="Trivium_Generator_vvect.edf"/>
      <outfile xil_pn:name="Trivium_Generator_vvect.prec_log"/>
      <outfile xil_pn:name="ise_settings.tcl"/>
      <outfile xil_pn:name="precproj.tcl"/>
      <outfile xil_pn:name="precsynth.tcl"/>
    </transform>
  </transforms>

</generated_project>
