
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../../biswa/SPEC2017Traces/649.fotonik3d_s-10881B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize DRRIP state for L2C
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 5060686 heartbeat IPC: 1.97602 cumulative IPC: 1.97602 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 10129855 heartbeat IPC: 1.97271 cumulative IPC: 1.97436 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 15204512 heartbeat IPC: 1.97058 cumulative IPC: 1.9731 (Simulation time: 0 hr 11 min 59 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 20274348 heartbeat IPC: 1.97245 cumulative IPC: 1.97294 (Simulation time: 0 hr 15 min 52 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 25338273 heartbeat IPC: 1.97475 cumulative IPC: 1.9733 (Simulation time: 0 hr 19 min 12 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 25338273 (Simulation time: 0 hr 19 min 12 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 46802591 heartbeat IPC: 0.465889 cumulative IPC: 0.465889 (Simulation time: 0 hr 24 min 6 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 68269667 heartbeat IPC: 0.46583 cumulative IPC: 0.46586 (Simulation time: 0 hr 28 min 3 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 89751760 heartbeat IPC: 0.465504 cumulative IPC: 0.465741 (Simulation time: 0 hr 30 min 7 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 111216756 heartbeat IPC: 0.465875 cumulative IPC: 0.465774 (Simulation time: 0 hr 31 min 9 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 132700397 heartbeat IPC: 0.46547 cumulative IPC: 0.465714 (Simulation time: 0 hr 31 min 52 sec) 
Finished CPU 0 instructions: 50000001 cycles: 107362124 cumulative IPC: 0.465714 (Simulation time: 0 hr 31 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.465714 instructions: 50000001 cycles: 107362124
ITLB TOTAL     ACCESS:    6810417  HIT:    6810417  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:    6810417  HIT:    6810417  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    7220205	FORWARD:          0	MERGED:     409788	TO_CACHE:    6810417

Revised Interactions: positive negative neutral
ITLB_interactions 0 0 0 -nan -nan -nan
ITLB_positive -nan -nan -nan
ITLB_negative -nan -nan -nan -nan -nan
ITLB_neutral -nan -nan -nan
DTLB TOTAL     ACCESS:   22198240  HIT:   21934949  MISS:     263291  HIT %:    98.8139  MISS %:    1.18609   MPKI: 5.26582
DTLB LOAD TRANSLATION ACCESS:   22198240  HIT:   21934949  MISS:     263291  HIT %:    98.8139  MISS %:    1.18609   MPKI: 5.26582
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 161.213 cycles
DTLB RQ	ACCESS:   24599027	FORWARD:          0	MERGED:    2389362	TO_CACHE:   22209665

Revised Interactions: positive negative neutral
DTLB_interactions 0 0 0 -nan -nan -nan
DTLB_positive -nan -nan -nan
DTLB_negative -nan -nan -nan -nan -nan
DTLB_neutral -nan -nan -nan
STLB TOTAL     ACCESS:     263291  HIT:      93512  MISS:     169779  HIT %:    35.5166  MISS %:    64.4834   MPKI: 3.39558
STLB LOAD TRANSLATION ACCESS:     263291  HIT:      93512  MISS:     169779  HIT %:    35.5166  MISS %:    64.4834   MPKI: 3.39558
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 217.314 cycles
STLB RQ	ACCESS:     263291	FORWARD:          0	MERGED:          0	TO_CACHE:     263291

Revised Interactions: positive negative neutral
STLB_interactions 0 0 0 -nan -nan -nan
STLB_positive -nan -nan -nan
STLB_negative -nan -nan -nan -nan -nan
STLB_neutral -nan -nan -nan
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   24264669  HIT:   23302668  MISS:     962001  HIT %:    96.0354  MISS %:    3.96462   MPKI: 19.24
L1D LOAD      ACCESS:   21059023  HIT:   20097022  MISS:     962001  HIT %:    95.4319  MISS %:    4.56812   MPKI: 19.24
L1D RFO       ACCESS:    3205646  HIT:    3205646  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 198.303 cycles
L1D RQ	ACCESS:   31928440	FORWARD:          0	MERGED:   10527043	TO_CACHE:   21393379
L1D WQ	ACCESS:    3205648	FORWARD:       8018	MERGED:          0	TO_CACHE:    3205648

Revised Interactions: positive negative neutral
L1D_interactions 0 0 0 -nan -nan -nan
L1D_positive -nan -nan -nan
L1D_negative -nan -nan -nan -nan -nan
L1D_neutral -nan -nan -nan
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    7220204  HIT:    7220204  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    7220204  HIT:    7220204  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   16086348	FORWARD:          0	MERGED:    8866143	TO_CACHE:    7220205

Revised Interactions: positive negative neutral
L1I_interactions 0 0 0 -nan -nan -nan
L1I_positive -nan -nan -nan
L1I_negative -nan -nan -nan -nan -nan
L1I_neutral -nan -nan -nan
BTB TOTAL     ACCESS:     560940  HIT:     560935  MISS:          5  HIT %:    99.9991  MISS %: 0.000891361   MPKI: 0.0001
BTB BRANCH_DIRECT_JUMP	ACCESS:      40061  HIT:      40060  MISS:          1
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     520879  HIT:     520875  MISS:          4
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1617567  HIT:     625991  MISS:     991576  HIT %:    38.6995  MISS %:    61.3005   MPKI: 19.8315
L2C LOAD      ACCESS:     962001  HIT:         93  MISS:     961908  HIT %: 0.00966735  MISS %:    99.9903   MPKI: 19.2382
L2C DATA LOAD MPKI: 19.2382
L2C INSTRUCTION LOAD MPKI: 0
L2C WRITEBACK ACCESS:     485740  HIT:     476102  MISS:       9638  HIT %:    98.0158  MISS %:    1.98419   MPKI: 0.19276
L2C LOAD TRANSLATION ACCESS:     169826  HIT:     149796  MISS:      20030  HIT %:    88.2056  MISS %:    11.7944   MPKI: 0.4006
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 172.205 cycles
L2C RQ	ACCESS:    1131826	FORWARD:          0	MERGED:          0	TO_CACHE:    1131826
L2C WQ	ACCESS:     485740	FORWARD:          0	MERGED:          0	TO_CACHE:     485740

Revised Interactions: positive negative neutral
L2C_interactions 0 0 0 -nan -nan -nan
L2C_positive -nan -nan -nan
L2C_negative -nan -nan -nan -nan -nan
L2C_neutral -nan -nan -nan
L2C Instructions Evicting Data 0
L2C Translations Evicting Data 19640
L2C Data Evicting Data 942379
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 390
L2C Data Evicting Translations 19529
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:     169779  HIT:     169779  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:     169779  HIT:     169779  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL5_interactions 0 0 0 -nan -nan -nan
PSCL5_positive -nan -nan -nan
PSCL5_negative -nan -nan -nan -nan -nan
PSCL5_neutral -nan -nan -nan
PSCL4 TOTAL     ACCESS:     169779  HIT:     169779  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:     169779  HIT:     169779  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL4_interactions 0 0 0 -nan -nan -nan
PSCL4_positive -nan -nan -nan
PSCL4_negative -nan -nan -nan -nan -nan
PSCL4_neutral -nan -nan -nan
PSCL3 TOTAL     ACCESS:     169779  HIT:     169779  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:     169779  HIT:     169779  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL3_interactions 0 0 0 -nan -nan -nan
PSCL3_positive -nan -nan -nan
PSCL3_negative -nan -nan -nan -nan -nan
PSCL3_neutral -nan -nan -nan
PSCL2 TOTAL     ACCESS:     169779  HIT:     169484  MISS:        295  HIT %:    99.8262  MISS %:   0.173755   MPKI: 0.0059
PSCL2 LOAD TRANSLATION ACCESS:     169779  HIT:     169484  MISS:        295  HIT %:    99.8262  MISS %:   0.173755   MPKI: 0.0059
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL2_interactions 0 0 0 -nan -nan -nan
PSCL2_positive -nan -nan -nan
PSCL2_negative -nan -nan -nan -nan -nan
PSCL2_neutral -nan -nan -nan
LLC TOTAL     ACCESS:    1467648  HIT:     665184  MISS:     802464  HIT %:    45.3231  MISS %:    54.6769   MPKI: 16.0493
LLC LOAD      ACCESS:     961908  HIT:     176079  MISS:     785829  HIT %:    18.3052  MISS %:    81.6948   MPKI: 15.7166
LLC WRITEBACK ACCESS:     485710  HIT:     485670  MISS:         40  HIT %:    99.9918  MISS %: 0.00823537   MPKI: 0.0008
LLC LOAD TRANSLATION ACCESS:      20030  HIT:       3435  MISS:      16595  HIT %:    17.1493  MISS %:    82.8507   MPKI: 0.3319
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 169.256 cycles
LLC RQ	ACCESS:     981937	FORWARD:          0	MERGED:          0	TO_CACHE:     981937
LLC WQ	ACCESS:     485710	FORWARD:          0	MERGED:          0	TO_CACHE:     485710

Revised Interactions: positive negative neutral
LLC_interactions 0 0 0 -nan -nan -nan
LLC_positive -nan -nan -nan
LLC_negative -nan -nan -nan -nan -nan
LLC_neutral -nan -nan -nan
LLC Dense regions hint to LLC: 0

RAW hits: 81905
Loads Generated: 32010345
Loads sent to L1D: 31928440
Stores Generated: 3205650
Stores sent to L1D: 3205648
Major fault: 0 Minor fault: 257109
Allocated PAGES: 257109

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     262219  ROW_BUFFER_MISS:     540205
 DBUS_CONGESTED:        834
 WQ ROW_BUFFER_HIT:     137454  ROW_BUFFER_MISS:     348219  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 6847297
0banks busy for write cycles: 86334
1banks busy for read cycles: 36270757
1banks busy for write cycles: 12589844
2banks busy for read cycles: 16118006
2banks busy for write cycles: 12345280
3banks busy for read cycles: 5532482
3banks busy for write cycles: 8627683
4banks busy for read cycles: 1688056
4banks busy for write cycles: 4589379
5banks busy for read cycles: 389130
5banks busy for write cycles: 1740954
6banks busy for read cycles: 53954
6banks busy for write cycles: 424058
7banks busy for read cycles: 3105
7banks busy for write cycles: 52674
8banks busy for read cycles: 1
8banks busy for write cycles: 3131

CPU 0 Branch Prediction Accuracy: 93.3275% MPKI: 0.80204 Average ROB Occupancy at Mispredict: 344.839
Branch types
NOT_BRANCH: 49398979 98.798%
BRANCH_DIRECT_JUMP: 40061 0.080122%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 560940 1.12188%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 257109
