// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="batch_align2D_region,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.456000,HLS_SYN_LAT=104638,HLS_SYN_TPT=none,HLS_SYN_MEM=56,HLS_SYN_DSP=1253,HLS_SYN_FF=369211,HLS_SYN_LUT=390248,HLS_VERSION=2018_3}" *)

module batch_align2D_region (
        ap_clk,
        ap_rst_n,
        m_axi_my_region_data_AWVALID,
        m_axi_my_region_data_AWREADY,
        m_axi_my_region_data_AWADDR,
        m_axi_my_region_data_AWID,
        m_axi_my_region_data_AWLEN,
        m_axi_my_region_data_AWSIZE,
        m_axi_my_region_data_AWBURST,
        m_axi_my_region_data_AWLOCK,
        m_axi_my_region_data_AWCACHE,
        m_axi_my_region_data_AWPROT,
        m_axi_my_region_data_AWQOS,
        m_axi_my_region_data_AWREGION,
        m_axi_my_region_data_AWUSER,
        m_axi_my_region_data_WVALID,
        m_axi_my_region_data_WREADY,
        m_axi_my_region_data_WDATA,
        m_axi_my_region_data_WSTRB,
        m_axi_my_region_data_WLAST,
        m_axi_my_region_data_WID,
        m_axi_my_region_data_WUSER,
        m_axi_my_region_data_ARVALID,
        m_axi_my_region_data_ARREADY,
        m_axi_my_region_data_ARADDR,
        m_axi_my_region_data_ARID,
        m_axi_my_region_data_ARLEN,
        m_axi_my_region_data_ARSIZE,
        m_axi_my_region_data_ARBURST,
        m_axi_my_region_data_ARLOCK,
        m_axi_my_region_data_ARCACHE,
        m_axi_my_region_data_ARPROT,
        m_axi_my_region_data_ARQOS,
        m_axi_my_region_data_ARREGION,
        m_axi_my_region_data_ARUSER,
        m_axi_my_region_data_RVALID,
        m_axi_my_region_data_RREADY,
        m_axi_my_region_data_RDATA,
        m_axi_my_region_data_RLAST,
        m_axi_my_region_data_RID,
        m_axi_my_region_data_RUSER,
        m_axi_my_region_data_RRESP,
        m_axi_my_region_data_BVALID,
        m_axi_my_region_data_BREADY,
        m_axi_my_region_data_BRESP,
        m_axi_my_region_data_BID,
        m_axi_my_region_data_BUSER,
        m_axi_my_region_fcoord_AWVALID,
        m_axi_my_region_fcoord_AWREADY,
        m_axi_my_region_fcoord_AWADDR,
        m_axi_my_region_fcoord_AWID,
        m_axi_my_region_fcoord_AWLEN,
        m_axi_my_region_fcoord_AWSIZE,
        m_axi_my_region_fcoord_AWBURST,
        m_axi_my_region_fcoord_AWLOCK,
        m_axi_my_region_fcoord_AWCACHE,
        m_axi_my_region_fcoord_AWPROT,
        m_axi_my_region_fcoord_AWQOS,
        m_axi_my_region_fcoord_AWREGION,
        m_axi_my_region_fcoord_AWUSER,
        m_axi_my_region_fcoord_WVALID,
        m_axi_my_region_fcoord_WREADY,
        m_axi_my_region_fcoord_WDATA,
        m_axi_my_region_fcoord_WSTRB,
        m_axi_my_region_fcoord_WLAST,
        m_axi_my_region_fcoord_WID,
        m_axi_my_region_fcoord_WUSER,
        m_axi_my_region_fcoord_ARVALID,
        m_axi_my_region_fcoord_ARREADY,
        m_axi_my_region_fcoord_ARADDR,
        m_axi_my_region_fcoord_ARID,
        m_axi_my_region_fcoord_ARLEN,
        m_axi_my_region_fcoord_ARSIZE,
        m_axi_my_region_fcoord_ARBURST,
        m_axi_my_region_fcoord_ARLOCK,
        m_axi_my_region_fcoord_ARCACHE,
        m_axi_my_region_fcoord_ARPROT,
        m_axi_my_region_fcoord_ARQOS,
        m_axi_my_region_fcoord_ARREGION,
        m_axi_my_region_fcoord_ARUSER,
        m_axi_my_region_fcoord_RVALID,
        m_axi_my_region_fcoord_RREADY,
        m_axi_my_region_fcoord_RDATA,
        m_axi_my_region_fcoord_RLAST,
        m_axi_my_region_fcoord_RID,
        m_axi_my_region_fcoord_RUSER,
        m_axi_my_region_fcoord_RRESP,
        m_axi_my_region_fcoord_BVALID,
        m_axi_my_region_fcoord_BREADY,
        m_axi_my_region_fcoord_BRESP,
        m_axi_my_region_fcoord_BID,
        m_axi_my_region_fcoord_BUSER,
        m_axi_my_patches_AWVALID,
        m_axi_my_patches_AWREADY,
        m_axi_my_patches_AWADDR,
        m_axi_my_patches_AWID,
        m_axi_my_patches_AWLEN,
        m_axi_my_patches_AWSIZE,
        m_axi_my_patches_AWBURST,
        m_axi_my_patches_AWLOCK,
        m_axi_my_patches_AWCACHE,
        m_axi_my_patches_AWPROT,
        m_axi_my_patches_AWQOS,
        m_axi_my_patches_AWREGION,
        m_axi_my_patches_AWUSER,
        m_axi_my_patches_WVALID,
        m_axi_my_patches_WREADY,
        m_axi_my_patches_WDATA,
        m_axi_my_patches_WSTRB,
        m_axi_my_patches_WLAST,
        m_axi_my_patches_WID,
        m_axi_my_patches_WUSER,
        m_axi_my_patches_ARVALID,
        m_axi_my_patches_ARREADY,
        m_axi_my_patches_ARADDR,
        m_axi_my_patches_ARID,
        m_axi_my_patches_ARLEN,
        m_axi_my_patches_ARSIZE,
        m_axi_my_patches_ARBURST,
        m_axi_my_patches_ARLOCK,
        m_axi_my_patches_ARCACHE,
        m_axi_my_patches_ARPROT,
        m_axi_my_patches_ARQOS,
        m_axi_my_patches_ARREGION,
        m_axi_my_patches_ARUSER,
        m_axi_my_patches_RVALID,
        m_axi_my_patches_RREADY,
        m_axi_my_patches_RDATA,
        m_axi_my_patches_RLAST,
        m_axi_my_patches_RID,
        m_axi_my_patches_RUSER,
        m_axi_my_patches_RRESP,
        m_axi_my_patches_BVALID,
        m_axi_my_patches_BREADY,
        m_axi_my_patches_BRESP,
        m_axi_my_patches_BID,
        m_axi_my_patches_BUSER,
        m_axi_my_pos_AWVALID,
        m_axi_my_pos_AWREADY,
        m_axi_my_pos_AWADDR,
        m_axi_my_pos_AWID,
        m_axi_my_pos_AWLEN,
        m_axi_my_pos_AWSIZE,
        m_axi_my_pos_AWBURST,
        m_axi_my_pos_AWLOCK,
        m_axi_my_pos_AWCACHE,
        m_axi_my_pos_AWPROT,
        m_axi_my_pos_AWQOS,
        m_axi_my_pos_AWREGION,
        m_axi_my_pos_AWUSER,
        m_axi_my_pos_WVALID,
        m_axi_my_pos_WREADY,
        m_axi_my_pos_WDATA,
        m_axi_my_pos_WSTRB,
        m_axi_my_pos_WLAST,
        m_axi_my_pos_WID,
        m_axi_my_pos_WUSER,
        m_axi_my_pos_ARVALID,
        m_axi_my_pos_ARREADY,
        m_axi_my_pos_ARADDR,
        m_axi_my_pos_ARID,
        m_axi_my_pos_ARLEN,
        m_axi_my_pos_ARSIZE,
        m_axi_my_pos_ARBURST,
        m_axi_my_pos_ARLOCK,
        m_axi_my_pos_ARCACHE,
        m_axi_my_pos_ARPROT,
        m_axi_my_pos_ARQOS,
        m_axi_my_pos_ARREGION,
        m_axi_my_pos_ARUSER,
        m_axi_my_pos_RVALID,
        m_axi_my_pos_RREADY,
        m_axi_my_pos_RDATA,
        m_axi_my_pos_RLAST,
        m_axi_my_pos_RID,
        m_axi_my_pos_RUSER,
        m_axi_my_pos_RRESP,
        m_axi_my_pos_BVALID,
        m_axi_my_pos_BREADY,
        m_axi_my_pos_BRESP,
        m_axi_my_pos_BID,
        m_axi_my_pos_BUSER,
        m_axi_my_debug_AWVALID,
        m_axi_my_debug_AWREADY,
        m_axi_my_debug_AWADDR,
        m_axi_my_debug_AWID,
        m_axi_my_debug_AWLEN,
        m_axi_my_debug_AWSIZE,
        m_axi_my_debug_AWBURST,
        m_axi_my_debug_AWLOCK,
        m_axi_my_debug_AWCACHE,
        m_axi_my_debug_AWPROT,
        m_axi_my_debug_AWQOS,
        m_axi_my_debug_AWREGION,
        m_axi_my_debug_AWUSER,
        m_axi_my_debug_WVALID,
        m_axi_my_debug_WREADY,
        m_axi_my_debug_WDATA,
        m_axi_my_debug_WSTRB,
        m_axi_my_debug_WLAST,
        m_axi_my_debug_WID,
        m_axi_my_debug_WUSER,
        m_axi_my_debug_ARVALID,
        m_axi_my_debug_ARREADY,
        m_axi_my_debug_ARADDR,
        m_axi_my_debug_ARID,
        m_axi_my_debug_ARLEN,
        m_axi_my_debug_ARSIZE,
        m_axi_my_debug_ARBURST,
        m_axi_my_debug_ARLOCK,
        m_axi_my_debug_ARCACHE,
        m_axi_my_debug_ARPROT,
        m_axi_my_debug_ARQOS,
        m_axi_my_debug_ARREGION,
        m_axi_my_debug_ARUSER,
        m_axi_my_debug_RVALID,
        m_axi_my_debug_RREADY,
        m_axi_my_debug_RDATA,
        m_axi_my_debug_RLAST,
        m_axi_my_debug_RID,
        m_axi_my_debug_RUSER,
        m_axi_my_debug_RRESP,
        m_axi_my_debug_BVALID,
        m_axi_my_debug_BREADY,
        m_axi_my_debug_BRESP,
        m_axi_my_debug_BID,
        m_axi_my_debug_BUSER,
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        interrupt,
        s_axi_param_AWVALID,
        s_axi_param_AWREADY,
        s_axi_param_AWADDR,
        s_axi_param_WVALID,
        s_axi_param_WREADY,
        s_axi_param_WDATA,
        s_axi_param_WSTRB,
        s_axi_param_ARVALID,
        s_axi_param_ARREADY,
        s_axi_param_ARADDR,
        s_axi_param_RVALID,
        s_axi_param_RREADY,
        s_axi_param_RDATA,
        s_axi_param_RRESP,
        s_axi_param_BVALID,
        s_axi_param_BREADY,
        s_axi_param_BRESP
);

parameter    ap_ST_fsm_state1 = 91'd1;
parameter    ap_ST_fsm_state2 = 91'd2;
parameter    ap_ST_fsm_state3 = 91'd4;
parameter    ap_ST_fsm_state4 = 91'd8;
parameter    ap_ST_fsm_state5 = 91'd16;
parameter    ap_ST_fsm_state6 = 91'd32;
parameter    ap_ST_fsm_state7 = 91'd64;
parameter    ap_ST_fsm_state8 = 91'd128;
parameter    ap_ST_fsm_pp0_stage0 = 91'd256;
parameter    ap_ST_fsm_state12 = 91'd512;
parameter    ap_ST_fsm_state13 = 91'd1024;
parameter    ap_ST_fsm_state14 = 91'd2048;
parameter    ap_ST_fsm_state15 = 91'd4096;
parameter    ap_ST_fsm_state16 = 91'd8192;
parameter    ap_ST_fsm_state17 = 91'd16384;
parameter    ap_ST_fsm_state18 = 91'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 91'd65536;
parameter    ap_ST_fsm_state21 = 91'd131072;
parameter    ap_ST_fsm_state22 = 91'd262144;
parameter    ap_ST_fsm_state23 = 91'd524288;
parameter    ap_ST_fsm_state24 = 91'd1048576;
parameter    ap_ST_fsm_state25 = 91'd2097152;
parameter    ap_ST_fsm_state26 = 91'd4194304;
parameter    ap_ST_fsm_state27 = 91'd8388608;
parameter    ap_ST_fsm_pp2_stage0 = 91'd16777216;
parameter    ap_ST_fsm_state31 = 91'd33554432;
parameter    ap_ST_fsm_state32 = 91'd67108864;
parameter    ap_ST_fsm_state33 = 91'd134217728;
parameter    ap_ST_fsm_state34 = 91'd268435456;
parameter    ap_ST_fsm_state35 = 91'd536870912;
parameter    ap_ST_fsm_state36 = 91'd1073741824;
parameter    ap_ST_fsm_state37 = 91'd2147483648;
parameter    ap_ST_fsm_pp3_stage0 = 91'd4294967296;
parameter    ap_ST_fsm_state41 = 91'd8589934592;
parameter    ap_ST_fsm_pp4_stage0 = 91'd17179869184;
parameter    ap_ST_fsm_pp4_stage1 = 91'd34359738368;
parameter    ap_ST_fsm_pp4_stage2 = 91'd68719476736;
parameter    ap_ST_fsm_pp4_stage3 = 91'd137438953472;
parameter    ap_ST_fsm_pp4_stage4 = 91'd274877906944;
parameter    ap_ST_fsm_pp4_stage5 = 91'd549755813888;
parameter    ap_ST_fsm_pp4_stage6 = 91'd1099511627776;
parameter    ap_ST_fsm_pp4_stage7 = 91'd2199023255552;
parameter    ap_ST_fsm_pp4_stage8 = 91'd4398046511104;
parameter    ap_ST_fsm_pp4_stage9 = 91'd8796093022208;
parameter    ap_ST_fsm_pp4_stage10 = 91'd17592186044416;
parameter    ap_ST_fsm_pp4_stage11 = 91'd35184372088832;
parameter    ap_ST_fsm_pp4_stage12 = 91'd70368744177664;
parameter    ap_ST_fsm_pp4_stage13 = 91'd140737488355328;
parameter    ap_ST_fsm_pp4_stage14 = 91'd281474976710656;
parameter    ap_ST_fsm_pp4_stage15 = 91'd562949953421312;
parameter    ap_ST_fsm_pp4_stage16 = 91'd1125899906842624;
parameter    ap_ST_fsm_pp4_stage17 = 91'd2251799813685248;
parameter    ap_ST_fsm_pp4_stage18 = 91'd4503599627370496;
parameter    ap_ST_fsm_pp4_stage19 = 91'd9007199254740992;
parameter    ap_ST_fsm_pp4_stage20 = 91'd18014398509481984;
parameter    ap_ST_fsm_pp4_stage21 = 91'd36028797018963968;
parameter    ap_ST_fsm_pp4_stage22 = 91'd72057594037927936;
parameter    ap_ST_fsm_pp4_stage23 = 91'd144115188075855872;
parameter    ap_ST_fsm_pp4_stage24 = 91'd288230376151711744;
parameter    ap_ST_fsm_pp4_stage25 = 91'd576460752303423488;
parameter    ap_ST_fsm_pp4_stage26 = 91'd1152921504606846976;
parameter    ap_ST_fsm_pp4_stage27 = 91'd2305843009213693952;
parameter    ap_ST_fsm_pp4_stage28 = 91'd4611686018427387904;
parameter    ap_ST_fsm_pp4_stage29 = 91'd9223372036854775808;
parameter    ap_ST_fsm_pp4_stage30 = 91'd18446744073709551616;
parameter    ap_ST_fsm_pp4_stage31 = 91'd36893488147419103232;
parameter    ap_ST_fsm_pp4_stage32 = 91'd73786976294838206464;
parameter    ap_ST_fsm_pp4_stage33 = 91'd147573952589676412928;
parameter    ap_ST_fsm_pp4_stage34 = 91'd295147905179352825856;
parameter    ap_ST_fsm_pp4_stage35 = 91'd590295810358705651712;
parameter    ap_ST_fsm_pp4_stage36 = 91'd1180591620717411303424;
parameter    ap_ST_fsm_pp4_stage37 = 91'd2361183241434822606848;
parameter    ap_ST_fsm_pp4_stage38 = 91'd4722366482869645213696;
parameter    ap_ST_fsm_pp4_stage39 = 91'd9444732965739290427392;
parameter    ap_ST_fsm_pp4_stage40 = 91'd18889465931478580854784;
parameter    ap_ST_fsm_pp4_stage41 = 91'd37778931862957161709568;
parameter    ap_ST_fsm_pp4_stage42 = 91'd75557863725914323419136;
parameter    ap_ST_fsm_pp4_stage43 = 91'd151115727451828646838272;
parameter    ap_ST_fsm_pp4_stage44 = 91'd302231454903657293676544;
parameter    ap_ST_fsm_pp4_stage45 = 91'd604462909807314587353088;
parameter    ap_ST_fsm_pp4_stage46 = 91'd1208925819614629174706176;
parameter    ap_ST_fsm_pp4_stage47 = 91'd2417851639229258349412352;
parameter    ap_ST_fsm_state282 = 91'd4835703278458516698824704;
parameter    ap_ST_fsm_state283 = 91'd9671406556917033397649408;
parameter    ap_ST_fsm_state284 = 91'd19342813113834066795298816;
parameter    ap_ST_fsm_pp5_stage0 = 91'd38685626227668133590597632;
parameter    ap_ST_fsm_state287 = 91'd77371252455336267181195264;
parameter    ap_ST_fsm_state288 = 91'd154742504910672534362390528;
parameter    ap_ST_fsm_state289 = 91'd309485009821345068724781056;
parameter    ap_ST_fsm_state290 = 91'd618970019642690137449562112;
parameter    ap_ST_fsm_state291 = 91'd1237940039285380274899124224;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_ADDR_WIDTH = 6;
parameter    C_M_AXI_MY_REGION_DATA_ID_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_DATA_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_USER_VALUE = 0;
parameter    C_M_AXI_MY_REGION_DATA_PROT_VALUE = 0;
parameter    C_M_AXI_MY_REGION_DATA_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_FCOORD_ID_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_USER_VALUE = 0;
parameter    C_M_AXI_MY_REGION_FCOORD_PROT_VALUE = 0;
parameter    C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_PATCHES_ID_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_PATCHES_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_PATCHES_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_USER_VALUE = 0;
parameter    C_M_AXI_MY_PATCHES_PROT_VALUE = 0;
parameter    C_M_AXI_MY_PATCHES_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_POS_ID_WIDTH = 1;
parameter    C_M_AXI_MY_POS_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_POS_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_POS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_USER_VALUE = 0;
parameter    C_M_AXI_MY_POS_PROT_VALUE = 0;
parameter    C_M_AXI_MY_POS_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_DEBUG_ID_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_DEBUG_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_DEBUG_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_USER_VALUE = 0;
parameter    C_M_AXI_MY_DEBUG_PROT_VALUE = 0;
parameter    C_M_AXI_MY_DEBUG_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_PARAM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_REGION_DATA_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_REGION_FCOORD_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_PATCHES_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_POS_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_DEBUG_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_my_region_data_AWVALID;
input   m_axi_my_region_data_AWREADY;
output  [C_M_AXI_MY_REGION_DATA_ADDR_WIDTH - 1:0] m_axi_my_region_data_AWADDR;
output  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_AWID;
output  [7:0] m_axi_my_region_data_AWLEN;
output  [2:0] m_axi_my_region_data_AWSIZE;
output  [1:0] m_axi_my_region_data_AWBURST;
output  [1:0] m_axi_my_region_data_AWLOCK;
output  [3:0] m_axi_my_region_data_AWCACHE;
output  [2:0] m_axi_my_region_data_AWPROT;
output  [3:0] m_axi_my_region_data_AWQOS;
output  [3:0] m_axi_my_region_data_AWREGION;
output  [C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH - 1:0] m_axi_my_region_data_AWUSER;
output   m_axi_my_region_data_WVALID;
input   m_axi_my_region_data_WREADY;
output  [C_M_AXI_MY_REGION_DATA_DATA_WIDTH - 1:0] m_axi_my_region_data_WDATA;
output  [C_M_AXI_MY_REGION_DATA_WSTRB_WIDTH - 1:0] m_axi_my_region_data_WSTRB;
output   m_axi_my_region_data_WLAST;
output  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_WID;
output  [C_M_AXI_MY_REGION_DATA_WUSER_WIDTH - 1:0] m_axi_my_region_data_WUSER;
output   m_axi_my_region_data_ARVALID;
input   m_axi_my_region_data_ARREADY;
output  [C_M_AXI_MY_REGION_DATA_ADDR_WIDTH - 1:0] m_axi_my_region_data_ARADDR;
output  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_ARID;
output  [7:0] m_axi_my_region_data_ARLEN;
output  [2:0] m_axi_my_region_data_ARSIZE;
output  [1:0] m_axi_my_region_data_ARBURST;
output  [1:0] m_axi_my_region_data_ARLOCK;
output  [3:0] m_axi_my_region_data_ARCACHE;
output  [2:0] m_axi_my_region_data_ARPROT;
output  [3:0] m_axi_my_region_data_ARQOS;
output  [3:0] m_axi_my_region_data_ARREGION;
output  [C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH - 1:0] m_axi_my_region_data_ARUSER;
input   m_axi_my_region_data_RVALID;
output   m_axi_my_region_data_RREADY;
input  [C_M_AXI_MY_REGION_DATA_DATA_WIDTH - 1:0] m_axi_my_region_data_RDATA;
input   m_axi_my_region_data_RLAST;
input  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_RID;
input  [C_M_AXI_MY_REGION_DATA_RUSER_WIDTH - 1:0] m_axi_my_region_data_RUSER;
input  [1:0] m_axi_my_region_data_RRESP;
input   m_axi_my_region_data_BVALID;
output   m_axi_my_region_data_BREADY;
input  [1:0] m_axi_my_region_data_BRESP;
input  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_BID;
input  [C_M_AXI_MY_REGION_DATA_BUSER_WIDTH - 1:0] m_axi_my_region_data_BUSER;
output   m_axi_my_region_fcoord_AWVALID;
input   m_axi_my_region_fcoord_AWREADY;
output  [C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH - 1:0] m_axi_my_region_fcoord_AWADDR;
output  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_AWID;
output  [7:0] m_axi_my_region_fcoord_AWLEN;
output  [2:0] m_axi_my_region_fcoord_AWSIZE;
output  [1:0] m_axi_my_region_fcoord_AWBURST;
output  [1:0] m_axi_my_region_fcoord_AWLOCK;
output  [3:0] m_axi_my_region_fcoord_AWCACHE;
output  [2:0] m_axi_my_region_fcoord_AWPROT;
output  [3:0] m_axi_my_region_fcoord_AWQOS;
output  [3:0] m_axi_my_region_fcoord_AWREGION;
output  [C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH - 1:0] m_axi_my_region_fcoord_AWUSER;
output   m_axi_my_region_fcoord_WVALID;
input   m_axi_my_region_fcoord_WREADY;
output  [C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH - 1:0] m_axi_my_region_fcoord_WDATA;
output  [C_M_AXI_MY_REGION_FCOORD_WSTRB_WIDTH - 1:0] m_axi_my_region_fcoord_WSTRB;
output   m_axi_my_region_fcoord_WLAST;
output  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_WID;
output  [C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH - 1:0] m_axi_my_region_fcoord_WUSER;
output   m_axi_my_region_fcoord_ARVALID;
input   m_axi_my_region_fcoord_ARREADY;
output  [C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH - 1:0] m_axi_my_region_fcoord_ARADDR;
output  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_ARID;
output  [7:0] m_axi_my_region_fcoord_ARLEN;
output  [2:0] m_axi_my_region_fcoord_ARSIZE;
output  [1:0] m_axi_my_region_fcoord_ARBURST;
output  [1:0] m_axi_my_region_fcoord_ARLOCK;
output  [3:0] m_axi_my_region_fcoord_ARCACHE;
output  [2:0] m_axi_my_region_fcoord_ARPROT;
output  [3:0] m_axi_my_region_fcoord_ARQOS;
output  [3:0] m_axi_my_region_fcoord_ARREGION;
output  [C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH - 1:0] m_axi_my_region_fcoord_ARUSER;
input   m_axi_my_region_fcoord_RVALID;
output   m_axi_my_region_fcoord_RREADY;
input  [C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH - 1:0] m_axi_my_region_fcoord_RDATA;
input   m_axi_my_region_fcoord_RLAST;
input  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_RID;
input  [C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH - 1:0] m_axi_my_region_fcoord_RUSER;
input  [1:0] m_axi_my_region_fcoord_RRESP;
input   m_axi_my_region_fcoord_BVALID;
output   m_axi_my_region_fcoord_BREADY;
input  [1:0] m_axi_my_region_fcoord_BRESP;
input  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_BID;
input  [C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH - 1:0] m_axi_my_region_fcoord_BUSER;
output   m_axi_my_patches_AWVALID;
input   m_axi_my_patches_AWREADY;
output  [C_M_AXI_MY_PATCHES_ADDR_WIDTH - 1:0] m_axi_my_patches_AWADDR;
output  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_AWID;
output  [7:0] m_axi_my_patches_AWLEN;
output  [2:0] m_axi_my_patches_AWSIZE;
output  [1:0] m_axi_my_patches_AWBURST;
output  [1:0] m_axi_my_patches_AWLOCK;
output  [3:0] m_axi_my_patches_AWCACHE;
output  [2:0] m_axi_my_patches_AWPROT;
output  [3:0] m_axi_my_patches_AWQOS;
output  [3:0] m_axi_my_patches_AWREGION;
output  [C_M_AXI_MY_PATCHES_AWUSER_WIDTH - 1:0] m_axi_my_patches_AWUSER;
output   m_axi_my_patches_WVALID;
input   m_axi_my_patches_WREADY;
output  [C_M_AXI_MY_PATCHES_DATA_WIDTH - 1:0] m_axi_my_patches_WDATA;
output  [C_M_AXI_MY_PATCHES_WSTRB_WIDTH - 1:0] m_axi_my_patches_WSTRB;
output   m_axi_my_patches_WLAST;
output  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_WID;
output  [C_M_AXI_MY_PATCHES_WUSER_WIDTH - 1:0] m_axi_my_patches_WUSER;
output   m_axi_my_patches_ARVALID;
input   m_axi_my_patches_ARREADY;
output  [C_M_AXI_MY_PATCHES_ADDR_WIDTH - 1:0] m_axi_my_patches_ARADDR;
output  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_ARID;
output  [7:0] m_axi_my_patches_ARLEN;
output  [2:0] m_axi_my_patches_ARSIZE;
output  [1:0] m_axi_my_patches_ARBURST;
output  [1:0] m_axi_my_patches_ARLOCK;
output  [3:0] m_axi_my_patches_ARCACHE;
output  [2:0] m_axi_my_patches_ARPROT;
output  [3:0] m_axi_my_patches_ARQOS;
output  [3:0] m_axi_my_patches_ARREGION;
output  [C_M_AXI_MY_PATCHES_ARUSER_WIDTH - 1:0] m_axi_my_patches_ARUSER;
input   m_axi_my_patches_RVALID;
output   m_axi_my_patches_RREADY;
input  [C_M_AXI_MY_PATCHES_DATA_WIDTH - 1:0] m_axi_my_patches_RDATA;
input   m_axi_my_patches_RLAST;
input  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_RID;
input  [C_M_AXI_MY_PATCHES_RUSER_WIDTH - 1:0] m_axi_my_patches_RUSER;
input  [1:0] m_axi_my_patches_RRESP;
input   m_axi_my_patches_BVALID;
output   m_axi_my_patches_BREADY;
input  [1:0] m_axi_my_patches_BRESP;
input  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_BID;
input  [C_M_AXI_MY_PATCHES_BUSER_WIDTH - 1:0] m_axi_my_patches_BUSER;
output   m_axi_my_pos_AWVALID;
input   m_axi_my_pos_AWREADY;
output  [C_M_AXI_MY_POS_ADDR_WIDTH - 1:0] m_axi_my_pos_AWADDR;
output  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_AWID;
output  [7:0] m_axi_my_pos_AWLEN;
output  [2:0] m_axi_my_pos_AWSIZE;
output  [1:0] m_axi_my_pos_AWBURST;
output  [1:0] m_axi_my_pos_AWLOCK;
output  [3:0] m_axi_my_pos_AWCACHE;
output  [2:0] m_axi_my_pos_AWPROT;
output  [3:0] m_axi_my_pos_AWQOS;
output  [3:0] m_axi_my_pos_AWREGION;
output  [C_M_AXI_MY_POS_AWUSER_WIDTH - 1:0] m_axi_my_pos_AWUSER;
output   m_axi_my_pos_WVALID;
input   m_axi_my_pos_WREADY;
output  [C_M_AXI_MY_POS_DATA_WIDTH - 1:0] m_axi_my_pos_WDATA;
output  [C_M_AXI_MY_POS_WSTRB_WIDTH - 1:0] m_axi_my_pos_WSTRB;
output   m_axi_my_pos_WLAST;
output  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_WID;
output  [C_M_AXI_MY_POS_WUSER_WIDTH - 1:0] m_axi_my_pos_WUSER;
output   m_axi_my_pos_ARVALID;
input   m_axi_my_pos_ARREADY;
output  [C_M_AXI_MY_POS_ADDR_WIDTH - 1:0] m_axi_my_pos_ARADDR;
output  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_ARID;
output  [7:0] m_axi_my_pos_ARLEN;
output  [2:0] m_axi_my_pos_ARSIZE;
output  [1:0] m_axi_my_pos_ARBURST;
output  [1:0] m_axi_my_pos_ARLOCK;
output  [3:0] m_axi_my_pos_ARCACHE;
output  [2:0] m_axi_my_pos_ARPROT;
output  [3:0] m_axi_my_pos_ARQOS;
output  [3:0] m_axi_my_pos_ARREGION;
output  [C_M_AXI_MY_POS_ARUSER_WIDTH - 1:0] m_axi_my_pos_ARUSER;
input   m_axi_my_pos_RVALID;
output   m_axi_my_pos_RREADY;
input  [C_M_AXI_MY_POS_DATA_WIDTH - 1:0] m_axi_my_pos_RDATA;
input   m_axi_my_pos_RLAST;
input  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_RID;
input  [C_M_AXI_MY_POS_RUSER_WIDTH - 1:0] m_axi_my_pos_RUSER;
input  [1:0] m_axi_my_pos_RRESP;
input   m_axi_my_pos_BVALID;
output   m_axi_my_pos_BREADY;
input  [1:0] m_axi_my_pos_BRESP;
input  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_BID;
input  [C_M_AXI_MY_POS_BUSER_WIDTH - 1:0] m_axi_my_pos_BUSER;
output   m_axi_my_debug_AWVALID;
input   m_axi_my_debug_AWREADY;
output  [C_M_AXI_MY_DEBUG_ADDR_WIDTH - 1:0] m_axi_my_debug_AWADDR;
output  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_AWID;
output  [7:0] m_axi_my_debug_AWLEN;
output  [2:0] m_axi_my_debug_AWSIZE;
output  [1:0] m_axi_my_debug_AWBURST;
output  [1:0] m_axi_my_debug_AWLOCK;
output  [3:0] m_axi_my_debug_AWCACHE;
output  [2:0] m_axi_my_debug_AWPROT;
output  [3:0] m_axi_my_debug_AWQOS;
output  [3:0] m_axi_my_debug_AWREGION;
output  [C_M_AXI_MY_DEBUG_AWUSER_WIDTH - 1:0] m_axi_my_debug_AWUSER;
output   m_axi_my_debug_WVALID;
input   m_axi_my_debug_WREADY;
output  [C_M_AXI_MY_DEBUG_DATA_WIDTH - 1:0] m_axi_my_debug_WDATA;
output  [C_M_AXI_MY_DEBUG_WSTRB_WIDTH - 1:0] m_axi_my_debug_WSTRB;
output   m_axi_my_debug_WLAST;
output  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_WID;
output  [C_M_AXI_MY_DEBUG_WUSER_WIDTH - 1:0] m_axi_my_debug_WUSER;
output   m_axi_my_debug_ARVALID;
input   m_axi_my_debug_ARREADY;
output  [C_M_AXI_MY_DEBUG_ADDR_WIDTH - 1:0] m_axi_my_debug_ARADDR;
output  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_ARID;
output  [7:0] m_axi_my_debug_ARLEN;
output  [2:0] m_axi_my_debug_ARSIZE;
output  [1:0] m_axi_my_debug_ARBURST;
output  [1:0] m_axi_my_debug_ARLOCK;
output  [3:0] m_axi_my_debug_ARCACHE;
output  [2:0] m_axi_my_debug_ARPROT;
output  [3:0] m_axi_my_debug_ARQOS;
output  [3:0] m_axi_my_debug_ARREGION;
output  [C_M_AXI_MY_DEBUG_ARUSER_WIDTH - 1:0] m_axi_my_debug_ARUSER;
input   m_axi_my_debug_RVALID;
output   m_axi_my_debug_RREADY;
input  [C_M_AXI_MY_DEBUG_DATA_WIDTH - 1:0] m_axi_my_debug_RDATA;
input   m_axi_my_debug_RLAST;
input  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_RID;
input  [C_M_AXI_MY_DEBUG_RUSER_WIDTH - 1:0] m_axi_my_debug_RUSER;
input  [1:0] m_axi_my_debug_RRESP;
input   m_axi_my_debug_BVALID;
output   m_axi_my_debug_BREADY;
input  [1:0] m_axi_my_debug_BRESP;
input  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_BID;
input  [C_M_AXI_MY_DEBUG_BUSER_WIDTH - 1:0] m_axi_my_debug_BUSER;
input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
output   interrupt;
input   s_axi_param_AWVALID;
output   s_axi_param_AWREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_AWADDR;
input   s_axi_param_WVALID;
output   s_axi_param_WREADY;
input  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_WDATA;
input  [C_S_AXI_PARAM_WSTRB_WIDTH - 1:0] s_axi_param_WSTRB;
input   s_axi_param_ARVALID;
output   s_axi_param_ARREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_ARADDR;
output   s_axi_param_RVALID;
input   s_axi_param_RREADY;
output  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_RDATA;
output  [1:0] s_axi_param_RRESP;
output   s_axi_param_BVALID;
input   s_axi_param_BREADY;
output  [1:0] s_axi_param_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [90:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] myRegion_data_ptr;
wire   [31:0] myRegion_fcoord_ptr;
wire   [31:0] my_ref_patch_with_border_ptr;
wire   [31:0] my_cur_px_estimate_ptr;
reg    my_converged_ap_vld;
wire   [31:0] n_iter;
wire   [31:0] my_inv_out;
reg   [7:0] pyr_region_fcoord_0_s;
reg   [7:0] pyr_region_fcoord_0_1;
reg   [31:0] cur_px_estimate_0_0;
reg   [31:0] cur_px_estimate_0_1;
reg   [11:0] pyr_region_data_0_address0;
reg    pyr_region_data_0_ce0;
reg    pyr_region_data_0_we0;
wire   [7:0] pyr_region_data_0_q0;
reg    pyr_region_data_0_ce1;
wire   [7:0] pyr_region_data_0_q1;
reg   [6:0] ref_patch_with_borde_23_address0;
reg    ref_patch_with_borde_23_ce0;
reg    ref_patch_with_borde_23_we0;
wire   [7:0] ref_patch_with_borde_23_q0;
reg   [6:0] ref_patch_with_borde_23_address1;
reg    ref_patch_with_borde_23_ce1;
wire   [7:0] ref_patch_with_borde_23_q1;
reg   [7:0] pyr_region_fcoord_1_s;
reg   [7:0] pyr_region_fcoord_1_1;
reg   [31:0] cur_px_estimate_1_0;
reg   [31:0] cur_px_estimate_1_1;
reg   [11:0] pyr_region_data_1_address0;
reg    pyr_region_data_1_ce0;
reg    pyr_region_data_1_we0;
wire   [7:0] pyr_region_data_1_q0;
reg    pyr_region_data_1_ce1;
wire   [7:0] pyr_region_data_1_q1;
reg   [6:0] ref_patch_with_borde_22_address0;
reg    ref_patch_with_borde_22_ce0;
reg    ref_patch_with_borde_22_we0;
wire   [7:0] ref_patch_with_borde_22_q0;
reg   [6:0] ref_patch_with_borde_22_address1;
reg    ref_patch_with_borde_22_ce1;
wire   [7:0] ref_patch_with_borde_22_q1;
reg   [7:0] pyr_region_fcoord_2_s;
reg   [7:0] pyr_region_fcoord_2_1;
reg   [31:0] cur_px_estimate_2_0;
reg   [31:0] cur_px_estimate_2_1;
reg   [11:0] pyr_region_data_2_address0;
reg    pyr_region_data_2_ce0;
reg    pyr_region_data_2_we0;
wire   [7:0] pyr_region_data_2_q0;
reg    pyr_region_data_2_ce1;
wire   [7:0] pyr_region_data_2_q1;
reg   [6:0] ref_patch_with_borde_11_address0;
reg    ref_patch_with_borde_11_ce0;
reg    ref_patch_with_borde_11_we0;
wire   [7:0] ref_patch_with_borde_11_q0;
reg   [6:0] ref_patch_with_borde_11_address1;
reg    ref_patch_with_borde_11_ce1;
wire   [7:0] ref_patch_with_borde_11_q1;
reg   [7:0] pyr_region_fcoord_3_s;
reg   [7:0] pyr_region_fcoord_3_1;
reg   [31:0] cur_px_estimate_3_0;
reg   [31:0] cur_px_estimate_3_1;
reg   [11:0] pyr_region_data_3_address0;
reg    pyr_region_data_3_ce0;
reg    pyr_region_data_3_we0;
wire   [7:0] pyr_region_data_3_q0;
reg    pyr_region_data_3_ce1;
wire   [7:0] pyr_region_data_3_q1;
reg   [6:0] ref_patch_with_borde_6_address0;
reg    ref_patch_with_borde_6_ce0;
reg    ref_patch_with_borde_6_we0;
wire   [7:0] ref_patch_with_borde_6_q0;
reg   [6:0] ref_patch_with_borde_6_address1;
reg    ref_patch_with_borde_6_ce1;
wire   [7:0] ref_patch_with_borde_6_q1;
reg   [7:0] pyr_region_fcoord_4_s;
reg   [7:0] pyr_region_fcoord_4_1;
reg   [31:0] cur_px_estimate_4_0;
reg   [31:0] cur_px_estimate_4_1;
reg   [11:0] pyr_region_data_4_address0;
reg    pyr_region_data_4_ce0;
reg    pyr_region_data_4_we0;
wire   [7:0] pyr_region_data_4_q0;
reg    pyr_region_data_4_ce1;
wire   [7:0] pyr_region_data_4_q1;
reg   [6:0] ref_patch_with_borde_5_address0;
reg    ref_patch_with_borde_5_ce0;
reg    ref_patch_with_borde_5_we0;
wire   [7:0] ref_patch_with_borde_5_q0;
reg   [6:0] ref_patch_with_borde_5_address1;
reg    ref_patch_with_borde_5_ce1;
wire   [7:0] ref_patch_with_borde_5_q1;
reg   [7:0] pyr_region_fcoord_5_s;
reg   [7:0] pyr_region_fcoord_5_1;
reg   [31:0] cur_px_estimate_5_0;
reg   [31:0] cur_px_estimate_5_1;
reg   [11:0] pyr_region_data_5_address0;
reg    pyr_region_data_5_ce0;
reg    pyr_region_data_5_we0;
wire   [7:0] pyr_region_data_5_q0;
reg    pyr_region_data_5_ce1;
wire   [7:0] pyr_region_data_5_q1;
reg   [6:0] ref_patch_with_borde_4_address0;
reg    ref_patch_with_borde_4_ce0;
reg    ref_patch_with_borde_4_we0;
wire   [7:0] ref_patch_with_borde_4_q0;
reg   [6:0] ref_patch_with_borde_4_address1;
reg    ref_patch_with_borde_4_ce1;
wire   [7:0] ref_patch_with_borde_4_q1;
reg   [7:0] pyr_region_fcoord_6_s;
reg   [7:0] pyr_region_fcoord_6_1;
reg   [31:0] cur_px_estimate_6_0;
reg   [31:0] cur_px_estimate_6_1;
reg   [11:0] pyr_region_data_6_address0;
reg    pyr_region_data_6_ce0;
reg    pyr_region_data_6_we0;
wire   [7:0] pyr_region_data_6_q0;
reg    pyr_region_data_6_ce1;
wire   [7:0] pyr_region_data_6_q1;
reg   [6:0] ref_patch_with_borde_3_address0;
reg    ref_patch_with_borde_3_ce0;
reg    ref_patch_with_borde_3_we0;
wire   [7:0] ref_patch_with_borde_3_q0;
reg   [6:0] ref_patch_with_borde_3_address1;
reg    ref_patch_with_borde_3_ce1;
wire   [7:0] ref_patch_with_borde_3_q1;
reg   [7:0] pyr_region_fcoord_7_s;
reg   [7:0] pyr_region_fcoord_7_1;
reg   [31:0] cur_px_estimate_7_0;
reg   [31:0] cur_px_estimate_7_1;
reg   [11:0] pyr_region_data_7_address0;
reg    pyr_region_data_7_ce0;
reg    pyr_region_data_7_we0;
wire   [7:0] pyr_region_data_7_q0;
reg    pyr_region_data_7_ce1;
wire   [7:0] pyr_region_data_7_q1;
reg   [6:0] ref_patch_with_borde_2_address0;
reg    ref_patch_with_borde_2_ce0;
reg    ref_patch_with_borde_2_we0;
wire   [7:0] ref_patch_with_borde_2_q0;
reg   [6:0] ref_patch_with_borde_2_address1;
reg    ref_patch_with_borde_2_ce1;
wire   [7:0] ref_patch_with_borde_2_q1;
reg   [7:0] pyr_region_fcoord_8_s;
reg   [7:0] pyr_region_fcoord_8_1;
reg   [31:0] cur_px_estimate_8_0;
reg   [31:0] cur_px_estimate_8_1;
reg   [11:0] pyr_region_data_8_address0;
reg    pyr_region_data_8_ce0;
reg    pyr_region_data_8_we0;
wire   [7:0] pyr_region_data_8_q0;
reg    pyr_region_data_8_ce1;
wire   [7:0] pyr_region_data_8_q1;
reg   [6:0] ref_patch_with_borde_1_address0;
reg    ref_patch_with_borde_1_ce0;
reg    ref_patch_with_borde_1_we0;
wire   [7:0] ref_patch_with_borde_1_q0;
reg   [6:0] ref_patch_with_borde_1_address1;
reg    ref_patch_with_borde_1_ce1;
wire   [7:0] ref_patch_with_borde_1_q1;
reg   [7:0] pyr_region_fcoord_9_s;
reg   [7:0] pyr_region_fcoord_9_1;
reg   [31:0] cur_px_estimate_9_0;
reg   [31:0] cur_px_estimate_9_1;
reg   [11:0] pyr_region_data_9_address0;
reg    pyr_region_data_9_ce0;
reg    pyr_region_data_9_we0;
wire   [7:0] pyr_region_data_9_q0;
reg    pyr_region_data_9_ce1;
wire   [7:0] pyr_region_data_9_q1;
reg   [6:0] ref_patch_with_borde_address0;
reg    ref_patch_with_borde_ce0;
reg    ref_patch_with_borde_we0;
wire   [7:0] ref_patch_with_borde_q0;
reg   [6:0] ref_patch_with_borde_address1;
reg    ref_patch_with_borde_ce1;
wire   [7:0] ref_patch_with_borde_q1;
reg   [7:0] pyr_region_fcoord_10;
reg   [7:0] pyr_region_fcoord_10_1;
reg   [31:0] cur_px_estimate_10_0;
reg   [31:0] cur_px_estimate_10_1;
reg   [11:0] pyr_region_data_10_address0;
reg    pyr_region_data_10_ce0;
reg    pyr_region_data_10_we0;
wire   [7:0] pyr_region_data_10_q0;
reg    pyr_region_data_10_ce1;
wire   [7:0] pyr_region_data_10_q1;
reg   [6:0] ref_patch_with_borde_21_address0;
reg    ref_patch_with_borde_21_ce0;
reg    ref_patch_with_borde_21_we0;
wire   [7:0] ref_patch_with_borde_21_q0;
reg   [6:0] ref_patch_with_borde_21_address1;
reg    ref_patch_with_borde_21_ce1;
wire   [7:0] ref_patch_with_borde_21_q1;
reg   [7:0] pyr_region_fcoord_11;
reg   [7:0] pyr_region_fcoord_11_1;
reg   [31:0] cur_px_estimate_11_0;
reg   [31:0] cur_px_estimate_11_1;
reg   [11:0] pyr_region_data_11_address0;
reg    pyr_region_data_11_ce0;
reg    pyr_region_data_11_we0;
wire   [7:0] pyr_region_data_11_q0;
reg    pyr_region_data_11_ce1;
wire   [7:0] pyr_region_data_11_q1;
reg   [6:0] ref_patch_with_borde_20_address0;
reg    ref_patch_with_borde_20_ce0;
reg    ref_patch_with_borde_20_we0;
wire   [7:0] ref_patch_with_borde_20_q0;
reg   [6:0] ref_patch_with_borde_20_address1;
reg    ref_patch_with_borde_20_ce1;
wire   [7:0] ref_patch_with_borde_20_q1;
reg   [7:0] pyr_region_fcoord_12;
reg   [7:0] pyr_region_fcoord_12_1;
reg   [31:0] cur_px_estimate_12_0;
reg   [31:0] cur_px_estimate_12_1;
reg   [11:0] pyr_region_data_12_address0;
reg    pyr_region_data_12_ce0;
reg    pyr_region_data_12_we0;
wire   [7:0] pyr_region_data_12_q0;
reg    pyr_region_data_12_ce1;
wire   [7:0] pyr_region_data_12_q1;
reg   [6:0] ref_patch_with_borde_19_address0;
reg    ref_patch_with_borde_19_ce0;
reg    ref_patch_with_borde_19_we0;
wire   [7:0] ref_patch_with_borde_19_q0;
reg   [6:0] ref_patch_with_borde_19_address1;
reg    ref_patch_with_borde_19_ce1;
wire   [7:0] ref_patch_with_borde_19_q1;
reg   [7:0] pyr_region_fcoord_13;
reg   [7:0] pyr_region_fcoord_13_1;
reg   [31:0] cur_px_estimate_13_0;
reg   [31:0] cur_px_estimate_13_1;
reg   [11:0] pyr_region_data_13_address0;
reg    pyr_region_data_13_ce0;
reg    pyr_region_data_13_we0;
wire   [7:0] pyr_region_data_13_q0;
reg    pyr_region_data_13_ce1;
wire   [7:0] pyr_region_data_13_q1;
reg   [6:0] ref_patch_with_borde_18_address0;
reg    ref_patch_with_borde_18_ce0;
reg    ref_patch_with_borde_18_we0;
wire   [7:0] ref_patch_with_borde_18_q0;
reg   [6:0] ref_patch_with_borde_18_address1;
reg    ref_patch_with_borde_18_ce1;
wire   [7:0] ref_patch_with_borde_18_q1;
reg   [7:0] pyr_region_fcoord_14;
reg   [7:0] pyr_region_fcoord_14_1;
reg   [31:0] cur_px_estimate_14_0;
reg   [31:0] cur_px_estimate_14_1;
reg   [11:0] pyr_region_data_14_address0;
reg    pyr_region_data_14_ce0;
reg    pyr_region_data_14_we0;
wire   [7:0] pyr_region_data_14_q0;
reg    pyr_region_data_14_ce1;
wire   [7:0] pyr_region_data_14_q1;
reg   [6:0] ref_patch_with_borde_17_address0;
reg    ref_patch_with_borde_17_ce0;
reg    ref_patch_with_borde_17_we0;
wire   [7:0] ref_patch_with_borde_17_q0;
reg   [6:0] ref_patch_with_borde_17_address1;
reg    ref_patch_with_borde_17_ce1;
wire   [7:0] ref_patch_with_borde_17_q1;
reg   [7:0] pyr_region_fcoord_15;
reg   [7:0] pyr_region_fcoord_15_1;
reg   [31:0] cur_px_estimate_15_0;
reg   [31:0] cur_px_estimate_15_1;
reg   [11:0] pyr_region_data_15_address0;
reg    pyr_region_data_15_ce0;
reg    pyr_region_data_15_we0;
wire   [7:0] pyr_region_data_15_q0;
reg    pyr_region_data_15_ce1;
wire   [7:0] pyr_region_data_15_q1;
reg   [6:0] ref_patch_with_borde_16_address0;
reg    ref_patch_with_borde_16_ce0;
reg    ref_patch_with_borde_16_we0;
wire   [7:0] ref_patch_with_borde_16_q0;
reg   [6:0] ref_patch_with_borde_16_address1;
reg    ref_patch_with_borde_16_ce1;
wire   [7:0] ref_patch_with_borde_16_q1;
reg   [7:0] pyr_region_fcoord_16;
reg   [7:0] pyr_region_fcoord_16_1;
reg   [31:0] cur_px_estimate_16_0;
reg   [31:0] cur_px_estimate_16_1;
reg   [11:0] pyr_region_data_16_address0;
reg    pyr_region_data_16_ce0;
reg    pyr_region_data_16_we0;
wire   [7:0] pyr_region_data_16_q0;
reg    pyr_region_data_16_ce1;
wire   [7:0] pyr_region_data_16_q1;
reg   [6:0] ref_patch_with_borde_15_address0;
reg    ref_patch_with_borde_15_ce0;
reg    ref_patch_with_borde_15_we0;
wire   [7:0] ref_patch_with_borde_15_q0;
reg   [6:0] ref_patch_with_borde_15_address1;
reg    ref_patch_with_borde_15_ce1;
wire   [7:0] ref_patch_with_borde_15_q1;
reg   [7:0] pyr_region_fcoord_17;
reg   [7:0] pyr_region_fcoord_17_1;
reg   [31:0] cur_px_estimate_17_0;
reg   [31:0] cur_px_estimate_17_1;
reg   [11:0] pyr_region_data_17_address0;
reg    pyr_region_data_17_ce0;
reg    pyr_region_data_17_we0;
wire   [7:0] pyr_region_data_17_q0;
reg    pyr_region_data_17_ce1;
wire   [7:0] pyr_region_data_17_q1;
reg   [6:0] ref_patch_with_borde_14_address0;
reg    ref_patch_with_borde_14_ce0;
reg    ref_patch_with_borde_14_we0;
wire   [7:0] ref_patch_with_borde_14_q0;
reg   [6:0] ref_patch_with_borde_14_address1;
reg    ref_patch_with_borde_14_ce1;
wire   [7:0] ref_patch_with_borde_14_q1;
reg   [7:0] pyr_region_fcoord_18;
reg   [7:0] pyr_region_fcoord_18_1;
reg   [31:0] cur_px_estimate_18_0;
reg   [31:0] cur_px_estimate_18_1;
reg   [11:0] pyr_region_data_18_address0;
reg    pyr_region_data_18_ce0;
reg    pyr_region_data_18_we0;
wire   [7:0] pyr_region_data_18_q0;
reg    pyr_region_data_18_ce1;
wire   [7:0] pyr_region_data_18_q1;
reg   [6:0] ref_patch_with_borde_13_address0;
reg    ref_patch_with_borde_13_ce0;
reg    ref_patch_with_borde_13_we0;
wire   [7:0] ref_patch_with_borde_13_q0;
reg   [6:0] ref_patch_with_borde_13_address1;
reg    ref_patch_with_borde_13_ce1;
wire   [7:0] ref_patch_with_borde_13_q1;
reg   [7:0] pyr_region_fcoord_19;
reg   [7:0] pyr_region_fcoord_19_1;
reg   [31:0] cur_px_estimate_19_0;
reg   [31:0] cur_px_estimate_19_1;
reg   [11:0] pyr_region_data_19_address0;
reg    pyr_region_data_19_ce0;
reg    pyr_region_data_19_we0;
wire   [7:0] pyr_region_data_19_q0;
reg    pyr_region_data_19_ce1;
wire   [7:0] pyr_region_data_19_q1;
reg   [6:0] ref_patch_with_borde_12_address0;
reg    ref_patch_with_borde_12_ce0;
reg    ref_patch_with_borde_12_we0;
wire   [7:0] ref_patch_with_borde_12_q0;
reg   [6:0] ref_patch_with_borde_12_address1;
reg    ref_patch_with_borde_12_ce1;
wire   [7:0] ref_patch_with_borde_12_q1;
reg   [7:0] pyr_region_fcoord_20;
reg   [7:0] pyr_region_fcoord_20_1;
reg   [31:0] cur_px_estimate_20_0;
reg   [31:0] cur_px_estimate_20_1;
reg   [11:0] pyr_region_data_20_address0;
reg    pyr_region_data_20_ce0;
reg    pyr_region_data_20_we0;
wire   [7:0] pyr_region_data_20_q0;
reg    pyr_region_data_20_ce1;
wire   [7:0] pyr_region_data_20_q1;
reg   [6:0] ref_patch_with_borde_10_address0;
reg    ref_patch_with_borde_10_ce0;
reg    ref_patch_with_borde_10_we0;
wire   [7:0] ref_patch_with_borde_10_q0;
reg   [6:0] ref_patch_with_borde_10_address1;
reg    ref_patch_with_borde_10_ce1;
wire   [7:0] ref_patch_with_borde_10_q1;
reg   [7:0] pyr_region_fcoord_21;
reg   [7:0] pyr_region_fcoord_21_1;
reg   [31:0] cur_px_estimate_21_0;
reg   [31:0] cur_px_estimate_21_1;
reg   [11:0] pyr_region_data_21_address0;
reg    pyr_region_data_21_ce0;
reg    pyr_region_data_21_we0;
wire   [7:0] pyr_region_data_21_q0;
reg    pyr_region_data_21_ce1;
wire   [7:0] pyr_region_data_21_q1;
reg   [6:0] ref_patch_with_borde_9_address0;
reg    ref_patch_with_borde_9_ce0;
reg    ref_patch_with_borde_9_we0;
wire   [7:0] ref_patch_with_borde_9_q0;
reg   [6:0] ref_patch_with_borde_9_address1;
reg    ref_patch_with_borde_9_ce1;
wire   [7:0] ref_patch_with_borde_9_q1;
reg   [7:0] pyr_region_fcoord_22;
reg   [7:0] pyr_region_fcoord_22_1;
reg   [31:0] cur_px_estimate_22_0;
reg   [31:0] cur_px_estimate_22_1;
reg   [11:0] pyr_region_data_22_address0;
reg    pyr_region_data_22_ce0;
reg    pyr_region_data_22_we0;
wire   [7:0] pyr_region_data_22_q0;
reg    pyr_region_data_22_ce1;
wire   [7:0] pyr_region_data_22_q1;
reg   [6:0] ref_patch_with_borde_8_address0;
reg    ref_patch_with_borde_8_ce0;
reg    ref_patch_with_borde_8_we0;
wire   [7:0] ref_patch_with_borde_8_q0;
reg   [6:0] ref_patch_with_borde_8_address1;
reg    ref_patch_with_borde_8_ce1;
wire   [7:0] ref_patch_with_borde_8_q1;
reg   [7:0] pyr_region_fcoord_23;
reg   [7:0] pyr_region_fcoord_23_1;
reg   [31:0] cur_px_estimate_23_0;
reg   [31:0] cur_px_estimate_23_1;
reg   [11:0] pyr_region_data_23_address0;
reg    pyr_region_data_23_ce0;
reg    pyr_region_data_23_we0;
wire   [7:0] pyr_region_data_23_q0;
reg    pyr_region_data_23_ce1;
wire   [7:0] pyr_region_data_23_q1;
reg   [6:0] ref_patch_with_borde_7_address0;
reg    ref_patch_with_borde_7_ce0;
reg    ref_patch_with_borde_7_we0;
wire   [7:0] ref_patch_with_borde_7_q0;
reg   [6:0] ref_patch_with_borde_7_address1;
reg    ref_patch_with_borde_7_ce1;
wire   [7:0] ref_patch_with_borde_7_q1;
reg    my_region_data_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    my_region_data_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    my_region_fcoord_blk_n_AR;
wire    ap_CS_fsm_state12;
reg    my_region_fcoord_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    my_patches_blk_n_AR;
wire    ap_CS_fsm_state21;
reg    my_patches_blk_n_R;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond3_reg_59647;
reg    my_pos_blk_n_AR;
wire    ap_CS_fsm_state31;
reg    my_pos_blk_n_R;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg    my_pos_blk_n_AW;
wire    ap_CS_fsm_state284;
reg    my_pos_blk_n_W;
wire    ap_CS_fsm_pp5_stage0;
reg    ap_enable_reg_pp5_iter1;
wire    ap_block_pp5_stage0;
reg   [0:0] exitcond6_reg_98056;
reg    my_pos_blk_n_B;
wire    ap_CS_fsm_state291;
wire    my_region_data_AWREADY;
wire    my_region_data_WREADY;
reg    my_region_data_ARVALID;
wire    my_region_data_ARREADY;
wire    my_region_data_RVALID;
reg    my_region_data_RREADY;
wire   [7:0] my_region_data_RDATA;
wire    my_region_data_RLAST;
wire   [0:0] my_region_data_RID;
wire   [0:0] my_region_data_RUSER;
wire   [1:0] my_region_data_RRESP;
wire    my_region_data_BVALID;
wire   [1:0] my_region_data_BRESP;
wire   [0:0] my_region_data_BID;
wire   [0:0] my_region_data_BUSER;
wire    my_region_fcoord_AWREADY;
wire    my_region_fcoord_WREADY;
reg    my_region_fcoord_ARVALID;
wire    my_region_fcoord_ARREADY;
wire    my_region_fcoord_RVALID;
reg    my_region_fcoord_RREADY;
wire   [7:0] my_region_fcoord_RDATA;
wire    my_region_fcoord_RLAST;
wire   [0:0] my_region_fcoord_RID;
wire   [0:0] my_region_fcoord_RUSER;
wire   [1:0] my_region_fcoord_RRESP;
wire    my_region_fcoord_BVALID;
wire   [1:0] my_region_fcoord_BRESP;
wire   [0:0] my_region_fcoord_BID;
wire   [0:0] my_region_fcoord_BUSER;
wire    my_patches_AWREADY;
wire    my_patches_WREADY;
reg    my_patches_ARVALID;
wire    my_patches_ARREADY;
wire    my_patches_RVALID;
reg    my_patches_RREADY;
wire   [7:0] my_patches_RDATA;
wire    my_patches_RLAST;
wire   [0:0] my_patches_RID;
wire   [0:0] my_patches_RUSER;
wire   [1:0] my_patches_RRESP;
wire    my_patches_BVALID;
wire   [1:0] my_patches_BRESP;
wire   [0:0] my_patches_BID;
wire   [0:0] my_patches_BUSER;
reg    my_pos_AWVALID;
wire    my_pos_AWREADY;
reg    my_pos_WVALID;
wire    my_pos_WREADY;
reg    my_pos_ARVALID;
wire    my_pos_ARREADY;
wire    my_pos_RVALID;
reg    my_pos_RREADY;
wire   [31:0] my_pos_RDATA;
wire    my_pos_RLAST;
wire   [0:0] my_pos_RID;
wire   [0:0] my_pos_RUSER;
wire   [1:0] my_pos_RRESP;
wire    my_pos_BVALID;
reg    my_pos_BREADY;
wire   [1:0] my_pos_BRESP;
wire   [0:0] my_pos_BID;
wire   [0:0] my_pos_BUSER;
reg   [16:0] indvar_reg_21414;
reg   [5:0] indvar1_reg_21425;
reg   [11:0] indvar3_reg_21436;
reg   [23:0] phi_mul_reg_21447;
reg   [11:0] phi_urem_reg_21458;
reg   [5:0] indvar6_reg_21470;
reg   [4:0] k_reg_21481;
reg   [4:0] k_reg_21481_pp4_iter1_reg;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state42_pp4_stage0_iter0;
wire    ap_block_state90_pp4_stage0_iter1;
wire    ap_block_state138_pp4_stage0_iter2;
wire    ap_block_state186_pp4_stage0_iter3;
wire    ap_block_state234_pp4_stage0_iter4;
wire    ap_block_pp4_stage0_11001;
reg   [4:0] k_reg_21481_pp4_iter2_reg;
reg   [4:0] k_reg_21481_pp4_iter3_reg;
reg   [4:0] k_reg_21481_pp4_iter4_reg;
reg   [5:0] indvar8_reg_21493;
wire   [7:0] grp_fu_25196_p26;
reg   [7:0] reg_25534;
wire    ap_CS_fsm_pp4_stage1;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state43_pp4_stage1_iter0;
wire    ap_block_state91_pp4_stage1_iter1;
wire    ap_block_state139_pp4_stage1_iter2;
wire    ap_block_state187_pp4_stage1_iter3;
wire    ap_block_state235_pp4_stage1_iter4;
wire    ap_block_pp4_stage1_11001;
reg   [0:0] exitcond1_reg_79495;
wire    ap_CS_fsm_pp4_stage2;
wire    ap_block_state44_pp4_stage2_iter0;
wire    ap_block_state92_pp4_stage2_iter1;
wire    ap_block_state140_pp4_stage2_iter2;
wire    ap_block_state188_pp4_stage2_iter3;
wire    ap_block_state236_pp4_stage2_iter4;
wire    ap_block_pp4_stage2_11001;
wire    ap_CS_fsm_pp4_stage3;
wire    ap_block_state45_pp4_stage3_iter0;
wire    ap_block_state93_pp4_stage3_iter1;
wire    ap_block_state141_pp4_stage3_iter2;
wire    ap_block_state189_pp4_stage3_iter3;
wire    ap_block_state237_pp4_stage3_iter4;
wire    ap_block_pp4_stage3_11001;
wire    ap_CS_fsm_pp4_stage4;
wire    ap_block_state46_pp4_stage4_iter0;
wire    ap_block_state94_pp4_stage4_iter1;
wire    ap_block_state142_pp4_stage4_iter2;
wire    ap_block_state190_pp4_stage4_iter3;
wire    ap_block_state238_pp4_stage4_iter4;
wire    ap_block_pp4_stage4_11001;
wire    ap_CS_fsm_pp4_stage5;
wire    ap_block_state47_pp4_stage5_iter0;
wire    ap_block_state95_pp4_stage5_iter1;
wire    ap_block_state143_pp4_stage5_iter2;
wire    ap_block_state191_pp4_stage5_iter3;
wire    ap_block_state239_pp4_stage5_iter4;
wire    ap_block_pp4_stage5_11001;
wire    ap_CS_fsm_pp4_stage6;
wire    ap_block_state48_pp4_stage6_iter0;
wire    ap_block_state96_pp4_stage6_iter1;
wire    ap_block_state144_pp4_stage6_iter2;
wire    ap_block_state192_pp4_stage6_iter3;
wire    ap_block_state240_pp4_stage6_iter4;
wire    ap_block_pp4_stage6_11001;
wire    ap_CS_fsm_pp4_stage7;
wire    ap_block_state49_pp4_stage7_iter0;
wire    ap_block_state97_pp4_stage7_iter1;
wire    ap_block_state145_pp4_stage7_iter2;
wire    ap_block_state193_pp4_stage7_iter3;
wire    ap_block_state241_pp4_stage7_iter4;
wire    ap_block_pp4_stage7_11001;
wire    ap_CS_fsm_pp4_stage8;
wire    ap_block_state50_pp4_stage8_iter0;
wire    ap_block_state98_pp4_stage8_iter1;
wire    ap_block_state146_pp4_stage8_iter2;
wire    ap_block_state194_pp4_stage8_iter3;
wire    ap_block_state242_pp4_stage8_iter4;
wire    ap_block_pp4_stage8_11001;
wire    ap_CS_fsm_pp4_stage9;
wire    ap_block_state51_pp4_stage9_iter0;
wire    ap_block_state99_pp4_stage9_iter1;
wire    ap_block_state147_pp4_stage9_iter2;
wire    ap_block_state195_pp4_stage9_iter3;
wire    ap_block_state243_pp4_stage9_iter4;
wire    ap_block_pp4_stage9_11001;
wire    ap_CS_fsm_pp4_stage10;
wire    ap_block_state52_pp4_stage10_iter0;
wire    ap_block_state100_pp4_stage10_iter1;
wire    ap_block_state148_pp4_stage10_iter2;
wire    ap_block_state196_pp4_stage10_iter3;
wire    ap_block_state244_pp4_stage10_iter4;
wire    ap_block_pp4_stage10_11001;
wire    ap_CS_fsm_pp4_stage11;
wire    ap_block_state53_pp4_stage11_iter0;
wire    ap_block_state101_pp4_stage11_iter1;
wire    ap_block_state149_pp4_stage11_iter2;
wire    ap_block_state197_pp4_stage11_iter3;
wire    ap_block_state245_pp4_stage11_iter4;
wire    ap_block_pp4_stage11_11001;
wire    ap_CS_fsm_pp4_stage12;
wire    ap_block_state54_pp4_stage12_iter0;
wire    ap_block_state102_pp4_stage12_iter1;
wire    ap_block_state150_pp4_stage12_iter2;
wire    ap_block_state198_pp4_stage12_iter3;
wire    ap_block_state246_pp4_stage12_iter4;
wire    ap_block_pp4_stage12_11001;
wire    ap_CS_fsm_pp4_stage13;
wire    ap_block_state55_pp4_stage13_iter0;
wire    ap_block_state103_pp4_stage13_iter1;
wire    ap_block_state151_pp4_stage13_iter2;
wire    ap_block_state199_pp4_stage13_iter3;
wire    ap_block_state247_pp4_stage13_iter4;
wire    ap_block_pp4_stage13_11001;
wire    ap_CS_fsm_pp4_stage14;
wire    ap_block_state56_pp4_stage14_iter0;
wire    ap_block_state104_pp4_stage14_iter1;
wire    ap_block_state152_pp4_stage14_iter2;
wire    ap_block_state200_pp4_stage14_iter3;
wire    ap_block_state248_pp4_stage14_iter4;
wire    ap_block_pp4_stage14_11001;
wire    ap_CS_fsm_pp4_stage15;
wire    ap_block_state57_pp4_stage15_iter0;
wire    ap_block_state105_pp4_stage15_iter1;
wire    ap_block_state153_pp4_stage15_iter2;
wire    ap_block_state201_pp4_stage15_iter3;
wire    ap_block_state249_pp4_stage15_iter4;
wire    ap_block_pp4_stage15_11001;
wire    ap_CS_fsm_pp4_stage16;
wire    ap_block_state58_pp4_stage16_iter0;
wire    ap_block_state106_pp4_stage16_iter1;
wire    ap_block_state154_pp4_stage16_iter2;
wire    ap_block_state202_pp4_stage16_iter3;
wire    ap_block_state250_pp4_stage16_iter4;
wire    ap_block_pp4_stage16_11001;
wire    ap_CS_fsm_pp4_stage17;
wire    ap_block_state59_pp4_stage17_iter0;
wire    ap_block_state107_pp4_stage17_iter1;
wire    ap_block_state155_pp4_stage17_iter2;
wire    ap_block_state203_pp4_stage17_iter3;
wire    ap_block_state251_pp4_stage17_iter4;
wire    ap_block_pp4_stage17_11001;
wire    ap_CS_fsm_pp4_stage18;
wire    ap_block_state60_pp4_stage18_iter0;
wire    ap_block_state108_pp4_stage18_iter1;
wire    ap_block_state156_pp4_stage18_iter2;
wire    ap_block_state204_pp4_stage18_iter3;
wire    ap_block_state252_pp4_stage18_iter4;
wire    ap_block_pp4_stage18_11001;
wire    ap_CS_fsm_pp4_stage19;
wire    ap_block_state61_pp4_stage19_iter0;
wire    ap_block_state109_pp4_stage19_iter1;
wire    ap_block_state157_pp4_stage19_iter2;
wire    ap_block_state205_pp4_stage19_iter3;
wire    ap_block_state253_pp4_stage19_iter4;
wire    ap_block_pp4_stage19_11001;
wire    ap_CS_fsm_pp4_stage20;
wire    ap_block_state62_pp4_stage20_iter0;
wire    ap_block_state110_pp4_stage20_iter1;
wire    ap_block_state158_pp4_stage20_iter2;
wire    ap_block_state206_pp4_stage20_iter3;
wire    ap_block_state254_pp4_stage20_iter4;
wire    ap_block_pp4_stage20_11001;
wire    ap_CS_fsm_pp4_stage21;
wire    ap_block_state63_pp4_stage21_iter0;
wire    ap_block_state111_pp4_stage21_iter1;
wire    ap_block_state159_pp4_stage21_iter2;
wire    ap_block_state207_pp4_stage21_iter3;
wire    ap_block_state255_pp4_stage21_iter4;
wire    ap_block_pp4_stage21_11001;
wire    ap_CS_fsm_pp4_stage22;
wire    ap_block_state64_pp4_stage22_iter0;
wire    ap_block_state112_pp4_stage22_iter1;
wire    ap_block_state160_pp4_stage22_iter2;
wire    ap_block_state208_pp4_stage22_iter3;
wire    ap_block_state256_pp4_stage22_iter4;
wire    ap_block_pp4_stage22_11001;
wire    ap_CS_fsm_pp4_stage23;
wire    ap_block_state65_pp4_stage23_iter0;
wire    ap_block_state113_pp4_stage23_iter1;
wire    ap_block_state161_pp4_stage23_iter2;
wire    ap_block_state209_pp4_stage23_iter3;
wire    ap_block_state257_pp4_stage23_iter4;
wire    ap_block_pp4_stage23_11001;
wire    ap_CS_fsm_pp4_stage24;
wire    ap_block_state66_pp4_stage24_iter0;
wire    ap_block_state114_pp4_stage24_iter1;
wire    ap_block_state162_pp4_stage24_iter2;
wire    ap_block_state210_pp4_stage24_iter3;
wire    ap_block_state258_pp4_stage24_iter4;
wire    ap_block_pp4_stage24_11001;
wire    ap_CS_fsm_pp4_stage25;
wire    ap_block_state67_pp4_stage25_iter0;
wire    ap_block_state115_pp4_stage25_iter1;
wire    ap_block_state163_pp4_stage25_iter2;
wire    ap_block_state211_pp4_stage25_iter3;
wire    ap_block_state259_pp4_stage25_iter4;
wire    ap_block_pp4_stage25_11001;
wire    ap_CS_fsm_pp4_stage26;
wire    ap_block_state68_pp4_stage26_iter0;
wire    ap_block_state116_pp4_stage26_iter1;
wire    ap_block_state164_pp4_stage26_iter2;
wire    ap_block_state212_pp4_stage26_iter3;
wire    ap_block_state260_pp4_stage26_iter4;
wire    ap_block_pp4_stage26_11001;
wire    ap_CS_fsm_pp4_stage27;
wire    ap_block_state69_pp4_stage27_iter0;
wire    ap_block_state117_pp4_stage27_iter1;
wire    ap_block_state165_pp4_stage27_iter2;
wire    ap_block_state213_pp4_stage27_iter3;
wire    ap_block_state261_pp4_stage27_iter4;
wire    ap_block_pp4_stage27_11001;
wire    ap_CS_fsm_pp4_stage28;
wire    ap_block_state70_pp4_stage28_iter0;
wire    ap_block_state118_pp4_stage28_iter1;
wire    ap_block_state166_pp4_stage28_iter2;
wire    ap_block_state214_pp4_stage28_iter3;
wire    ap_block_state262_pp4_stage28_iter4;
wire    ap_block_pp4_stage28_11001;
wire    ap_CS_fsm_pp4_stage29;
wire    ap_block_state71_pp4_stage29_iter0;
wire    ap_block_state119_pp4_stage29_iter1;
wire    ap_block_state167_pp4_stage29_iter2;
wire    ap_block_state215_pp4_stage29_iter3;
wire    ap_block_state263_pp4_stage29_iter4;
wire    ap_block_pp4_stage29_11001;
wire    ap_CS_fsm_pp4_stage30;
wire    ap_block_state72_pp4_stage30_iter0;
wire    ap_block_state120_pp4_stage30_iter1;
wire    ap_block_state168_pp4_stage30_iter2;
wire    ap_block_state216_pp4_stage30_iter3;
wire    ap_block_state264_pp4_stage30_iter4;
wire    ap_block_pp4_stage30_11001;
wire    ap_CS_fsm_pp4_stage31;
wire    ap_block_state73_pp4_stage31_iter0;
wire    ap_block_state121_pp4_stage31_iter1;
wire    ap_block_state169_pp4_stage31_iter2;
wire    ap_block_state217_pp4_stage31_iter3;
wire    ap_block_state265_pp4_stage31_iter4;
wire    ap_block_pp4_stage31_11001;
wire    ap_CS_fsm_pp4_stage32;
wire    ap_block_state74_pp4_stage32_iter0;
wire    ap_block_state122_pp4_stage32_iter1;
wire    ap_block_state170_pp4_stage32_iter2;
wire    ap_block_state218_pp4_stage32_iter3;
wire    ap_block_state266_pp4_stage32_iter4;
wire    ap_block_pp4_stage32_11001;
wire    ap_CS_fsm_pp4_stage33;
wire    ap_block_state75_pp4_stage33_iter0;
wire    ap_block_state123_pp4_stage33_iter1;
wire    ap_block_state171_pp4_stage33_iter2;
wire    ap_block_state219_pp4_stage33_iter3;
wire    ap_block_state267_pp4_stage33_iter4;
wire    ap_block_pp4_stage33_11001;
wire    ap_CS_fsm_pp4_stage34;
wire    ap_block_state76_pp4_stage34_iter0;
wire    ap_block_state124_pp4_stage34_iter1;
wire    ap_block_state172_pp4_stage34_iter2;
wire    ap_block_state220_pp4_stage34_iter3;
wire    ap_block_state268_pp4_stage34_iter4;
wire    ap_block_pp4_stage34_11001;
wire    ap_CS_fsm_pp4_stage35;
wire    ap_block_state77_pp4_stage35_iter0;
wire    ap_block_state125_pp4_stage35_iter1;
wire    ap_block_state173_pp4_stage35_iter2;
wire    ap_block_state221_pp4_stage35_iter3;
wire    ap_block_state269_pp4_stage35_iter4;
wire    ap_block_pp4_stage35_11001;
wire    ap_CS_fsm_pp4_stage36;
wire    ap_block_state78_pp4_stage36_iter0;
wire    ap_block_state126_pp4_stage36_iter1;
wire    ap_block_state174_pp4_stage36_iter2;
wire    ap_block_state222_pp4_stage36_iter3;
wire    ap_block_state270_pp4_stage36_iter4;
wire    ap_block_pp4_stage36_11001;
wire    ap_CS_fsm_pp4_stage37;
wire    ap_block_state79_pp4_stage37_iter0;
wire    ap_block_state127_pp4_stage37_iter1;
wire    ap_block_state175_pp4_stage37_iter2;
wire    ap_block_state223_pp4_stage37_iter3;
wire    ap_block_state271_pp4_stage37_iter4;
wire    ap_block_pp4_stage37_11001;
wire    ap_CS_fsm_pp4_stage39;
wire    ap_block_state81_pp4_stage39_iter0;
wire    ap_block_state129_pp4_stage39_iter1;
wire    ap_block_state177_pp4_stage39_iter2;
wire    ap_block_state225_pp4_stage39_iter3;
wire    ap_block_state273_pp4_stage39_iter4;
wire    ap_block_pp4_stage39_11001;
wire    ap_CS_fsm_pp4_stage40;
wire    ap_block_state82_pp4_stage40_iter0;
wire    ap_block_state130_pp4_stage40_iter1;
wire    ap_block_state178_pp4_stage40_iter2;
wire    ap_block_state226_pp4_stage40_iter3;
wire    ap_block_state274_pp4_stage40_iter4;
wire    ap_block_pp4_stage40_11001;
wire    ap_CS_fsm_pp4_stage41;
wire    ap_block_state83_pp4_stage41_iter0;
wire    ap_block_state131_pp4_stage41_iter1;
wire    ap_block_state179_pp4_stage41_iter2;
wire    ap_block_state227_pp4_stage41_iter3;
wire    ap_block_state275_pp4_stage41_iter4;
wire    ap_block_pp4_stage41_11001;
wire    ap_CS_fsm_pp4_stage43;
wire    ap_block_state85_pp4_stage43_iter0;
wire    ap_block_state133_pp4_stage43_iter1;
wire    ap_block_state181_pp4_stage43_iter2;
wire    ap_block_state229_pp4_stage43_iter3;
wire    ap_block_state277_pp4_stage43_iter4;
wire    ap_block_pp4_stage43_11001;
wire   [7:0] grp_fu_25250_p26;
reg   [7:0] reg_25538;
wire    ap_CS_fsm_pp4_stage38;
wire    ap_block_state80_pp4_stage38_iter0;
wire    ap_block_state128_pp4_stage38_iter1;
wire    ap_block_state176_pp4_stage38_iter2;
wire    ap_block_state224_pp4_stage38_iter3;
wire    ap_block_state272_pp4_stage38_iter4;
wire    ap_block_pp4_stage38_11001;
wire    ap_CS_fsm_pp4_stage42;
wire    ap_block_state84_pp4_stage42_iter0;
wire    ap_block_state132_pp4_stage42_iter1;
wire    ap_block_state180_pp4_stage42_iter2;
wire    ap_block_state228_pp4_stage42_iter3;
wire    ap_block_state276_pp4_stage42_iter4;
wire    ap_block_pp4_stage42_11001;
wire    ap_CS_fsm_pp4_stage44;
wire    ap_block_state86_pp4_stage44_iter0;
wire    ap_block_state134_pp4_stage44_iter1;
wire    ap_block_state182_pp4_stage44_iter2;
wire    ap_block_state230_pp4_stage44_iter3;
wire    ap_block_state278_pp4_stage44_iter4;
wire    ap_block_pp4_stage44_11001;
wire   [31:0] grp_fu_25187_p1;
reg   [31:0] reg_25542;
reg   [31:0] reg_25556;
wire    ap_CS_fsm_pp4_stage46;
wire    ap_block_state88_pp4_stage46_iter0;
wire    ap_block_state136_pp4_stage46_iter1;
wire    ap_block_state184_pp4_stage46_iter2;
wire    ap_block_state232_pp4_stage46_iter3;
wire    ap_block_state280_pp4_stage46_iter4;
wire    ap_block_pp4_stage46_11001;
reg   [31:0] reg_25570;
wire    ap_CS_fsm_pp4_stage47;
wire    ap_block_state89_pp4_stage47_iter0;
wire    ap_block_state137_pp4_stage47_iter1;
wire    ap_block_state185_pp4_stage47_iter2;
wire    ap_block_state233_pp4_stage47_iter3;
wire    ap_block_state281_pp4_stage47_iter4;
wire    ap_block_pp4_stage47_11001;
reg   [31:0] reg_25584;
reg    ap_enable_reg_pp4_iter1;
wire   [31:0] grp_fu_25156_p2;
reg   [31:0] reg_25598;
reg   [31:0] reg_25606;
wire   [31:0] grp_fu_25190_p1;
reg   [31:0] reg_25620;
reg   [31:0] reg_25635;
wire   [31:0] grp_fu_25160_p2;
reg   [31:0] reg_25644;
reg   [31:0] reg_25653;
reg   [31:0] reg_25665;
reg   [31:0] reg_25679;
reg   [31:0] reg_25688;
wire    ap_CS_fsm_pp4_stage45;
wire    ap_block_state87_pp4_stage45_iter0;
wire    ap_block_state135_pp4_stage45_iter1;
wire    ap_block_state183_pp4_stage45_iter2;
wire    ap_block_state231_pp4_stage45_iter3;
wire    ap_block_state279_pp4_stage45_iter4;
wire    ap_block_pp4_stage45_11001;
reg   [31:0] reg_25700;
reg   [31:0] reg_25713;
reg   [31:0] reg_25721;
reg   [31:0] reg_25730;
reg   [31:0] reg_25740;
reg   [31:0] reg_25756;
reg   [31:0] reg_25764;
reg   [31:0] reg_25774;
reg   [31:0] reg_25789;
reg   [31:0] reg_25798;
reg   [31:0] reg_25806;
wire   [31:0] grp_fu_25164_p2;
reg   [31:0] reg_25814;
reg   [31:0] reg_25822;
wire   [31:0] grp_fu_25128_p2;
reg   [31:0] reg_25834;
reg   [31:0] reg_25841;
reg   [31:0] reg_25849;
reg   [31:0] reg_25858;
reg   [31:0] reg_25866;
reg   [31:0] reg_25880;
reg   [31:0] reg_25888;
reg   [31:0] reg_25895;
reg   [31:0] reg_25909;
reg   [31:0] reg_25918;
reg   [31:0] reg_25924;
reg   [31:0] reg_25932;
reg   [31:0] reg_25941;
reg   [31:0] reg_25948;
reg   [31:0] reg_25957;
reg   [31:0] reg_25966;
wire   [31:0] grp_fu_25132_p2;
reg   [31:0] reg_25972;
wire   [31:0] grp_fu_25193_p1;
reg   [31:0] reg_25980;
reg   [31:0] reg_25995;
reg   [31:0] reg_26003;
wire   [31:0] grp_fu_25136_p2;
reg   [31:0] reg_26010;
reg   [31:0] reg_26018;
reg   [31:0] reg_26026;
reg   [31:0] reg_26038;
reg   [31:0] reg_26045;
reg   [31:0] reg_26051;
reg   [31:0] reg_26063;
reg   [31:0] reg_26072;
reg   [31:0] reg_26081;
reg   [31:0] reg_26088;
reg   [31:0] reg_26101;
reg   [31:0] reg_26109;
reg   [31:0] reg_26117;
wire   [31:0] grp_fu_25168_p2;
reg   [31:0] reg_26126;
wire   [31:0] grp_fu_25172_p2;
reg   [31:0] reg_26135;
reg    ap_enable_reg_pp4_iter3;
reg   [31:0] reg_26142;
reg   [31:0] reg_26154;
reg   [31:0] reg_26163;
reg   [31:0] reg_26170;
reg   [31:0] reg_26177;
reg   [31:0] reg_26185;
reg   [31:0] reg_26196;
reg   [31:0] reg_26205;
reg   [31:0] reg_26213;
reg   [31:0] reg_26219;
reg   [31:0] reg_26228;
reg   [31:0] reg_26234;
reg   [31:0] reg_26245;
wire   [31:0] grp_fu_25140_p2;
reg   [31:0] reg_26251;
reg   [31:0] reg_26259;
reg   [31:0] reg_26267;
reg   [31:0] reg_26280;
reg   [31:0] reg_26287;
reg   [31:0] reg_26295;
reg   [31:0] reg_26301;
reg   [31:0] reg_26310;
reg   [31:0] reg_26318;
reg   [31:0] reg_26325;
reg   [31:0] reg_26331;
reg   [31:0] reg_26339;
reg   [31:0] reg_26347;
wire   [31:0] grp_fu_25144_p2;
reg   [31:0] reg_26354;
reg   [31:0] reg_26361;
reg   [31:0] reg_26368;
reg   [31:0] reg_26375;
reg   [31:0] reg_26381;
reg   [31:0] reg_26387;
reg   [31:0] reg_26393;
reg   [31:0] reg_26400;
reg   [31:0] reg_26407;
reg    ap_enable_reg_pp4_iter2;
reg   [31:0] reg_26415;
reg   [31:0] reg_26422;
reg   [31:0] reg_26431;
reg   [31:0] reg_26439;
reg   [31:0] reg_26447;
reg   [31:0] reg_26454;
reg   [31:0] reg_26461;
reg   [31:0] reg_26467;
reg   [31:0] reg_26476;
reg   [31:0] reg_26483;
reg   [31:0] reg_26491;
reg   [31:0] reg_26499;
wire   [31:0] grp_fu_25148_p2;
reg   [31:0] reg_26508;
wire   [31:0] grp_fu_25152_p2;
reg   [31:0] reg_26516;
reg   [31:0] reg_26523;
reg   [7:0] reg_26530;
reg   [31:0] reg_26534;
reg   [31:0] reg_26540;
reg   [31:0] reg_26547;
reg   [31:0] reg_26554;
reg   [31:0] reg_26560;
reg   [31:0] reg_26566;
reg   [31:0] reg_26573;
reg   [31:0] reg_26580;
reg   [31:0] reg_26587;
reg   [31:0] reg_26594;
reg   [31:0] reg_26602;
reg   [31:0] reg_26609;
reg   [31:0] reg_26617;
reg   [31:0] reg_26625;
reg   [31:0] reg_26633;
reg   [31:0] reg_26641;
reg   [31:0] reg_26648;
reg   [31:0] reg_26656;
reg   [31:0] reg_26662;
reg   [31:0] reg_26669;
reg   [31:0] reg_26675;
reg   [31:0] reg_26681;
reg   [31:0] reg_26688;
reg   [31:0] reg_26694;
reg   [31:0] reg_26701;
reg   [31:0] reg_26707;
reg    ap_enable_reg_pp4_iter4;
reg   [31:0] reg_26714;
reg   [31:0] reg_26720;
reg   [31:0] reg_26726;
reg   [31:0] reg_26732;
reg   [31:0] reg_26738;
reg   [29:0] my_cur_px_estimate_p_reg_59554;
reg   [31:0] my_patches_addr_reg_59559;
reg   [31:0] my_region_fcoord_add_reg_59565;
reg   [31:0] my_region_data_addr_reg_59571;
reg   [31:0] my_pos_addr_reg_59577;
wire    ap_CS_fsm_state8;
wire   [0:0] exitcond4_fu_26793_p2;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [16:0] indvar_next_fu_26799_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] tmp_159_fu_26805_p1;
reg   [11:0] tmp_159_reg_59593;
reg   [11:0] tmp_159_reg_59593_pp0_iter1_reg;
reg   [4:0] p_t_reg_59598;
reg   [4:0] p_t_reg_59598_pp0_iter1_reg;
reg   [7:0] my_region_data_addr_1_reg_59602;
wire   [0:0] exitcond2_fu_26846_p2;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [5:0] indvar_next1_fu_26852_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [4:0] p_t1_reg_59639;
wire   [0:0] tmp_230_fu_26868_p1;
reg   [0:0] tmp_230_reg_59643;
wire   [0:0] exitcond3_fu_27160_p2;
wire    ap_block_state28_pp2_stage0_iter0;
reg    ap_block_state29_pp2_stage0_iter1;
wire    ap_block_state30_pp2_stage0_iter2;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond3_reg_59647_pp2_iter1_reg;
wire   [11:0] indvar_next2_fu_27166_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [23:0] next_mul_fu_27172_p2;
reg   [4:0] div_t_reg_59661;
reg   [4:0] div_t_reg_59661_pp2_iter1_reg;
reg   [7:0] my_patches_addr_read_reg_59665;
wire   [11:0] idx_urem_fu_27228_p3;
reg    ap_enable_reg_pp2_iter2;
wire   [0:0] exitcond5_fu_27236_p2;
wire    ap_block_state38_pp3_stage0_iter0;
reg    ap_block_state39_pp3_stage0_iter1;
wire    ap_block_state40_pp3_stage0_iter2;
reg    ap_block_pp3_stage0_11001;
wire   [5:0] indvar_next3_fu_27242_p2;
reg    ap_enable_reg_pp3_iter0;
reg   [4:0] p_t2_reg_59707;
reg   [4:0] p_t2_reg_59707_pp3_iter1_reg;
wire   [0:0] tmp_231_fu_27258_p1;
reg   [0:0] tmp_231_reg_59711;
reg   [0:0] tmp_231_reg_59711_pp3_iter1_reg;
reg   [31:0] my_pos_addr_read_reg_59715;
wire   [0:0] exitcond1_fu_27502_p2;
wire   [4:0] k_1_fu_27508_p2;
reg   [4:0] k_1_reg_79499;
wire   [8:0] tmp_164_cast_fu_27514_p1;
reg   [8:0] tmp_164_cast_reg_79504;
wire  signed [31:0] ref_patch_dx_0_01_fu_27528_p1;
wire   [8:0] tmp_175_cast_fu_27533_p1;
reg   [8:0] tmp_175_cast_reg_79515;
wire  signed [31:0] ref_patch_dy_0_01_fu_27547_p1;
wire   [8:0] tmp_185_1_cast_fu_27552_p1;
reg   [8:0] tmp_185_1_cast_reg_79526;
wire   [8:0] tmp_189_1_cast_fu_27556_p1;
reg   [8:0] tmp_189_1_cast_reg_79532;
wire  signed [31:0] ref_patch_dx_0_11_fu_27566_p1;
wire   [8:0] tmp_196_1_cast_fu_27571_p1;
reg   [8:0] tmp_196_1_cast_reg_79542;
wire  signed [31:0] ref_patch_dy_0_11_fu_27585_p1;
wire   [8:0] tmp_185_2_cast_fu_27590_p1;
reg   [8:0] tmp_185_2_cast_reg_79554;
wire  signed [31:0] ref_patch_dx_0_21_fu_27599_p1;
wire   [8:0] tmp_196_2_cast_fu_27604_p1;
reg   [8:0] tmp_196_2_cast_reg_79565;
wire  signed [31:0] ref_patch_dx_0_91_fu_27613_p1;
wire  signed [31:0] ref_patch_dy_0_21_fu_27747_p1;
wire   [8:0] tmp_185_3_cast_fu_27752_p1;
reg   [8:0] tmp_185_3_cast_reg_79582;
wire  signed [31:0] ref_patch_dx_0_31_fu_27761_p1;
wire   [8:0] tmp_196_3_cast_fu_27886_p1;
reg   [8:0] tmp_196_3_cast_reg_79593;
wire  signed [31:0] ref_patch_dy_0_31_fu_27900_p1;
wire  signed [31:0] ref_patch_dx_0_101_fu_27910_p1;
wire   [8:0] tmp_185_4_cast_fu_28035_p1;
reg   [8:0] tmp_185_4_cast_reg_79609;
wire  signed [31:0] ref_patch_dx_0_41_fu_28044_p1;
wire   [8:0] tmp_196_4_cast_fu_28049_p1;
reg   [8:0] tmp_196_4_cast_reg_79620;
wire  signed [31:0] ref_patch_dx_0_111_fu_28058_p1;
wire  signed [31:0] ref_patch_dy_0_41_fu_28192_p1;
wire   [8:0] tmp_185_5_cast_fu_28197_p1;
reg   [8:0] tmp_185_5_cast_reg_79637;
wire  signed [31:0] ref_patch_dx_0_51_fu_28206_p1;
wire   [8:0] tmp_196_5_cast_fu_28331_p1;
reg   [8:0] tmp_196_5_cast_reg_79648;
wire  signed [31:0] ref_patch_dy_0_51_fu_28345_p1;
wire  signed [31:0] ref_patch_dx_0_121_fu_28475_p1;
wire   [8:0] tmp_185_6_cast_fu_28720_p1;
reg   [8:0] tmp_185_6_cast_reg_79664;
wire  signed [31:0] ref_patch_dx_0_61_fu_28729_p1;
wire   [8:0] tmp_196_6_cast_fu_28734_p1;
reg   [8:0] tmp_196_6_cast_reg_79674;
wire  signed [31:0] ref_patch_dx_0_131_fu_28743_p1;
wire  signed [31:0] ref_patch_dy_0_61_fu_28877_p1;
wire  signed [31:0] ref_patch_dx_0_71_fu_28891_p1;
wire   [8:0] tmp_196_7_cast_fu_29136_p1;
reg   [8:0] tmp_196_7_cast_reg_79696;
wire  signed [31:0] ref_patch_dy_0_71_fu_29150_p1;
wire  signed [31:0] ref_patch_dx_0_141_fu_29280_p1;
wire  signed [31:0] ref_patch_dx_0_81_fu_29534_p1;
wire   [8:0] tmp_196_8_cast_fu_29539_p1;
reg   [8:0] tmp_196_8_cast_reg_79716;
wire  signed [31:0] ref_patch_dy_0_81_fu_29548_p1;
wire   [8:0] tmp_196_9_cast_fu_29673_p1;
reg   [8:0] tmp_196_9_cast_reg_79727;
wire  signed [31:0] ref_patch_dy_0_91_fu_29682_p1;
wire   [8:0] tmp_196_cast_fu_29687_p1;
reg   [8:0] tmp_196_cast_reg_79739;
wire  signed [31:0] ref_patch_dy_0_101_fu_29696_p1;
wire  signed [31:0] ref_patch_dx_0_171_fu_29826_p1;
wire   [8:0] tmp_196_10_cast_fu_29951_p1;
reg   [8:0] tmp_196_10_cast_reg_79755;
wire  signed [31:0] ref_patch_dy_0_111_fu_29960_p1;
wire   [8:0] tmp_196_11_cast_fu_29965_p1;
reg   [8:0] tmp_196_11_cast_reg_79766;
wire  signed [31:0] ref_patch_dy_0_121_fu_29974_p1;
wire  signed [31:0] ref_patch_dx_0_181_fu_30104_p1;
wire   [8:0] tmp_196_12_cast_fu_30349_p1;
reg   [8:0] tmp_196_12_cast_reg_79783;
wire  signed [31:0] ref_patch_dy_0_131_fu_30358_p1;
wire   [8:0] tmp_196_13_cast_fu_30363_p1;
reg   [8:0] tmp_196_13_cast_reg_79795;
wire  signed [31:0] ref_patch_dy_0_141_fu_30372_p1;
wire  signed [31:0] ref_patch_dx_0_191_fu_30381_p1;
wire  signed [31:0] ref_patch_dx_0_151_fu_30635_p1;
wire   [8:0] tmp_196_14_cast_fu_30640_p1;
reg   [8:0] tmp_196_14_cast_reg_79817;
wire  signed [31:0] ref_patch_dy_0_151_fu_30649_p1;
wire  signed [31:0] ref_patch_dx_0_201_fu_30658_p1;
reg   [31:0] ref_patch_dy_0_8_reg_79833;
wire  signed [31:0] ref_patch_dx_0_161_fu_30912_p1;
wire   [8:0] tmp_196_15_cast_fu_30917_p1;
reg   [8:0] tmp_196_15_cast_reg_79846;
wire  signed [31:0] ref_patch_dy_0_161_fu_30926_p1;
wire  signed [31:0] ref_patch_dx_0_211_fu_30935_p1;
reg   [31:0] ref_patch_dy_0_10_reg_79862;
wire   [8:0] tmp_196_16_cast_fu_31300_p1;
reg   [8:0] tmp_196_16_cast_reg_79870;
wire  signed [31:0] ref_patch_dy_0_171_fu_31309_p1;
wire   [8:0] tmp_196_17_cast_fu_31314_p1;
reg   [8:0] tmp_196_17_cast_reg_79882;
wire  signed [31:0] ref_patch_dy_0_181_fu_31323_p1;
wire  signed [31:0] ref_patch_dx_0_221_fu_31332_p1;
wire   [8:0] tmp_196_18_cast_fu_31697_p1;
reg   [8:0] tmp_196_18_cast_reg_79899;
wire  signed [31:0] ref_patch_dy_0_191_fu_31706_p1;
wire   [8:0] tmp_196_19_cast_fu_31711_p1;
reg   [8:0] tmp_196_19_cast_reg_79911;
wire  signed [31:0] ref_patch_dy_0_201_fu_31720_p1;
wire  signed [31:0] ref_patch_dx_0_251_fu_31729_p1;
reg   [31:0] ref_patch_dy_0_14_reg_79928;
wire   [8:0] tmp_196_20_cast_fu_32094_p1;
reg   [8:0] tmp_196_20_cast_reg_79936;
wire  signed [31:0] ref_patch_dy_0_211_fu_32103_p1;
wire   [8:0] tmp_196_21_cast_fu_32108_p1;
reg   [8:0] tmp_196_21_cast_reg_79948;
wire  signed [31:0] ref_patch_dy_0_221_fu_32117_p1;
wire  signed [31:0] ref_patch_dx_0_261_fu_32126_p1;
reg   [31:0] ref_patch_dy_0_15_reg_79965;
wire  signed [31:0] ref_patch_dx_0_231_fu_32500_p1;
wire   [8:0] tmp_196_22_cast_fu_32505_p1;
reg   [8:0] tmp_196_22_cast_reg_79978;
wire  signed [31:0] ref_patch_dy_0_231_fu_32514_p1;
wire  signed [31:0] ref_patch_dx_0_271_fu_32523_p1;
wire  signed [31:0] ref_patch_dx_0_241_fu_32897_p1;
wire   [8:0] tmp_196_23_cast_fu_32902_p1;
reg   [8:0] tmp_196_23_cast_reg_79999;
wire  signed [31:0] ref_patch_dy_0_241_fu_32911_p1;
wire  signed [31:0] ref_patch_dx_0_281_fu_32920_p1;
wire   [8:0] tmp_196_24_cast_fu_33285_p1;
reg   [8:0] tmp_196_24_cast_reg_80015;
wire  signed [31:0] ref_patch_dy_0_251_fu_33294_p1;
wire   [8:0] tmp_196_25_cast_fu_33299_p1;
reg   [8:0] tmp_196_25_cast_reg_80027;
wire  signed [31:0] ref_patch_dy_0_261_fu_33308_p1;
wire  signed [31:0] ref_patch_dx_0_291_fu_33317_p1;
wire   [8:0] tmp_196_26_cast_fu_33682_p1;
reg   [8:0] tmp_196_26_cast_reg_80044;
wire  signed [31:0] ref_patch_dy_0_271_fu_33691_p1;
wire   [8:0] tmp_196_27_cast_fu_33696_p1;
reg   [8:0] tmp_196_27_cast_reg_80056;
wire  signed [31:0] ref_patch_dy_0_281_fu_33705_p1;
wire  signed [31:0] ref_patch_dx_0_301_fu_33714_p1;
wire   [8:0] tmp_196_28_cast_fu_34079_p1;
reg   [8:0] tmp_196_28_cast_reg_80073;
wire  signed [31:0] ref_patch_dy_0_291_fu_34088_p1;
wire   [8:0] tmp_196_29_cast_fu_34093_p1;
reg   [8:0] tmp_196_29_cast_reg_80085;
wire  signed [31:0] ref_patch_dy_0_301_fu_34102_p1;
wire  signed [31:0] ref_patch_dx_0_331_fu_34111_p1;
reg   [31:0] ref_patch_dx_0_27_reg_80102;
wire  signed [31:0] ref_patch_dx_0_311_fu_34485_p1;
wire   [8:0] tmp_196_30_cast_fu_34490_p1;
reg   [8:0] tmp_196_30_cast_reg_80115;
wire  signed [31:0] ref_patch_dy_0_311_fu_34499_p1;
wire  signed [31:0] ref_patch_dx_0_341_fu_34508_p1;
wire  signed [31:0] ref_patch_dx_0_321_fu_34882_p1;
wire   [8:0] tmp_196_31_cast_fu_34887_p1;
reg   [8:0] tmp_196_31_cast_reg_80136;
wire  signed [31:0] ref_patch_dy_0_321_fu_34896_p1;
wire  signed [31:0] ref_patch_dx_0_351_fu_34905_p1;
wire   [8:0] tmp_196_32_cast_fu_35270_p1;
reg   [8:0] tmp_196_32_cast_reg_80152;
wire  signed [31:0] ref_patch_dy_0_331_fu_35279_p1;
wire   [8:0] tmp_196_33_cast_fu_35284_p1;
reg   [8:0] tmp_196_33_cast_reg_80164;
wire  signed [31:0] ref_patch_dy_0_341_fu_35293_p1;
wire  signed [31:0] ref_patch_dx_0_361_fu_35302_p1;
wire   [8:0] tmp_196_34_cast_fu_35667_p1;
reg   [8:0] tmp_196_34_cast_reg_80181;
wire  signed [31:0] ref_patch_dy_0_351_fu_35676_p1;
wire   [8:0] tmp_196_35_cast_fu_35681_p1;
reg   [8:0] tmp_196_35_cast_reg_80193;
wire  signed [31:0] ref_patch_dy_0_361_fu_35690_p1;
wire  signed [31:0] ref_patch_dx_0_371_fu_35699_p1;
wire   [8:0] tmp_196_36_cast_fu_36064_p1;
reg   [8:0] tmp_196_36_cast_reg_80210;
wire  signed [31:0] ref_patch_dy_0_371_fu_36073_p1;
wire  signed [31:0] ref_patch_dx_0_381_fu_36082_p1;
wire   [8:0] tmp_196_37_cast_fu_36087_p1;
reg   [8:0] tmp_196_37_cast_reg_80227;
wire  signed [31:0] ref_patch_dy_0_381_fu_36096_p1;
wire  signed [31:0] ref_patch_dx_0_391_fu_36470_p1;
wire   [8:0] tmp_196_38_cast_fu_36475_p1;
reg   [8:0] tmp_196_38_cast_reg_80244;
wire  signed [31:0] ref_patch_dy_0_391_fu_36484_p1;
wire  signed [31:0] ref_patch_dx_0_411_fu_36493_p1;
reg   [31:0] ref_patch_dx_0_35_reg_80260;
wire  signed [31:0] ref_patch_dx_0_401_fu_36867_p1;
wire   [8:0] tmp_196_39_cast_fu_36872_p1;
reg   [8:0] tmp_196_39_cast_reg_80273;
wire  signed [31:0] ref_patch_dy_0_401_fu_36881_p1;
wire  signed [31:0] ref_patch_dx_0_421_fu_36890_p1;
wire   [8:0] tmp_196_40_cast_fu_37255_p1;
reg   [8:0] tmp_196_40_cast_reg_80289;
wire  signed [31:0] ref_patch_dy_0_411_fu_37264_p1;
wire   [8:0] tmp_196_41_cast_fu_37269_p1;
reg   [8:0] tmp_196_41_cast_reg_80301;
wire  signed [31:0] ref_patch_dy_0_421_fu_37278_p1;
wire  signed [31:0] ref_patch_dx_0_431_fu_37287_p1;
wire   [8:0] tmp_196_42_cast_fu_37652_p1;
reg   [8:0] tmp_196_42_cast_reg_80318;
wire  signed [31:0] ref_patch_dy_0_431_fu_37661_p1;
wire  signed [31:0] ref_patch_dx_0_441_fu_37670_p1;
wire   [8:0] tmp_196_43_cast_fu_37675_p1;
reg   [8:0] tmp_196_43_cast_reg_80335;
wire  signed [31:0] ref_patch_dy_0_441_fu_37684_p1;
wire  signed [31:0] ref_patch_dx_0_451_fu_38053_p1;
wire   [8:0] tmp_196_44_cast_fu_38058_p1;
reg   [8:0] tmp_196_44_cast_reg_80352;
wire  signed [31:0] ref_patch_dy_0_451_fu_38067_p1;
wire  signed [31:0] ref_patch_dx_0_461_fu_38076_p1;
wire   [8:0] tmp_196_45_cast_fu_38441_p1;
reg   [8:0] tmp_196_45_cast_reg_80369;
wire  signed [31:0] ref_patch_dy_0_461_fu_38450_p1;
wire  signed [31:0] ref_patch_dx_0_471_fu_38464_p1;
wire   [8:0] tmp_196_46_cast_fu_38469_p1;
reg   [8:0] tmp_196_46_cast_reg_80386;
wire  signed [31:0] ref_patch_dy_0_471_fu_38478_p1;
wire  signed [31:0] ref_patch_dx_0_481_fu_38852_p1;
wire   [8:0] tmp_196_47_cast_fu_38857_p1;
reg   [8:0] tmp_196_47_cast_reg_80402;
wire  signed [31:0] ref_patch_dy_0_481_fu_38866_p1;
wire  signed [31:0] ref_patch_dx_0_491_fu_38875_p1;
wire   [8:0] tmp_196_48_cast_fu_39240_p1;
reg   [8:0] tmp_196_48_cast_reg_80417;
wire  signed [31:0] ref_patch_dy_0_491_fu_39249_p1;
wire  signed [31:0] ref_patch_dx_0_501_fu_39258_p1;
wire   [8:0] tmp_196_49_cast_fu_39263_p1;
reg   [8:0] tmp_196_49_cast_reg_80433;
wire  signed [31:0] ref_patch_dy_0_501_fu_39272_p1;
wire  signed [31:0] ref_patch_dx_0_511_fu_39641_p1;
wire   [8:0] tmp_196_50_cast_fu_39646_p1;
reg   [8:0] tmp_196_50_cast_reg_80449;
wire  signed [31:0] ref_patch_dy_0_511_fu_39655_p1;
wire  signed [31:0] ref_patch_dx_0_521_fu_39664_p1;
wire   [8:0] tmp_196_51_cast_fu_40029_p1;
reg   [8:0] tmp_196_51_cast_reg_80465;
wire  signed [31:0] ref_patch_dy_0_521_fu_40038_p1;
wire  signed [31:0] ref_patch_dx_0_531_fu_40047_p1;
wire   [8:0] tmp_196_52_cast_fu_40052_p1;
reg   [8:0] tmp_196_52_cast_reg_80481;
wire  signed [31:0] ref_patch_dy_0_531_fu_40061_p1;
wire  signed [31:0] ref_patch_dx_0_541_fu_40430_p1;
wire   [8:0] tmp_196_53_cast_fu_40435_p1;
reg   [8:0] tmp_196_53_cast_reg_80497;
wire  signed [31:0] ref_patch_dy_0_541_fu_40444_p1;
wire  signed [31:0] ref_patch_dx_0_551_fu_40458_p1;
wire   [8:0] tmp_201_55_fu_40467_p2;
reg   [8:0] tmp_201_55_reg_80513;
wire   [8:0] tmp_196_54_cast_fu_40832_p1;
reg   [8:0] tmp_196_54_cast_reg_80518;
wire  signed [31:0] ref_patch_dy_0_551_fu_40841_p1;
wire  signed [31:0] ref_patch_dx_0_561_fu_40855_p1;
wire  signed [31:0] ref_patch_dy_0_561_fu_40860_p1;
wire   [8:0] tmp_201_56_fu_40868_p2;
reg   [8:0] tmp_201_56_reg_80538;
wire   [8:0] tmp_201_57_fu_40877_p2;
reg   [8:0] tmp_201_57_reg_80543;
wire  signed [31:0] ref_patch_dx_0_571_fu_41246_p1;
wire  signed [31:0] ref_patch_dy_0_571_fu_41251_p1;
wire  signed [31:0] ref_patch_dx_0_581_fu_41259_p1;
wire   [8:0] tmp_201_58_fu_41268_p2;
reg   [8:0] tmp_201_58_reg_80563;
wire   [8:0] tmp_201_59_fu_41277_p2;
reg   [8:0] tmp_201_59_reg_80568;
wire  signed [31:0] ref_patch_dy_0_581_fu_41642_p1;
wire  signed [31:0] ref_patch_dx_0_591_fu_41650_p1;
wire  signed [31:0] ref_patch_dy_0_591_fu_41655_p1;
wire   [8:0] tmp_201_60_fu_41663_p2;
reg   [8:0] tmp_201_60_reg_80588;
wire   [8:0] tmp_201_61_fu_41672_p2;
reg   [8:0] tmp_201_61_reg_80593;
wire  signed [31:0] ref_patch_dx_0_601_fu_42041_p1;
wire  signed [31:0] ref_patch_dy_0_601_fu_42046_p1;
wire  signed [31:0] ref_patch_dx_0_611_fu_42054_p1;
wire   [8:0] tmp_190_62_fu_42063_p2;
reg   [8:0] tmp_190_62_reg_80613;
wire   [8:0] tmp_201_62_fu_42072_p2;
reg   [8:0] tmp_201_62_reg_80618;
wire  signed [31:0] ref_patch_dy_0_611_fu_42437_p1;
wire  signed [31:0] ref_patch_dx_0_621_fu_42445_p1;
wire  signed [31:0] ref_patch_dy_0_621_fu_42450_p1;
wire  signed [31:0] ref_patch_dx_0_631_fu_42814_p1;
wire  signed [31:0] ref_patch_dy_0_631_fu_42818_p1;
reg   [31:0] ref_patch_dy_0_61_47_reg_80648;
reg   [31:0] tmp_205_60_reg_80656;
reg   [31:0] tmp236_reg_80661;
reg   [31:0] tmp214_reg_80666;
reg   [31:0] tmp270_reg_80671;
reg   [31:0] tmp314_reg_80676;
reg   [31:0] tmp438_reg_80681;
reg   [31:0] tmp329_reg_80686;
reg   [31:0] tmp252_reg_80691;
reg   [31:0] tmp453_reg_80696;
reg   [31:0] tmp190_reg_80701;
reg   [31:0] tmp376_reg_80706;
reg   [31:0] tmp267_reg_80711;
reg   [31:0] tmp391_reg_80716;
reg   [31:0] tmp220_reg_80721;
reg   [31:0] tmp406_reg_80726;
reg   [31:0] tmp345_reg_80731;
reg   [31:0] tmp_98_reg_80736;
reg   [31:0] tmp_152_reg_80742;
reg   [31:0] tmp_209_s_reg_80747;
reg   [31:0] tmp_100_reg_80752;
reg   [31:0] tmp_97_reg_80761;
reg   [31:0] tmp_103_reg_80768;
reg   [31:0] tmp_105_reg_80774;
reg   [31:0] tmp_99_reg_80780;
reg   [31:0] tmp_104_reg_80786;
reg   [31:0] tmp_101_reg_80791;
reg   [31:0] tmp_108_reg_80797;
reg   [31:0] tmp_102_reg_80803;
reg   [31:0] tmp_109_reg_80808;
reg   [31:0] tmp_111_reg_80813;
reg   [31:0] tmp_142_reg_80819;
reg   [31:0] tmp_143_reg_80824;
reg   [31:0] tmp_112_reg_80829;
reg   [31:0] tmp_112_reg_80829_pp4_iter4_reg;
reg   [31:0] tmp_141_reg_80834;
reg   [31:0] tmp_141_reg_80834_pp4_iter4_reg;
reg   [31:0] tmp_147_reg_80839;
reg   [31:0] tmp_147_reg_80839_pp4_iter4_reg;
reg   [31:0] tmp_144_reg_80844;
reg   [31:0] tmp_144_reg_80844_pp4_iter4_reg;
reg   [31:0] tmp_150_reg_80849;
reg   [31:0] tmp_150_reg_80849_pp4_iter4_reg;
reg   [31:0] tmp_154_reg_80854;
reg   [31:0] tmp_154_reg_80854_pp4_iter4_reg;
reg   [31:0] tmp_153_reg_80859;
reg   [31:0] tmp_153_reg_80859_pp4_iter4_reg;
reg   [31:0] tmp_156_reg_80864;
reg   [31:0] tmp_156_reg_80864_pp4_iter4_reg;
reg   [31:0] tmp_110_reg_80869;
wire   [31:0] tmp_168_neg_fu_44505_p2;
reg   [31:0] tmp_168_neg_reg_80874;
wire   [31:0] tmp_148_fu_44511_p1;
wire   [31:0] tmp_177_neg_fu_44518_p2;
reg   [31:0] tmp_177_neg_reg_80884;
wire   [31:0] tmp_155_fu_44524_p1;
wire    ap_CS_fsm_state282;
reg   [31:0] cur_px_estimate_0_0_1_reg_97814;
wire    ap_CS_fsm_state283;
wire    grp_gauss_newton_optim_r_fu_21504_ap_ready;
wire    grp_gauss_newton_optim_r_fu_21504_ap_done;
wire    grp_gauss_newton_optim_r_fu_21655_ap_ready;
wire    grp_gauss_newton_optim_r_fu_21655_ap_done;
wire    grp_gauss_newton_optim_r_fu_21806_ap_ready;
wire    grp_gauss_newton_optim_r_fu_21806_ap_done;
wire    grp_gauss_newton_optim_r_fu_21957_ap_ready;
wire    grp_gauss_newton_optim_r_fu_21957_ap_done;
wire    grp_gauss_newton_optim_r_fu_22108_ap_ready;
wire    grp_gauss_newton_optim_r_fu_22108_ap_done;
wire    grp_gauss_newton_optim_r_fu_22259_ap_ready;
wire    grp_gauss_newton_optim_r_fu_22259_ap_done;
wire    grp_gauss_newton_optim_r_fu_22410_ap_ready;
wire    grp_gauss_newton_optim_r_fu_22410_ap_done;
wire    grp_gauss_newton_optim_r_fu_22561_ap_ready;
wire    grp_gauss_newton_optim_r_fu_22561_ap_done;
wire    grp_gauss_newton_optim_r_fu_22712_ap_ready;
wire    grp_gauss_newton_optim_r_fu_22712_ap_done;
wire    grp_gauss_newton_optim_r_fu_22863_ap_ready;
wire    grp_gauss_newton_optim_r_fu_22863_ap_done;
wire    grp_gauss_newton_optim_r_fu_23014_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23014_ap_done;
wire    grp_gauss_newton_optim_r_fu_23165_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23165_ap_done;
wire    grp_gauss_newton_optim_r_fu_23316_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23316_ap_done;
wire    grp_gauss_newton_optim_r_fu_23467_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23467_ap_done;
wire    grp_gauss_newton_optim_r_fu_23618_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23618_ap_done;
wire    grp_gauss_newton_optim_r_fu_23769_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23769_ap_done;
wire    grp_gauss_newton_optim_r_fu_23920_ap_ready;
wire    grp_gauss_newton_optim_r_fu_23920_ap_done;
wire    grp_gauss_newton_optim_r_fu_24071_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24071_ap_done;
wire    grp_gauss_newton_optim_r_fu_24222_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24222_ap_done;
wire    grp_gauss_newton_optim_r_fu_24373_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24373_ap_done;
wire    grp_gauss_newton_optim_r_fu_24524_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24524_ap_done;
wire    grp_gauss_newton_optim_r_fu_24675_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24675_ap_done;
wire    grp_gauss_newton_optim_r_fu_24826_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24826_ap_done;
wire    grp_gauss_newton_optim_r_fu_24977_ap_ready;
wire    grp_gauss_newton_optim_r_fu_24977_ap_done;
reg    ap_block_state283_on_subcall_done;
reg   [31:0] cur_px_estimate_0_1_1_reg_97819;
reg   [31:0] cur_px_estimate_1_0_1_reg_97824;
reg   [31:0] cur_px_estimate_1_1_1_reg_97829;
reg   [31:0] cur_px_estimate_2_0_1_reg_97834;
reg   [31:0] cur_px_estimate_2_1_1_reg_97839;
reg   [31:0] cur_px_estimate_3_0_1_reg_97844;
reg   [31:0] cur_px_estimate_3_1_1_reg_97849;
reg   [31:0] cur_px_estimate_4_0_1_reg_97854;
reg   [31:0] cur_px_estimate_4_1_1_reg_97859;
reg   [31:0] cur_px_estimate_5_0_1_reg_97864;
reg   [31:0] cur_px_estimate_5_1_1_reg_97869;
reg   [31:0] cur_px_estimate_6_0_1_reg_97874;
reg   [31:0] cur_px_estimate_6_1_1_reg_97879;
reg   [31:0] cur_px_estimate_7_0_1_reg_97884;
reg   [31:0] cur_px_estimate_7_1_1_reg_97889;
reg   [31:0] cur_px_estimate_8_0_1_reg_97894;
reg   [31:0] cur_px_estimate_8_1_1_reg_97899;
reg   [31:0] cur_px_estimate_9_0_1_reg_97904;
reg   [31:0] cur_px_estimate_9_1_1_reg_97909;
reg   [31:0] cur_px_estimate_10_0_2_reg_97914;
reg   [31:0] cur_px_estimate_10_1_2_reg_97919;
reg   [31:0] cur_px_estimate_11_0_2_reg_97924;
reg   [31:0] cur_px_estimate_11_1_2_reg_97929;
reg   [31:0] cur_px_estimate_12_0_2_reg_97934;
reg   [31:0] cur_px_estimate_12_1_2_reg_97939;
reg   [31:0] cur_px_estimate_13_0_2_reg_97944;
reg   [31:0] cur_px_estimate_13_1_2_reg_97949;
reg   [31:0] cur_px_estimate_14_0_2_reg_97954;
reg   [31:0] cur_px_estimate_14_1_2_reg_97959;
reg   [31:0] cur_px_estimate_15_0_2_reg_97964;
reg   [31:0] cur_px_estimate_15_1_2_reg_97969;
reg   [31:0] cur_px_estimate_16_0_2_reg_97974;
reg   [31:0] cur_px_estimate_16_1_2_reg_97979;
reg   [31:0] cur_px_estimate_17_0_2_reg_97984;
reg   [31:0] cur_px_estimate_17_1_2_reg_97989;
reg   [31:0] cur_px_estimate_18_0_2_reg_97994;
reg   [31:0] cur_px_estimate_18_1_2_reg_97999;
reg   [31:0] cur_px_estimate_19_0_2_reg_98004;
reg   [31:0] cur_px_estimate_19_1_2_reg_98009;
reg   [31:0] cur_px_estimate_20_0_2_reg_98014;
reg   [31:0] cur_px_estimate_20_1_2_reg_98019;
reg   [31:0] cur_px_estimate_21_0_2_reg_98024;
reg   [31:0] cur_px_estimate_21_1_2_reg_98029;
reg   [31:0] cur_px_estimate_22_0_2_reg_98034;
reg   [31:0] cur_px_estimate_22_1_2_reg_98039;
reg   [31:0] cur_px_estimate_23_0_2_reg_98044;
reg   [31:0] cur_px_estimate_23_1_2_reg_98050;
wire   [0:0] exitcond6_fu_59442_p2;
wire    ap_block_state285_pp5_stage0_iter0;
wire    ap_block_state286_pp5_stage0_iter1;
reg    ap_sig_ioackin_my_pos_WREADY;
reg    ap_block_state286_io;
reg    ap_block_pp5_stage0_11001;
wire   [5:0] indvar_next4_fu_59448_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [31:0] tmp_116_fu_59454_p50;
reg   [31:0] tmp_116_reg_98065;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
wire    ap_CS_fsm_state27;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state28;
wire    ap_CS_fsm_state37;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state38;
reg    ap_enable_reg_pp3_iter2;
wire    ap_CS_fsm_state41;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state42;
wire    ap_block_pp4_stage47_subdone;
reg    ap_sig_ioackin_my_pos_AWREADY;
reg    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state285;
wire    grp_gauss_newton_optim_r_fu_21504_ap_start;
wire    grp_gauss_newton_optim_r_fu_21504_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_21504_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_21504_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_21655_ap_start;
wire    grp_gauss_newton_optim_r_fu_21655_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_21655_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_21655_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_21806_ap_start;
wire    grp_gauss_newton_optim_r_fu_21806_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_21806_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_21806_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_21957_ap_start;
wire    grp_gauss_newton_optim_r_fu_21957_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_21957_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_21957_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_22108_ap_start;
wire    grp_gauss_newton_optim_r_fu_22108_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_22108_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_22108_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_22259_ap_start;
wire    grp_gauss_newton_optim_r_fu_22259_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_22259_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_22259_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_22410_ap_start;
wire    grp_gauss_newton_optim_r_fu_22410_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_22410_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_22410_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_22561_ap_start;
wire    grp_gauss_newton_optim_r_fu_22561_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_22561_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_22561_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_22712_ap_start;
wire    grp_gauss_newton_optim_r_fu_22712_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_22712_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_22712_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_22863_ap_start;
wire    grp_gauss_newton_optim_r_fu_22863_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_22863_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_22863_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23014_ap_start;
wire    grp_gauss_newton_optim_r_fu_23014_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23014_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23014_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23165_ap_start;
wire    grp_gauss_newton_optim_r_fu_23165_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23165_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23165_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23316_ap_start;
wire    grp_gauss_newton_optim_r_fu_23316_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23316_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23316_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23467_ap_start;
wire    grp_gauss_newton_optim_r_fu_23467_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23467_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23467_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23618_ap_start;
wire    grp_gauss_newton_optim_r_fu_23618_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23618_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23618_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23769_ap_start;
wire    grp_gauss_newton_optim_r_fu_23769_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23769_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23769_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_23920_ap_start;
wire    grp_gauss_newton_optim_r_fu_23920_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_23920_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_23920_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24071_ap_start;
wire    grp_gauss_newton_optim_r_fu_24071_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24071_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24071_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24222_ap_start;
wire    grp_gauss_newton_optim_r_fu_24222_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24222_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24222_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24373_ap_start;
wire    grp_gauss_newton_optim_r_fu_24373_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24373_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24373_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24524_ap_start;
wire    grp_gauss_newton_optim_r_fu_24524_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24524_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24524_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24675_ap_start;
wire    grp_gauss_newton_optim_r_fu_24675_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24675_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24675_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24826_ap_start;
wire    grp_gauss_newton_optim_r_fu_24826_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24826_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24826_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_24977_ap_start;
wire    grp_gauss_newton_optim_r_fu_24977_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_24977_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_24977_ap_return_1;
reg   [4:0] ap_phi_mux_k_phi_fu_21485_p4;
wire    ap_block_pp4_stage0;
reg    grp_gauss_newton_optim_r_fu_21504_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_21655_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_21806_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_21957_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_22108_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_22259_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_22410_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_22561_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_22712_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_22863_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23014_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23165_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23316_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23467_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23618_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23769_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_23920_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24071_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24222_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24373_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24524_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24675_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24826_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_24977_ap_start_reg;
wire   [63:0] tmp_cast_fu_26819_p1;
wire   [63:0] tmp_87_fu_27188_p1;
wire  signed [63:0] tmp_s_fu_26754_p1;
wire  signed [63:0] tmp_157_fu_26764_p1;
wire  signed [63:0] tmp_158_fu_26774_p1;
wire   [63:0] tmp_fu_26784_p1;
reg    ap_reg_ioackin_my_region_data_ARREADY;
reg    ap_sig_ioackin_my_region_data_ARREADY;
reg    ap_reg_ioackin_my_region_fcoord_ARREADY;
reg    ap_sig_ioackin_my_region_fcoord_ARREADY;
reg    ap_reg_ioackin_my_patches_ARREADY;
reg    ap_sig_ioackin_my_patches_ARREADY;
reg    ap_reg_ioackin_my_pos_ARREADY;
reg    ap_sig_ioackin_my_pos_ARREADY;
reg    ap_reg_ioackin_my_pos_AWREADY;
reg    ap_reg_ioackin_my_pos_WREADY;
wire    ap_block_pp5_stage0_01001;
reg   [31:0] ref_patch_dx_23_0_fu_5148;
reg   [31:0] ref_patch_dx_23_1_fu_5152;
reg   [31:0] ref_patch_dx_23_2_fu_5156;
reg   [31:0] ref_patch_dx_23_3_fu_5160;
reg   [31:0] ref_patch_dx_23_4_fu_5164;
reg   [31:0] ref_patch_dx_23_5_fu_5168;
reg   [31:0] ref_patch_dx_23_6_fu_5172;
reg   [31:0] ref_patch_dx_23_7_fu_5176;
reg   [31:0] ref_patch_dx_23_8_fu_5180;
reg   [31:0] ref_patch_dx_23_9_fu_5184;
reg   [31:0] ref_patch_dx_23_10_1_fu_5188;
reg   [31:0] ref_patch_dx_23_11_1_fu_5192;
reg   [31:0] ref_patch_dx_23_12_1_fu_5196;
reg   [31:0] ref_patch_dx_23_13_1_fu_5200;
reg   [31:0] ref_patch_dx_23_14_1_fu_5204;
reg   [31:0] ref_patch_dx_23_15_1_fu_5208;
reg   [31:0] ref_patch_dx_23_16_1_fu_5212;
reg   [31:0] ref_patch_dx_23_17_1_fu_5216;
reg   [31:0] ref_patch_dx_23_18_1_fu_5220;
reg   [31:0] ref_patch_dx_23_19_1_fu_5224;
reg   [31:0] ref_patch_dx_23_20_1_fu_5228;
reg   [31:0] ref_patch_dx_23_21_1_fu_5232;
reg   [31:0] ref_patch_dx_23_22_1_fu_5236;
reg   [31:0] ref_patch_dx_23_23_1_fu_5240;
reg   [31:0] ref_patch_dx_23_24_1_fu_5244;
reg   [31:0] ref_patch_dx_23_25_1_fu_5248;
reg   [31:0] ref_patch_dx_23_26_1_fu_5252;
reg   [31:0] ref_patch_dx_23_27_1_fu_5256;
reg   [31:0] ref_patch_dx_23_28_1_fu_5260;
reg   [31:0] ref_patch_dx_23_29_1_fu_5264;
reg   [31:0] ref_patch_dx_23_30_1_fu_5268;
reg   [31:0] ref_patch_dx_23_31_1_fu_5272;
reg   [31:0] ref_patch_dx_23_32_1_fu_5276;
reg   [31:0] ref_patch_dx_23_33_1_fu_5280;
reg   [31:0] ref_patch_dx_23_34_1_fu_5284;
reg   [31:0] ref_patch_dx_23_35_1_fu_5288;
reg   [31:0] ref_patch_dx_23_36_1_fu_5292;
reg   [31:0] ref_patch_dx_23_37_1_fu_5296;
reg   [31:0] ref_patch_dx_23_38_1_fu_5300;
reg   [31:0] ref_patch_dx_23_39_1_fu_5304;
reg   [31:0] ref_patch_dx_23_40_1_fu_5308;
reg   [31:0] ref_patch_dx_23_41_1_fu_5312;
reg   [31:0] ref_patch_dx_23_42_1_fu_5316;
reg   [31:0] ref_patch_dx_23_43_1_fu_5320;
reg   [31:0] ref_patch_dx_23_44_1_fu_5324;
reg   [31:0] ref_patch_dx_23_45_1_fu_5328;
reg   [31:0] ref_patch_dx_23_46_1_fu_5332;
reg   [31:0] ref_patch_dx_23_47_1_fu_5336;
reg   [31:0] ref_patch_dx_23_48_1_fu_5340;
reg   [31:0] ref_patch_dx_23_49_1_fu_5344;
reg   [31:0] ref_patch_dx_23_50_1_fu_5348;
reg   [31:0] ref_patch_dx_23_51_1_fu_5352;
reg   [31:0] ref_patch_dx_23_52_1_fu_5356;
reg   [31:0] ref_patch_dx_23_53_1_fu_5360;
reg   [31:0] ref_patch_dx_23_54_1_fu_5364;
reg   [31:0] ref_patch_dx_23_55_1_fu_5368;
reg   [31:0] ref_patch_dx_23_56_1_fu_5372;
reg   [31:0] ref_patch_dx_23_57_1_fu_5376;
reg   [31:0] ref_patch_dx_23_58_1_fu_5380;
reg   [31:0] ref_patch_dx_23_59_1_fu_5384;
reg   [31:0] ref_patch_dx_23_60_1_fu_5388;
reg   [31:0] ref_patch_dx_23_61_1_fu_5392;
reg   [31:0] ref_patch_dx_23_62_1_fu_5396;
reg   [31:0] ref_patch_dx_23_63_1_fu_5400;
reg   [31:0] ref_patch_dx_23_0_1_fu_5404;
reg   [31:0] ref_patch_dx_23_1_1_fu_5408;
reg   [31:0] ref_patch_dx_23_2_1_fu_5412;
reg   [31:0] ref_patch_dx_23_3_1_fu_5416;
reg   [31:0] ref_patch_dx_23_4_1_fu_5420;
reg   [31:0] ref_patch_dx_23_5_1_fu_5424;
reg   [31:0] ref_patch_dx_23_6_1_fu_5428;
reg   [31:0] ref_patch_dx_23_7_1_fu_5432;
reg   [31:0] ref_patch_dx_23_8_1_fu_5436;
reg   [31:0] ref_patch_dx_23_9_1_fu_5440;
reg   [31:0] ref_patch_dx_23_10_2_fu_5444;
reg   [31:0] ref_patch_dx_23_11_2_fu_5448;
reg   [31:0] ref_patch_dx_23_12_2_fu_5452;
reg   [31:0] ref_patch_dx_23_13_2_fu_5456;
reg   [31:0] ref_patch_dx_23_14_2_fu_5460;
reg   [31:0] ref_patch_dx_23_15_2_fu_5464;
reg   [31:0] ref_patch_dx_23_16_2_fu_5468;
reg   [31:0] ref_patch_dx_23_17_2_fu_5472;
reg   [31:0] ref_patch_dx_23_18_2_fu_5476;
reg   [31:0] ref_patch_dx_23_19_2_fu_5480;
reg   [31:0] ref_patch_dx_23_20_2_fu_5484;
reg   [31:0] ref_patch_dx_23_21_2_fu_5488;
reg   [31:0] ref_patch_dx_23_22_2_fu_5492;
reg   [31:0] ref_patch_dx_23_23_2_fu_5496;
reg   [31:0] ref_patch_dx_23_24_2_fu_5500;
reg   [31:0] ref_patch_dx_23_25_2_fu_5504;
reg   [31:0] ref_patch_dx_23_26_2_fu_5508;
reg   [31:0] ref_patch_dx_23_27_2_fu_5512;
reg   [31:0] ref_patch_dx_23_28_2_fu_5516;
reg   [31:0] ref_patch_dx_23_29_2_fu_5520;
reg   [31:0] ref_patch_dx_23_30_2_fu_5524;
reg   [31:0] ref_patch_dx_23_31_2_fu_5528;
reg   [31:0] ref_patch_dx_23_32_2_fu_5532;
reg   [31:0] ref_patch_dx_23_33_2_fu_5536;
reg   [31:0] ref_patch_dx_23_34_2_fu_5540;
reg   [31:0] ref_patch_dx_23_35_2_fu_5544;
reg   [31:0] ref_patch_dx_23_36_2_fu_5548;
reg   [31:0] ref_patch_dx_23_37_2_fu_5552;
reg   [31:0] ref_patch_dx_23_38_2_fu_5556;
reg   [31:0] ref_patch_dx_23_39_2_fu_5560;
reg   [31:0] ref_patch_dx_23_40_2_fu_5564;
reg   [31:0] ref_patch_dx_23_41_2_fu_5568;
reg   [31:0] ref_patch_dx_23_42_2_fu_5572;
reg   [31:0] ref_patch_dx_23_43_2_fu_5576;
reg   [31:0] ref_patch_dx_23_44_2_fu_5580;
reg   [31:0] ref_patch_dx_23_45_2_fu_5584;
reg   [31:0] ref_patch_dx_23_46_2_fu_5588;
reg   [31:0] ref_patch_dx_23_47_2_fu_5592;
reg   [31:0] ref_patch_dx_23_48_2_fu_5596;
reg   [31:0] ref_patch_dx_23_49_2_fu_5600;
reg   [31:0] ref_patch_dx_23_50_2_fu_5604;
reg   [31:0] ref_patch_dx_23_51_2_fu_5608;
reg   [31:0] ref_patch_dx_23_52_2_fu_5612;
reg   [31:0] ref_patch_dx_23_53_2_fu_5616;
reg   [31:0] ref_patch_dx_23_54_2_fu_5620;
reg   [31:0] ref_patch_dx_23_55_2_fu_5624;
reg   [31:0] ref_patch_dx_23_56_2_fu_5628;
reg   [31:0] ref_patch_dx_23_57_2_fu_5632;
reg   [31:0] ref_patch_dx_23_58_2_fu_5636;
reg   [31:0] ref_patch_dx_23_59_2_fu_5640;
reg   [31:0] ref_patch_dx_23_60_2_fu_5644;
reg   [31:0] ref_patch_dx_23_61_2_fu_5648;
reg   [31:0] ref_patch_dx_23_62_2_fu_5652;
reg   [31:0] ref_patch_dx_23_63_2_fu_5656;
reg   [31:0] ref_patch_dx_23_0_2_fu_5660;
reg   [31:0] ref_patch_dx_23_1_2_fu_5664;
reg   [31:0] ref_patch_dx_23_2_2_fu_5668;
reg   [31:0] ref_patch_dx_23_3_2_fu_5672;
reg   [31:0] ref_patch_dx_23_4_2_fu_5676;
reg   [31:0] ref_patch_dx_23_5_2_fu_5680;
reg   [31:0] ref_patch_dx_23_6_2_fu_5684;
reg   [31:0] ref_patch_dx_23_7_2_fu_5688;
reg   [31:0] ref_patch_dx_23_8_2_fu_5692;
reg   [31:0] ref_patch_dx_23_9_2_fu_5696;
reg   [31:0] ref_patch_dx_23_10_3_fu_5700;
reg   [31:0] ref_patch_dx_23_11_3_fu_5704;
reg   [31:0] ref_patch_dx_23_12_3_fu_5708;
reg   [31:0] ref_patch_dx_23_13_3_fu_5712;
reg   [31:0] ref_patch_dx_23_14_3_fu_5716;
reg   [31:0] ref_patch_dx_23_15_3_fu_5720;
reg   [31:0] ref_patch_dx_23_16_3_fu_5724;
reg   [31:0] ref_patch_dx_23_17_3_fu_5728;
reg   [31:0] ref_patch_dx_23_18_3_fu_5732;
reg   [31:0] ref_patch_dx_23_19_3_fu_5736;
reg   [31:0] ref_patch_dx_23_20_3_fu_5740;
reg   [31:0] ref_patch_dx_23_21_3_fu_5744;
reg   [31:0] ref_patch_dx_23_22_3_fu_5748;
reg   [31:0] ref_patch_dx_23_23_3_fu_5752;
reg   [31:0] ref_patch_dx_23_24_3_fu_5756;
reg   [31:0] ref_patch_dx_23_25_3_fu_5760;
reg   [31:0] ref_patch_dx_23_26_3_fu_5764;
reg   [31:0] ref_patch_dx_23_27_3_fu_5768;
reg   [31:0] ref_patch_dx_23_28_3_fu_5772;
reg   [31:0] ref_patch_dx_23_29_3_fu_5776;
reg   [31:0] ref_patch_dx_23_30_3_fu_5780;
reg   [31:0] ref_patch_dx_23_31_3_fu_5784;
reg   [31:0] ref_patch_dx_23_32_3_fu_5788;
reg   [31:0] ref_patch_dx_23_33_3_fu_5792;
reg   [31:0] ref_patch_dx_23_34_3_fu_5796;
reg   [31:0] ref_patch_dx_23_35_3_fu_5800;
reg   [31:0] ref_patch_dx_23_36_3_fu_5804;
reg   [31:0] ref_patch_dx_23_37_3_fu_5808;
reg   [31:0] ref_patch_dx_23_38_3_fu_5812;
reg   [31:0] ref_patch_dx_23_39_3_fu_5816;
reg   [31:0] ref_patch_dx_23_40_3_fu_5820;
reg   [31:0] ref_patch_dx_23_41_3_fu_5824;
reg   [31:0] ref_patch_dx_23_42_3_fu_5828;
reg   [31:0] ref_patch_dx_23_43_3_fu_5832;
reg   [31:0] ref_patch_dx_23_44_3_fu_5836;
reg   [31:0] ref_patch_dx_23_45_3_fu_5840;
reg   [31:0] ref_patch_dx_23_46_3_fu_5844;
reg   [31:0] ref_patch_dx_23_47_3_fu_5848;
reg   [31:0] ref_patch_dx_23_48_3_fu_5852;
reg   [31:0] ref_patch_dx_23_49_3_fu_5856;
reg   [31:0] ref_patch_dx_23_50_3_fu_5860;
reg   [31:0] ref_patch_dx_23_51_3_fu_5864;
reg   [31:0] ref_patch_dx_23_52_3_fu_5868;
reg   [31:0] ref_patch_dx_23_53_3_fu_5872;
reg   [31:0] ref_patch_dx_23_54_3_fu_5876;
reg   [31:0] ref_patch_dx_23_55_3_fu_5880;
reg   [31:0] ref_patch_dx_23_56_3_fu_5884;
reg   [31:0] ref_patch_dx_23_57_3_fu_5888;
reg   [31:0] ref_patch_dx_23_58_3_fu_5892;
reg   [31:0] ref_patch_dx_23_59_3_fu_5896;
reg   [31:0] ref_patch_dx_23_60_3_fu_5900;
reg   [31:0] ref_patch_dx_23_61_3_fu_5904;
reg   [31:0] ref_patch_dx_23_62_3_fu_5908;
reg   [31:0] ref_patch_dx_23_63_3_fu_5912;
reg   [31:0] ref_patch_dx_23_0_3_fu_5916;
reg   [31:0] ref_patch_dx_23_1_3_fu_5920;
reg   [31:0] ref_patch_dx_23_2_3_fu_5924;
reg   [31:0] ref_patch_dx_23_3_3_fu_5928;
reg   [31:0] ref_patch_dx_23_4_3_fu_5932;
reg   [31:0] ref_patch_dx_23_5_3_fu_5936;
reg   [31:0] ref_patch_dx_23_6_3_fu_5940;
reg   [31:0] ref_patch_dx_23_7_3_fu_5944;
reg   [31:0] ref_patch_dx_23_8_3_fu_5948;
reg   [31:0] ref_patch_dx_23_9_3_fu_5952;
reg   [31:0] ref_patch_dx_23_10_4_fu_5956;
reg   [31:0] ref_patch_dx_23_11_4_fu_5960;
reg   [31:0] ref_patch_dx_23_12_4_fu_5964;
reg   [31:0] ref_patch_dx_23_13_4_fu_5968;
reg   [31:0] ref_patch_dx_23_14_4_fu_5972;
reg   [31:0] ref_patch_dx_23_15_4_fu_5976;
reg   [31:0] ref_patch_dx_23_16_4_fu_5980;
reg   [31:0] ref_patch_dx_23_17_4_fu_5984;
reg   [31:0] ref_patch_dx_23_18_4_fu_5988;
reg   [31:0] ref_patch_dx_23_19_4_fu_5992;
reg   [31:0] ref_patch_dx_23_20_4_fu_5996;
reg   [31:0] ref_patch_dx_23_21_4_fu_6000;
reg   [31:0] ref_patch_dx_23_22_4_fu_6004;
reg   [31:0] ref_patch_dx_23_23_4_fu_6008;
reg   [31:0] ref_patch_dx_23_24_4_fu_6012;
reg   [31:0] ref_patch_dx_23_25_4_fu_6016;
reg   [31:0] ref_patch_dx_23_26_4_fu_6020;
reg   [31:0] ref_patch_dx_23_27_4_fu_6024;
reg   [31:0] ref_patch_dx_23_28_4_fu_6028;
reg   [31:0] ref_patch_dx_23_29_4_fu_6032;
reg   [31:0] ref_patch_dx_23_30_4_fu_6036;
reg   [31:0] ref_patch_dx_23_31_4_fu_6040;
reg   [31:0] ref_patch_dx_23_32_4_fu_6044;
reg   [31:0] ref_patch_dx_23_33_4_fu_6048;
reg   [31:0] ref_patch_dx_23_34_4_fu_6052;
reg   [31:0] ref_patch_dx_23_35_4_fu_6056;
reg   [31:0] ref_patch_dx_23_36_4_fu_6060;
reg   [31:0] ref_patch_dx_23_37_4_fu_6064;
reg   [31:0] ref_patch_dx_23_38_4_fu_6068;
reg   [31:0] ref_patch_dx_23_39_4_fu_6072;
reg   [31:0] ref_patch_dx_23_40_4_fu_6076;
reg   [31:0] ref_patch_dx_23_41_4_fu_6080;
reg   [31:0] ref_patch_dx_23_42_4_fu_6084;
reg   [31:0] ref_patch_dx_23_43_4_fu_6088;
reg   [31:0] ref_patch_dx_23_44_4_fu_6092;
reg   [31:0] ref_patch_dx_23_45_4_fu_6096;
reg   [31:0] ref_patch_dx_23_46_4_fu_6100;
reg   [31:0] ref_patch_dx_23_47_4_fu_6104;
reg   [31:0] ref_patch_dx_23_48_4_fu_6108;
reg   [31:0] ref_patch_dx_23_49_4_fu_6112;
reg   [31:0] ref_patch_dx_23_50_4_fu_6116;
reg   [31:0] ref_patch_dx_23_51_4_fu_6120;
reg   [31:0] ref_patch_dx_23_52_4_fu_6124;
reg   [31:0] ref_patch_dx_23_53_4_fu_6128;
reg   [31:0] ref_patch_dx_23_54_4_fu_6132;
reg   [31:0] ref_patch_dx_23_55_4_fu_6136;
reg   [31:0] ref_patch_dx_23_56_4_fu_6140;
reg   [31:0] ref_patch_dx_23_57_4_fu_6144;
reg   [31:0] ref_patch_dx_23_58_4_fu_6148;
reg   [31:0] ref_patch_dx_23_59_4_fu_6152;
reg   [31:0] ref_patch_dx_23_60_4_fu_6156;
reg   [31:0] ref_patch_dx_23_61_4_fu_6160;
reg   [31:0] ref_patch_dx_23_62_4_fu_6164;
reg   [31:0] ref_patch_dx_23_63_4_fu_6168;
reg   [31:0] ref_patch_dx_23_0_4_fu_6172;
reg   [31:0] ref_patch_dx_23_1_4_fu_6176;
reg   [31:0] ref_patch_dx_23_2_4_fu_6180;
reg   [31:0] ref_patch_dx_23_3_4_fu_6184;
reg   [31:0] ref_patch_dx_23_4_4_fu_6188;
reg   [31:0] ref_patch_dx_23_5_4_fu_6192;
reg   [31:0] ref_patch_dx_23_6_4_fu_6196;
reg   [31:0] ref_patch_dx_23_7_4_fu_6200;
reg   [31:0] ref_patch_dx_23_8_4_fu_6204;
reg   [31:0] ref_patch_dx_23_9_4_fu_6208;
reg   [31:0] ref_patch_dx_23_10_5_fu_6212;
reg   [31:0] ref_patch_dx_23_11_5_fu_6216;
reg   [31:0] ref_patch_dx_23_12_5_fu_6220;
reg   [31:0] ref_patch_dx_23_13_5_fu_6224;
reg   [31:0] ref_patch_dx_23_14_5_fu_6228;
reg   [31:0] ref_patch_dx_23_15_5_fu_6232;
reg   [31:0] ref_patch_dx_23_16_5_fu_6236;
reg   [31:0] ref_patch_dx_23_17_5_fu_6240;
reg   [31:0] ref_patch_dx_23_18_5_fu_6244;
reg   [31:0] ref_patch_dx_23_19_5_fu_6248;
reg   [31:0] ref_patch_dx_23_20_5_fu_6252;
reg   [31:0] ref_patch_dx_23_21_5_fu_6256;
reg   [31:0] ref_patch_dx_23_22_5_fu_6260;
reg   [31:0] ref_patch_dx_23_23_5_fu_6264;
reg   [31:0] ref_patch_dx_23_24_5_fu_6268;
reg   [31:0] ref_patch_dx_23_25_5_fu_6272;
reg   [31:0] ref_patch_dx_23_26_5_fu_6276;
reg   [31:0] ref_patch_dx_23_27_5_fu_6280;
reg   [31:0] ref_patch_dx_23_28_5_fu_6284;
reg   [31:0] ref_patch_dx_23_29_5_fu_6288;
reg   [31:0] ref_patch_dx_23_30_5_fu_6292;
reg   [31:0] ref_patch_dx_23_31_5_fu_6296;
reg   [31:0] ref_patch_dx_23_32_5_fu_6300;
reg   [31:0] ref_patch_dx_23_33_5_fu_6304;
reg   [31:0] ref_patch_dx_23_34_5_fu_6308;
reg   [31:0] ref_patch_dx_23_35_5_fu_6312;
reg   [31:0] ref_patch_dx_23_36_5_fu_6316;
reg   [31:0] ref_patch_dx_23_37_5_fu_6320;
reg   [31:0] ref_patch_dx_23_38_5_fu_6324;
reg   [31:0] ref_patch_dx_23_39_5_fu_6328;
reg   [31:0] ref_patch_dx_23_40_5_fu_6332;
reg   [31:0] ref_patch_dx_23_41_5_fu_6336;
reg   [31:0] ref_patch_dx_23_42_5_fu_6340;
reg   [31:0] ref_patch_dx_23_43_5_fu_6344;
reg   [31:0] ref_patch_dx_23_44_5_fu_6348;
reg   [31:0] ref_patch_dx_23_45_5_fu_6352;
reg   [31:0] ref_patch_dx_23_46_5_fu_6356;
reg   [31:0] ref_patch_dx_23_47_5_fu_6360;
reg   [31:0] ref_patch_dx_23_48_5_fu_6364;
reg   [31:0] ref_patch_dx_23_49_5_fu_6368;
reg   [31:0] ref_patch_dx_23_50_5_fu_6372;
reg   [31:0] ref_patch_dx_23_51_5_fu_6376;
reg   [31:0] ref_patch_dx_23_52_5_fu_6380;
reg   [31:0] ref_patch_dx_23_53_5_fu_6384;
reg   [31:0] ref_patch_dx_23_54_5_fu_6388;
reg   [31:0] ref_patch_dx_23_55_5_fu_6392;
reg   [31:0] ref_patch_dx_23_56_5_fu_6396;
reg   [31:0] ref_patch_dx_23_57_5_fu_6400;
reg   [31:0] ref_patch_dx_23_58_5_fu_6404;
reg   [31:0] ref_patch_dx_23_59_5_fu_6408;
reg   [31:0] ref_patch_dx_23_60_5_fu_6412;
reg   [31:0] ref_patch_dx_23_61_5_fu_6416;
reg   [31:0] ref_patch_dx_23_62_5_fu_6420;
reg   [31:0] ref_patch_dx_23_63_5_fu_6424;
reg   [31:0] ref_patch_dx_23_0_5_fu_6428;
reg   [31:0] ref_patch_dx_23_1_5_fu_6432;
reg   [31:0] ref_patch_dx_23_2_5_fu_6436;
reg   [31:0] ref_patch_dx_23_3_5_fu_6440;
reg   [31:0] ref_patch_dx_23_4_5_fu_6444;
reg   [31:0] ref_patch_dx_23_5_5_fu_6448;
reg   [31:0] ref_patch_dx_23_6_5_fu_6452;
reg   [31:0] ref_patch_dx_23_7_5_fu_6456;
reg   [31:0] ref_patch_dx_23_8_5_fu_6460;
reg   [31:0] ref_patch_dx_23_9_5_fu_6464;
reg   [31:0] ref_patch_dx_23_10_6_fu_6468;
reg   [31:0] ref_patch_dx_23_11_6_fu_6472;
reg   [31:0] ref_patch_dx_23_12_6_fu_6476;
reg   [31:0] ref_patch_dx_23_13_6_fu_6480;
reg   [31:0] ref_patch_dx_23_14_6_fu_6484;
reg   [31:0] ref_patch_dx_23_15_6_fu_6488;
reg   [31:0] ref_patch_dx_23_16_6_fu_6492;
reg   [31:0] ref_patch_dx_23_17_6_fu_6496;
reg   [31:0] ref_patch_dx_23_18_6_fu_6500;
reg   [31:0] ref_patch_dx_23_19_6_fu_6504;
reg   [31:0] ref_patch_dx_23_20_6_fu_6508;
reg   [31:0] ref_patch_dx_23_21_6_fu_6512;
reg   [31:0] ref_patch_dx_23_22_6_fu_6516;
reg   [31:0] ref_patch_dx_23_23_6_fu_6520;
reg   [31:0] ref_patch_dx_23_24_6_fu_6524;
reg   [31:0] ref_patch_dx_23_25_6_fu_6528;
reg   [31:0] ref_patch_dx_23_26_6_fu_6532;
reg   [31:0] ref_patch_dx_23_27_6_fu_6536;
reg   [31:0] ref_patch_dx_23_28_6_fu_6540;
reg   [31:0] ref_patch_dx_23_29_6_fu_6544;
reg   [31:0] ref_patch_dx_23_30_6_fu_6548;
reg   [31:0] ref_patch_dx_23_31_6_fu_6552;
reg   [31:0] ref_patch_dx_23_32_6_fu_6556;
reg   [31:0] ref_patch_dx_23_33_6_fu_6560;
reg   [31:0] ref_patch_dx_23_34_6_fu_6564;
reg   [31:0] ref_patch_dx_23_35_6_fu_6568;
reg   [31:0] ref_patch_dx_23_36_6_fu_6572;
reg   [31:0] ref_patch_dx_23_37_6_fu_6576;
reg   [31:0] ref_patch_dx_23_38_6_fu_6580;
reg   [31:0] ref_patch_dx_23_39_6_fu_6584;
reg   [31:0] ref_patch_dx_23_40_6_fu_6588;
reg   [31:0] ref_patch_dx_23_41_6_fu_6592;
reg   [31:0] ref_patch_dx_23_42_6_fu_6596;
reg   [31:0] ref_patch_dx_23_43_6_fu_6600;
reg   [31:0] ref_patch_dx_23_44_6_fu_6604;
reg   [31:0] ref_patch_dx_23_45_6_fu_6608;
reg   [31:0] ref_patch_dx_23_46_6_fu_6612;
reg   [31:0] ref_patch_dx_23_47_6_fu_6616;
reg   [31:0] ref_patch_dx_23_48_6_fu_6620;
reg   [31:0] ref_patch_dx_23_49_6_fu_6624;
reg   [31:0] ref_patch_dx_23_50_6_fu_6628;
reg   [31:0] ref_patch_dx_23_51_6_fu_6632;
reg   [31:0] ref_patch_dx_23_52_6_fu_6636;
reg   [31:0] ref_patch_dx_23_53_6_fu_6640;
reg   [31:0] ref_patch_dx_23_54_6_fu_6644;
reg   [31:0] ref_patch_dx_23_55_6_fu_6648;
reg   [31:0] ref_patch_dx_23_56_6_fu_6652;
reg   [31:0] ref_patch_dx_23_57_6_fu_6656;
reg   [31:0] ref_patch_dx_23_58_6_fu_6660;
reg   [31:0] ref_patch_dx_23_59_6_fu_6664;
reg   [31:0] ref_patch_dx_23_60_6_fu_6668;
reg   [31:0] ref_patch_dx_23_61_6_fu_6672;
reg   [31:0] ref_patch_dx_23_62_6_fu_6676;
reg   [31:0] ref_patch_dx_23_63_6_fu_6680;
reg   [31:0] ref_patch_dx_23_0_6_fu_6684;
reg   [31:0] ref_patch_dx_23_1_6_fu_6688;
reg   [31:0] ref_patch_dx_23_2_6_fu_6692;
reg   [31:0] ref_patch_dx_23_3_6_fu_6696;
reg   [31:0] ref_patch_dx_23_4_6_fu_6700;
reg   [31:0] ref_patch_dx_23_5_6_fu_6704;
reg   [31:0] ref_patch_dx_23_6_6_fu_6708;
reg   [31:0] ref_patch_dx_23_7_6_fu_6712;
reg   [31:0] ref_patch_dx_23_8_6_fu_6716;
reg   [31:0] ref_patch_dx_23_9_6_fu_6720;
reg   [31:0] ref_patch_dx_23_10_7_fu_6724;
reg   [31:0] ref_patch_dx_23_11_7_fu_6728;
reg   [31:0] ref_patch_dx_23_12_7_fu_6732;
reg   [31:0] ref_patch_dx_23_13_7_fu_6736;
reg   [31:0] ref_patch_dx_23_14_7_fu_6740;
reg   [31:0] ref_patch_dx_23_15_7_fu_6744;
reg   [31:0] ref_patch_dx_23_16_7_fu_6748;
reg   [31:0] ref_patch_dx_23_17_7_fu_6752;
reg   [31:0] ref_patch_dx_23_18_7_fu_6756;
reg   [31:0] ref_patch_dx_23_19_7_fu_6760;
reg   [31:0] ref_patch_dx_23_20_7_fu_6764;
reg   [31:0] ref_patch_dx_23_21_7_fu_6768;
reg   [31:0] ref_patch_dx_23_22_7_fu_6772;
reg   [31:0] ref_patch_dx_23_23_7_fu_6776;
reg   [31:0] ref_patch_dx_23_24_7_fu_6780;
reg   [31:0] ref_patch_dx_23_25_7_fu_6784;
reg   [31:0] ref_patch_dx_23_26_7_fu_6788;
reg   [31:0] ref_patch_dx_23_27_7_fu_6792;
reg   [31:0] ref_patch_dx_23_28_7_fu_6796;
reg   [31:0] ref_patch_dx_23_29_7_fu_6800;
reg   [31:0] ref_patch_dx_23_30_7_fu_6804;
reg   [31:0] ref_patch_dx_23_31_7_fu_6808;
reg   [31:0] ref_patch_dx_23_32_7_fu_6812;
reg   [31:0] ref_patch_dx_23_33_7_fu_6816;
reg   [31:0] ref_patch_dx_23_34_7_fu_6820;
reg   [31:0] ref_patch_dx_23_35_7_fu_6824;
reg   [31:0] ref_patch_dx_23_36_7_fu_6828;
reg   [31:0] ref_patch_dx_23_37_7_fu_6832;
reg   [31:0] ref_patch_dx_23_38_7_fu_6836;
reg   [31:0] ref_patch_dx_23_39_7_fu_6840;
reg   [31:0] ref_patch_dx_23_40_7_fu_6844;
reg   [31:0] ref_patch_dx_23_41_7_fu_6848;
reg   [31:0] ref_patch_dx_23_42_7_fu_6852;
reg   [31:0] ref_patch_dx_23_43_7_fu_6856;
reg   [31:0] ref_patch_dx_23_44_7_fu_6860;
reg   [31:0] ref_patch_dx_23_45_7_fu_6864;
reg   [31:0] ref_patch_dx_23_46_7_fu_6868;
reg   [31:0] ref_patch_dx_23_47_7_fu_6872;
reg   [31:0] ref_patch_dx_23_48_7_fu_6876;
reg   [31:0] ref_patch_dx_23_49_7_fu_6880;
reg   [31:0] ref_patch_dx_23_50_7_fu_6884;
reg   [31:0] ref_patch_dx_23_51_7_fu_6888;
reg   [31:0] ref_patch_dx_23_52_7_fu_6892;
reg   [31:0] ref_patch_dx_23_53_7_fu_6896;
reg   [31:0] ref_patch_dx_23_54_7_fu_6900;
reg   [31:0] ref_patch_dx_23_55_7_fu_6904;
reg   [31:0] ref_patch_dx_23_56_7_fu_6908;
reg   [31:0] ref_patch_dx_23_57_7_fu_6912;
reg   [31:0] ref_patch_dx_23_58_7_fu_6916;
reg   [31:0] ref_patch_dx_23_59_7_fu_6920;
reg   [31:0] ref_patch_dx_23_60_7_fu_6924;
reg   [31:0] ref_patch_dx_23_61_7_fu_6928;
reg   [31:0] ref_patch_dx_23_62_7_fu_6932;
reg   [31:0] ref_patch_dx_23_63_7_fu_6936;
reg   [31:0] ref_patch_dx_23_0_7_fu_6940;
reg   [31:0] ref_patch_dx_23_1_7_fu_6944;
reg   [31:0] ref_patch_dx_23_2_7_fu_6948;
reg   [31:0] ref_patch_dx_23_3_7_fu_6952;
reg   [31:0] ref_patch_dx_23_4_7_fu_6956;
reg   [31:0] ref_patch_dx_23_5_7_fu_6960;
reg   [31:0] ref_patch_dx_23_6_7_fu_6964;
reg   [31:0] ref_patch_dx_23_7_7_fu_6968;
reg   [31:0] ref_patch_dx_23_8_7_fu_6972;
reg   [31:0] ref_patch_dx_23_9_7_fu_6976;
reg   [31:0] ref_patch_dx_23_10_8_fu_6980;
reg   [31:0] ref_patch_dx_23_11_8_fu_6984;
reg   [31:0] ref_patch_dx_23_12_8_fu_6988;
reg   [31:0] ref_patch_dx_23_13_8_fu_6992;
reg   [31:0] ref_patch_dx_23_14_8_fu_6996;
reg   [31:0] ref_patch_dx_23_15_8_fu_7000;
reg   [31:0] ref_patch_dx_23_16_8_fu_7004;
reg   [31:0] ref_patch_dx_23_17_8_fu_7008;
reg   [31:0] ref_patch_dx_23_18_8_fu_7012;
reg   [31:0] ref_patch_dx_23_19_8_fu_7016;
reg   [31:0] ref_patch_dx_23_20_8_fu_7020;
reg   [31:0] ref_patch_dx_23_21_8_fu_7024;
reg   [31:0] ref_patch_dx_23_22_8_fu_7028;
reg   [31:0] ref_patch_dx_23_23_8_fu_7032;
reg   [31:0] ref_patch_dx_23_24_8_fu_7036;
reg   [31:0] ref_patch_dx_23_25_8_fu_7040;
reg   [31:0] ref_patch_dx_23_26_8_fu_7044;
reg   [31:0] ref_patch_dx_23_27_8_fu_7048;
reg   [31:0] ref_patch_dx_23_28_8_fu_7052;
reg   [31:0] ref_patch_dx_23_29_8_fu_7056;
reg   [31:0] ref_patch_dx_23_30_8_fu_7060;
reg   [31:0] ref_patch_dx_23_31_8_fu_7064;
reg   [31:0] ref_patch_dx_23_32_8_fu_7068;
reg   [31:0] ref_patch_dx_23_33_8_fu_7072;
reg   [31:0] ref_patch_dx_23_34_8_fu_7076;
reg   [31:0] ref_patch_dx_23_35_8_fu_7080;
reg   [31:0] ref_patch_dx_23_36_8_fu_7084;
reg   [31:0] ref_patch_dx_23_37_8_fu_7088;
reg   [31:0] ref_patch_dx_23_38_8_fu_7092;
reg   [31:0] ref_patch_dx_23_39_8_fu_7096;
reg   [31:0] ref_patch_dx_23_40_8_fu_7100;
reg   [31:0] ref_patch_dx_23_41_8_fu_7104;
reg   [31:0] ref_patch_dx_23_42_8_fu_7108;
reg   [31:0] ref_patch_dx_23_43_8_fu_7112;
reg   [31:0] ref_patch_dx_23_44_8_fu_7116;
reg   [31:0] ref_patch_dx_23_45_8_fu_7120;
reg   [31:0] ref_patch_dx_23_46_8_fu_7124;
reg   [31:0] ref_patch_dx_23_47_8_fu_7128;
reg   [31:0] ref_patch_dx_23_48_8_fu_7132;
reg   [31:0] ref_patch_dx_23_49_8_fu_7136;
reg   [31:0] ref_patch_dx_23_50_8_fu_7140;
reg   [31:0] ref_patch_dx_23_51_8_fu_7144;
reg   [31:0] ref_patch_dx_23_52_8_fu_7148;
reg   [31:0] ref_patch_dx_23_53_8_fu_7152;
reg   [31:0] ref_patch_dx_23_54_8_fu_7156;
reg   [31:0] ref_patch_dx_23_55_8_fu_7160;
reg   [31:0] ref_patch_dx_23_56_8_fu_7164;
reg   [31:0] ref_patch_dx_23_57_8_fu_7168;
reg   [31:0] ref_patch_dx_23_58_8_fu_7172;
reg   [31:0] ref_patch_dx_23_59_8_fu_7176;
reg   [31:0] ref_patch_dx_23_60_8_fu_7180;
reg   [31:0] ref_patch_dx_23_61_8_fu_7184;
reg   [31:0] ref_patch_dx_23_62_8_fu_7188;
reg   [31:0] ref_patch_dx_23_63_8_fu_7192;
reg   [31:0] ref_patch_dx_23_0_8_fu_7196;
reg   [31:0] ref_patch_dx_23_1_8_fu_7200;
reg   [31:0] ref_patch_dx_23_2_8_fu_7204;
reg   [31:0] ref_patch_dx_23_3_8_fu_7208;
reg   [31:0] ref_patch_dx_23_4_8_fu_7212;
reg   [31:0] ref_patch_dx_23_5_8_fu_7216;
reg   [31:0] ref_patch_dx_23_6_8_fu_7220;
reg   [31:0] ref_patch_dx_23_7_8_fu_7224;
reg   [31:0] ref_patch_dx_23_8_8_fu_7228;
reg   [31:0] ref_patch_dx_23_9_8_fu_7232;
reg   [31:0] ref_patch_dx_23_10_9_fu_7236;
reg   [31:0] ref_patch_dx_23_11_9_fu_7240;
reg   [31:0] ref_patch_dx_23_12_9_fu_7244;
reg   [31:0] ref_patch_dx_23_13_9_fu_7248;
reg   [31:0] ref_patch_dx_23_14_9_fu_7252;
reg   [31:0] ref_patch_dx_23_15_9_fu_7256;
reg   [31:0] ref_patch_dx_23_16_9_fu_7260;
reg   [31:0] ref_patch_dx_23_17_9_fu_7264;
reg   [31:0] ref_patch_dx_23_18_9_fu_7268;
reg   [31:0] ref_patch_dx_23_19_9_fu_7272;
reg   [31:0] ref_patch_dx_23_20_9_fu_7276;
reg   [31:0] ref_patch_dx_23_21_9_fu_7280;
reg   [31:0] ref_patch_dx_23_22_9_fu_7284;
reg   [31:0] ref_patch_dx_23_23_9_fu_7288;
reg   [31:0] ref_patch_dx_23_24_9_fu_7292;
reg   [31:0] ref_patch_dx_23_25_9_fu_7296;
reg   [31:0] ref_patch_dx_23_26_9_fu_7300;
reg   [31:0] ref_patch_dx_23_27_9_fu_7304;
reg   [31:0] ref_patch_dx_23_28_9_fu_7308;
reg   [31:0] ref_patch_dx_23_29_9_fu_7312;
reg   [31:0] ref_patch_dx_23_30_9_fu_7316;
reg   [31:0] ref_patch_dx_23_31_9_fu_7320;
reg   [31:0] ref_patch_dx_23_32_9_fu_7324;
reg   [31:0] ref_patch_dx_23_33_9_fu_7328;
reg   [31:0] ref_patch_dx_23_34_9_fu_7332;
reg   [31:0] ref_patch_dx_23_35_9_fu_7336;
reg   [31:0] ref_patch_dx_23_36_9_fu_7340;
reg   [31:0] ref_patch_dx_23_37_9_fu_7344;
reg   [31:0] ref_patch_dx_23_38_9_fu_7348;
reg   [31:0] ref_patch_dx_23_39_9_fu_7352;
reg   [31:0] ref_patch_dx_23_40_9_fu_7356;
reg   [31:0] ref_patch_dx_23_41_9_fu_7360;
reg   [31:0] ref_patch_dx_23_42_9_fu_7364;
reg   [31:0] ref_patch_dx_23_43_9_fu_7368;
reg   [31:0] ref_patch_dx_23_44_9_fu_7372;
reg   [31:0] ref_patch_dx_23_45_9_fu_7376;
reg   [31:0] ref_patch_dx_23_46_9_fu_7380;
reg   [31:0] ref_patch_dx_23_47_9_fu_7384;
reg   [31:0] ref_patch_dx_23_48_9_fu_7388;
reg   [31:0] ref_patch_dx_23_49_9_fu_7392;
reg   [31:0] ref_patch_dx_23_50_9_fu_7396;
reg   [31:0] ref_patch_dx_23_51_9_fu_7400;
reg   [31:0] ref_patch_dx_23_52_9_fu_7404;
reg   [31:0] ref_patch_dx_23_53_9_fu_7408;
reg   [31:0] ref_patch_dx_23_54_9_fu_7412;
reg   [31:0] ref_patch_dx_23_55_9_fu_7416;
reg   [31:0] ref_patch_dx_23_56_9_fu_7420;
reg   [31:0] ref_patch_dx_23_57_9_fu_7424;
reg   [31:0] ref_patch_dx_23_58_9_fu_7428;
reg   [31:0] ref_patch_dx_23_59_9_fu_7432;
reg   [31:0] ref_patch_dx_23_60_9_fu_7436;
reg   [31:0] ref_patch_dx_23_61_9_fu_7440;
reg   [31:0] ref_patch_dx_23_62_9_fu_7444;
reg   [31:0] ref_patch_dx_23_63_9_fu_7448;
reg   [31:0] ref_patch_dx_23_0_9_fu_7452;
reg   [31:0] ref_patch_dx_23_1_9_fu_7456;
reg   [31:0] ref_patch_dx_23_2_9_fu_7460;
reg   [31:0] ref_patch_dx_23_3_9_fu_7464;
reg   [31:0] ref_patch_dx_23_4_9_fu_7468;
reg   [31:0] ref_patch_dx_23_5_9_fu_7472;
reg   [31:0] ref_patch_dx_23_6_9_fu_7476;
reg   [31:0] ref_patch_dx_23_7_9_fu_7480;
reg   [31:0] ref_patch_dx_23_8_9_fu_7484;
reg   [31:0] ref_patch_dx_23_9_9_fu_7488;
reg   [31:0] ref_patch_dx_23_10_10_fu_7492;
reg   [31:0] ref_patch_dx_23_11_10_fu_7496;
reg   [31:0] ref_patch_dx_23_12_10_fu_7500;
reg   [31:0] ref_patch_dx_23_13_10_fu_7504;
reg   [31:0] ref_patch_dx_23_14_10_fu_7508;
reg   [31:0] ref_patch_dx_23_15_10_fu_7512;
reg   [31:0] ref_patch_dx_23_16_10_fu_7516;
reg   [31:0] ref_patch_dx_23_17_10_fu_7520;
reg   [31:0] ref_patch_dx_23_18_10_fu_7524;
reg   [31:0] ref_patch_dx_23_19_10_fu_7528;
reg   [31:0] ref_patch_dx_23_20_10_fu_7532;
reg   [31:0] ref_patch_dx_23_21_10_fu_7536;
reg   [31:0] ref_patch_dx_23_22_10_fu_7540;
reg   [31:0] ref_patch_dx_23_23_10_fu_7544;
reg   [31:0] ref_patch_dx_23_24_10_fu_7548;
reg   [31:0] ref_patch_dx_23_25_10_fu_7552;
reg   [31:0] ref_patch_dx_23_26_10_fu_7556;
reg   [31:0] ref_patch_dx_23_27_10_fu_7560;
reg   [31:0] ref_patch_dx_23_28_10_fu_7564;
reg   [31:0] ref_patch_dx_23_29_10_fu_7568;
reg   [31:0] ref_patch_dx_23_30_10_fu_7572;
reg   [31:0] ref_patch_dx_23_31_10_fu_7576;
reg   [31:0] ref_patch_dx_23_32_10_fu_7580;
reg   [31:0] ref_patch_dx_23_33_10_fu_7584;
reg   [31:0] ref_patch_dx_23_34_10_fu_7588;
reg   [31:0] ref_patch_dx_23_35_10_fu_7592;
reg   [31:0] ref_patch_dx_23_36_10_fu_7596;
reg   [31:0] ref_patch_dx_23_37_10_fu_7600;
reg   [31:0] ref_patch_dx_23_38_10_fu_7604;
reg   [31:0] ref_patch_dx_23_39_10_fu_7608;
reg   [31:0] ref_patch_dx_23_40_10_fu_7612;
reg   [31:0] ref_patch_dx_23_41_10_fu_7616;
reg   [31:0] ref_patch_dx_23_42_10_fu_7620;
reg   [31:0] ref_patch_dx_23_43_10_fu_7624;
reg   [31:0] ref_patch_dx_23_44_10_fu_7628;
reg   [31:0] ref_patch_dx_23_45_10_fu_7632;
reg   [31:0] ref_patch_dx_23_46_10_fu_7636;
reg   [31:0] ref_patch_dx_23_47_10_fu_7640;
reg   [31:0] ref_patch_dx_23_48_10_fu_7644;
reg   [31:0] ref_patch_dx_23_49_10_fu_7648;
reg   [31:0] ref_patch_dx_23_50_10_fu_7652;
reg   [31:0] ref_patch_dx_23_51_10_fu_7656;
reg   [31:0] ref_patch_dx_23_52_10_fu_7660;
reg   [31:0] ref_patch_dx_23_53_10_fu_7664;
reg   [31:0] ref_patch_dx_23_54_10_fu_7668;
reg   [31:0] ref_patch_dx_23_55_10_fu_7672;
reg   [31:0] ref_patch_dx_23_56_10_fu_7676;
reg   [31:0] ref_patch_dx_23_57_10_fu_7680;
reg   [31:0] ref_patch_dx_23_58_10_fu_7684;
reg   [31:0] ref_patch_dx_23_59_10_fu_7688;
reg   [31:0] ref_patch_dx_23_60_10_fu_7692;
reg   [31:0] ref_patch_dx_23_61_10_fu_7696;
reg   [31:0] ref_patch_dx_23_62_10_fu_7700;
reg   [31:0] ref_patch_dx_23_63_10_fu_7704;
reg   [31:0] ref_patch_dx_23_0_10_fu_7708;
reg   [31:0] ref_patch_dx_23_1_10_fu_7712;
reg   [31:0] ref_patch_dx_23_2_10_fu_7716;
reg   [31:0] ref_patch_dx_23_3_10_fu_7720;
reg   [31:0] ref_patch_dx_23_4_10_fu_7724;
reg   [31:0] ref_patch_dx_23_5_10_fu_7728;
reg   [31:0] ref_patch_dx_23_6_10_fu_7732;
reg   [31:0] ref_patch_dx_23_7_10_fu_7736;
reg   [31:0] ref_patch_dx_23_8_10_fu_7740;
reg   [31:0] ref_patch_dx_23_9_10_fu_7744;
reg   [31:0] ref_patch_dx_23_10_11_fu_7748;
reg   [31:0] ref_patch_dx_23_11_11_fu_7752;
reg   [31:0] ref_patch_dx_23_12_11_fu_7756;
reg   [31:0] ref_patch_dx_23_13_11_fu_7760;
reg   [31:0] ref_patch_dx_23_14_11_fu_7764;
reg   [31:0] ref_patch_dx_23_15_11_fu_7768;
reg   [31:0] ref_patch_dx_23_16_11_fu_7772;
reg   [31:0] ref_patch_dx_23_17_11_fu_7776;
reg   [31:0] ref_patch_dx_23_18_11_fu_7780;
reg   [31:0] ref_patch_dx_23_19_11_fu_7784;
reg   [31:0] ref_patch_dx_23_20_11_fu_7788;
reg   [31:0] ref_patch_dx_23_21_11_fu_7792;
reg   [31:0] ref_patch_dx_23_22_11_fu_7796;
reg   [31:0] ref_patch_dx_23_23_11_fu_7800;
reg   [31:0] ref_patch_dx_23_24_11_fu_7804;
reg   [31:0] ref_patch_dx_23_25_11_fu_7808;
reg   [31:0] ref_patch_dx_23_26_11_fu_7812;
reg   [31:0] ref_patch_dx_23_27_11_fu_7816;
reg   [31:0] ref_patch_dx_23_28_11_fu_7820;
reg   [31:0] ref_patch_dx_23_29_11_fu_7824;
reg   [31:0] ref_patch_dx_23_30_11_fu_7828;
reg   [31:0] ref_patch_dx_23_31_11_fu_7832;
reg   [31:0] ref_patch_dx_23_32_11_fu_7836;
reg   [31:0] ref_patch_dx_23_33_11_fu_7840;
reg   [31:0] ref_patch_dx_23_34_11_fu_7844;
reg   [31:0] ref_patch_dx_23_35_11_fu_7848;
reg   [31:0] ref_patch_dx_23_36_11_fu_7852;
reg   [31:0] ref_patch_dx_23_37_11_fu_7856;
reg   [31:0] ref_patch_dx_23_38_11_fu_7860;
reg   [31:0] ref_patch_dx_23_39_11_fu_7864;
reg   [31:0] ref_patch_dx_23_40_11_fu_7868;
reg   [31:0] ref_patch_dx_23_41_11_fu_7872;
reg   [31:0] ref_patch_dx_23_42_11_fu_7876;
reg   [31:0] ref_patch_dx_23_43_11_fu_7880;
reg   [31:0] ref_patch_dx_23_44_11_fu_7884;
reg   [31:0] ref_patch_dx_23_45_11_fu_7888;
reg   [31:0] ref_patch_dx_23_46_11_fu_7892;
reg   [31:0] ref_patch_dx_23_47_11_fu_7896;
reg   [31:0] ref_patch_dx_23_48_11_fu_7900;
reg   [31:0] ref_patch_dx_23_49_11_fu_7904;
reg   [31:0] ref_patch_dx_23_50_11_fu_7908;
reg   [31:0] ref_patch_dx_23_51_11_fu_7912;
reg   [31:0] ref_patch_dx_23_52_11_fu_7916;
reg   [31:0] ref_patch_dx_23_53_11_fu_7920;
reg   [31:0] ref_patch_dx_23_54_11_fu_7924;
reg   [31:0] ref_patch_dx_23_55_11_fu_7928;
reg   [31:0] ref_patch_dx_23_56_11_fu_7932;
reg   [31:0] ref_patch_dx_23_57_11_fu_7936;
reg   [31:0] ref_patch_dx_23_58_11_fu_7940;
reg   [31:0] ref_patch_dx_23_59_11_fu_7944;
reg   [31:0] ref_patch_dx_23_60_11_fu_7948;
reg   [31:0] ref_patch_dx_23_61_11_fu_7952;
reg   [31:0] ref_patch_dx_23_62_11_fu_7956;
reg   [31:0] ref_patch_dx_23_63_11_fu_7960;
reg   [31:0] ref_patch_dx_23_0_11_fu_7964;
reg   [31:0] ref_patch_dx_23_1_11_fu_7968;
reg   [31:0] ref_patch_dx_23_2_11_fu_7972;
reg   [31:0] ref_patch_dx_23_3_11_fu_7976;
reg   [31:0] ref_patch_dx_23_4_11_fu_7980;
reg   [31:0] ref_patch_dx_23_5_11_fu_7984;
reg   [31:0] ref_patch_dx_23_6_11_fu_7988;
reg   [31:0] ref_patch_dx_23_7_11_fu_7992;
reg   [31:0] ref_patch_dx_23_8_11_fu_7996;
reg   [31:0] ref_patch_dx_23_9_11_fu_8000;
reg   [31:0] ref_patch_dx_23_10_12_fu_8004;
reg   [31:0] ref_patch_dx_23_11_12_fu_8008;
reg   [31:0] ref_patch_dx_23_12_12_fu_8012;
reg   [31:0] ref_patch_dx_23_13_12_fu_8016;
reg   [31:0] ref_patch_dx_23_14_12_fu_8020;
reg   [31:0] ref_patch_dx_23_15_12_fu_8024;
reg   [31:0] ref_patch_dx_23_16_12_fu_8028;
reg   [31:0] ref_patch_dx_23_17_12_fu_8032;
reg   [31:0] ref_patch_dx_23_18_12_fu_8036;
reg   [31:0] ref_patch_dx_23_19_12_fu_8040;
reg   [31:0] ref_patch_dx_23_20_12_fu_8044;
reg   [31:0] ref_patch_dx_23_21_12_fu_8048;
reg   [31:0] ref_patch_dx_23_22_12_fu_8052;
reg   [31:0] ref_patch_dx_23_23_12_fu_8056;
reg   [31:0] ref_patch_dx_23_24_12_fu_8060;
reg   [31:0] ref_patch_dx_23_25_12_fu_8064;
reg   [31:0] ref_patch_dx_23_26_12_fu_8068;
reg   [31:0] ref_patch_dx_23_27_12_fu_8072;
reg   [31:0] ref_patch_dx_23_28_12_fu_8076;
reg   [31:0] ref_patch_dx_23_29_12_fu_8080;
reg   [31:0] ref_patch_dx_23_30_12_fu_8084;
reg   [31:0] ref_patch_dx_23_31_12_fu_8088;
reg   [31:0] ref_patch_dx_23_32_12_fu_8092;
reg   [31:0] ref_patch_dx_23_33_12_fu_8096;
reg   [31:0] ref_patch_dx_23_34_12_fu_8100;
reg   [31:0] ref_patch_dx_23_35_12_fu_8104;
reg   [31:0] ref_patch_dx_23_36_12_fu_8108;
reg   [31:0] ref_patch_dx_23_37_12_fu_8112;
reg   [31:0] ref_patch_dx_23_38_12_fu_8116;
reg   [31:0] ref_patch_dx_23_39_12_fu_8120;
reg   [31:0] ref_patch_dx_23_40_12_fu_8124;
reg   [31:0] ref_patch_dx_23_41_12_fu_8128;
reg   [31:0] ref_patch_dx_23_42_12_fu_8132;
reg   [31:0] ref_patch_dx_23_43_12_fu_8136;
reg   [31:0] ref_patch_dx_23_44_12_fu_8140;
reg   [31:0] ref_patch_dx_23_45_12_fu_8144;
reg   [31:0] ref_patch_dx_23_46_12_fu_8148;
reg   [31:0] ref_patch_dx_23_47_12_fu_8152;
reg   [31:0] ref_patch_dx_23_48_12_fu_8156;
reg   [31:0] ref_patch_dx_23_49_12_fu_8160;
reg   [31:0] ref_patch_dx_23_50_12_fu_8164;
reg   [31:0] ref_patch_dx_23_51_12_fu_8168;
reg   [31:0] ref_patch_dx_23_52_12_fu_8172;
reg   [31:0] ref_patch_dx_23_53_12_fu_8176;
reg   [31:0] ref_patch_dx_23_54_12_fu_8180;
reg   [31:0] ref_patch_dx_23_55_12_fu_8184;
reg   [31:0] ref_patch_dx_23_56_12_fu_8188;
reg   [31:0] ref_patch_dx_23_57_12_fu_8192;
reg   [31:0] ref_patch_dx_23_58_12_fu_8196;
reg   [31:0] ref_patch_dx_23_59_12_fu_8200;
reg   [31:0] ref_patch_dx_23_60_12_fu_8204;
reg   [31:0] ref_patch_dx_23_61_12_fu_8208;
reg   [31:0] ref_patch_dx_23_62_12_fu_8212;
reg   [31:0] ref_patch_dx_23_63_12_fu_8216;
reg   [31:0] ref_patch_dx_23_0_12_fu_8220;
reg   [31:0] ref_patch_dx_23_1_12_fu_8224;
reg   [31:0] ref_patch_dx_23_2_12_fu_8228;
reg   [31:0] ref_patch_dx_23_3_12_fu_8232;
reg   [31:0] ref_patch_dx_23_4_12_fu_8236;
reg   [31:0] ref_patch_dx_23_5_12_fu_8240;
reg   [31:0] ref_patch_dx_23_6_12_fu_8244;
reg   [31:0] ref_patch_dx_23_7_12_fu_8248;
reg   [31:0] ref_patch_dx_23_8_12_fu_8252;
reg   [31:0] ref_patch_dx_23_9_12_fu_8256;
reg   [31:0] ref_patch_dx_23_10_13_fu_8260;
reg   [31:0] ref_patch_dx_23_11_13_fu_8264;
reg   [31:0] ref_patch_dx_23_12_13_fu_8268;
reg   [31:0] ref_patch_dx_23_13_13_fu_8272;
reg   [31:0] ref_patch_dx_23_14_13_fu_8276;
reg   [31:0] ref_patch_dx_23_15_13_fu_8280;
reg   [31:0] ref_patch_dx_23_16_13_fu_8284;
reg   [31:0] ref_patch_dx_23_17_13_fu_8288;
reg   [31:0] ref_patch_dx_23_18_13_fu_8292;
reg   [31:0] ref_patch_dx_23_19_13_fu_8296;
reg   [31:0] ref_patch_dx_23_20_13_fu_8300;
reg   [31:0] ref_patch_dx_23_21_13_fu_8304;
reg   [31:0] ref_patch_dx_23_22_13_fu_8308;
reg   [31:0] ref_patch_dx_23_23_13_fu_8312;
reg   [31:0] ref_patch_dx_23_24_13_fu_8316;
reg   [31:0] ref_patch_dx_23_25_13_fu_8320;
reg   [31:0] ref_patch_dx_23_26_13_fu_8324;
reg   [31:0] ref_patch_dx_23_27_13_fu_8328;
reg   [31:0] ref_patch_dx_23_28_13_fu_8332;
reg   [31:0] ref_patch_dx_23_29_13_fu_8336;
reg   [31:0] ref_patch_dx_23_30_13_fu_8340;
reg   [31:0] ref_patch_dx_23_31_13_fu_8344;
reg   [31:0] ref_patch_dx_23_32_13_fu_8348;
reg   [31:0] ref_patch_dx_23_33_13_fu_8352;
reg   [31:0] ref_patch_dx_23_34_13_fu_8356;
reg   [31:0] ref_patch_dx_23_35_13_fu_8360;
reg   [31:0] ref_patch_dx_23_36_13_fu_8364;
reg   [31:0] ref_patch_dx_23_37_13_fu_8368;
reg   [31:0] ref_patch_dx_23_38_13_fu_8372;
reg   [31:0] ref_patch_dx_23_39_13_fu_8376;
reg   [31:0] ref_patch_dx_23_40_13_fu_8380;
reg   [31:0] ref_patch_dx_23_41_13_fu_8384;
reg   [31:0] ref_patch_dx_23_42_13_fu_8388;
reg   [31:0] ref_patch_dx_23_43_13_fu_8392;
reg   [31:0] ref_patch_dx_23_44_13_fu_8396;
reg   [31:0] ref_patch_dx_23_45_13_fu_8400;
reg   [31:0] ref_patch_dx_23_46_13_fu_8404;
reg   [31:0] ref_patch_dx_23_47_13_fu_8408;
reg   [31:0] ref_patch_dx_23_48_13_fu_8412;
reg   [31:0] ref_patch_dx_23_49_13_fu_8416;
reg   [31:0] ref_patch_dx_23_50_13_fu_8420;
reg   [31:0] ref_patch_dx_23_51_13_fu_8424;
reg   [31:0] ref_patch_dx_23_52_13_fu_8428;
reg   [31:0] ref_patch_dx_23_53_13_fu_8432;
reg   [31:0] ref_patch_dx_23_54_13_fu_8436;
reg   [31:0] ref_patch_dx_23_55_13_fu_8440;
reg   [31:0] ref_patch_dx_23_56_13_fu_8444;
reg   [31:0] ref_patch_dx_23_57_13_fu_8448;
reg   [31:0] ref_patch_dx_23_58_13_fu_8452;
reg   [31:0] ref_patch_dx_23_59_13_fu_8456;
reg   [31:0] ref_patch_dx_23_60_13_fu_8460;
reg   [31:0] ref_patch_dx_23_61_13_fu_8464;
reg   [31:0] ref_patch_dx_23_62_13_fu_8468;
reg   [31:0] ref_patch_dx_23_63_13_fu_8472;
reg   [31:0] ref_patch_dx_23_0_13_fu_8476;
reg   [31:0] ref_patch_dx_23_1_13_fu_8480;
reg   [31:0] ref_patch_dx_23_2_13_fu_8484;
reg   [31:0] ref_patch_dx_23_3_13_fu_8488;
reg   [31:0] ref_patch_dx_23_4_13_fu_8492;
reg   [31:0] ref_patch_dx_23_5_13_fu_8496;
reg   [31:0] ref_patch_dx_23_6_13_fu_8500;
reg   [31:0] ref_patch_dx_23_7_13_fu_8504;
reg   [31:0] ref_patch_dx_23_8_13_fu_8508;
reg   [31:0] ref_patch_dx_23_9_13_fu_8512;
reg   [31:0] ref_patch_dx_23_10_14_fu_8516;
reg   [31:0] ref_patch_dx_23_11_14_fu_8520;
reg   [31:0] ref_patch_dx_23_12_14_fu_8524;
reg   [31:0] ref_patch_dx_23_13_14_fu_8528;
reg   [31:0] ref_patch_dx_23_14_14_fu_8532;
reg   [31:0] ref_patch_dx_23_15_14_fu_8536;
reg   [31:0] ref_patch_dx_23_16_14_fu_8540;
reg   [31:0] ref_patch_dx_23_17_14_fu_8544;
reg   [31:0] ref_patch_dx_23_18_14_fu_8548;
reg   [31:0] ref_patch_dx_23_19_14_fu_8552;
reg   [31:0] ref_patch_dx_23_20_14_fu_8556;
reg   [31:0] ref_patch_dx_23_21_14_fu_8560;
reg   [31:0] ref_patch_dx_23_22_14_fu_8564;
reg   [31:0] ref_patch_dx_23_23_14_fu_8568;
reg   [31:0] ref_patch_dx_23_24_14_fu_8572;
reg   [31:0] ref_patch_dx_23_25_14_fu_8576;
reg   [31:0] ref_patch_dx_23_26_14_fu_8580;
reg   [31:0] ref_patch_dx_23_27_14_fu_8584;
reg   [31:0] ref_patch_dx_23_28_14_fu_8588;
reg   [31:0] ref_patch_dx_23_29_14_fu_8592;
reg   [31:0] ref_patch_dx_23_30_14_fu_8596;
reg   [31:0] ref_patch_dx_23_31_14_fu_8600;
reg   [31:0] ref_patch_dx_23_32_14_fu_8604;
reg   [31:0] ref_patch_dx_23_33_14_fu_8608;
reg   [31:0] ref_patch_dx_23_34_14_fu_8612;
reg   [31:0] ref_patch_dx_23_35_14_fu_8616;
reg   [31:0] ref_patch_dx_23_36_14_fu_8620;
reg   [31:0] ref_patch_dx_23_37_14_fu_8624;
reg   [31:0] ref_patch_dx_23_38_14_fu_8628;
reg   [31:0] ref_patch_dx_23_39_14_fu_8632;
reg   [31:0] ref_patch_dx_23_40_14_fu_8636;
reg   [31:0] ref_patch_dx_23_41_14_fu_8640;
reg   [31:0] ref_patch_dx_23_42_14_fu_8644;
reg   [31:0] ref_patch_dx_23_43_14_fu_8648;
reg   [31:0] ref_patch_dx_23_44_14_fu_8652;
reg   [31:0] ref_patch_dx_23_45_14_fu_8656;
reg   [31:0] ref_patch_dx_23_46_14_fu_8660;
reg   [31:0] ref_patch_dx_23_47_14_fu_8664;
reg   [31:0] ref_patch_dx_23_48_14_fu_8668;
reg   [31:0] ref_patch_dx_23_49_14_fu_8672;
reg   [31:0] ref_patch_dx_23_50_14_fu_8676;
reg   [31:0] ref_patch_dx_23_51_14_fu_8680;
reg   [31:0] ref_patch_dx_23_52_14_fu_8684;
reg   [31:0] ref_patch_dx_23_53_14_fu_8688;
reg   [31:0] ref_patch_dx_23_54_14_fu_8692;
reg   [31:0] ref_patch_dx_23_55_14_fu_8696;
reg   [31:0] ref_patch_dx_23_56_14_fu_8700;
reg   [31:0] ref_patch_dx_23_57_14_fu_8704;
reg   [31:0] ref_patch_dx_23_58_14_fu_8708;
reg   [31:0] ref_patch_dx_23_59_14_fu_8712;
reg   [31:0] ref_patch_dx_23_60_14_fu_8716;
reg   [31:0] ref_patch_dx_23_61_14_fu_8720;
reg   [31:0] ref_patch_dx_23_62_14_fu_8724;
reg   [31:0] ref_patch_dx_23_63_14_fu_8728;
reg   [31:0] ref_patch_dx_23_0_14_fu_8732;
reg   [31:0] ref_patch_dx_23_1_14_fu_8736;
reg   [31:0] ref_patch_dx_23_2_14_fu_8740;
reg   [31:0] ref_patch_dx_23_3_14_fu_8744;
reg   [31:0] ref_patch_dx_23_4_14_fu_8748;
reg   [31:0] ref_patch_dx_23_5_14_fu_8752;
reg   [31:0] ref_patch_dx_23_6_14_fu_8756;
reg   [31:0] ref_patch_dx_23_7_14_fu_8760;
reg   [31:0] ref_patch_dx_23_8_14_fu_8764;
reg   [31:0] ref_patch_dx_23_9_14_fu_8768;
reg   [31:0] ref_patch_dx_23_10_15_fu_8772;
reg   [31:0] ref_patch_dx_23_11_15_fu_8776;
reg   [31:0] ref_patch_dx_23_12_15_fu_8780;
reg   [31:0] ref_patch_dx_23_13_15_fu_8784;
reg   [31:0] ref_patch_dx_23_14_15_fu_8788;
reg   [31:0] ref_patch_dx_23_15_15_fu_8792;
reg   [31:0] ref_patch_dx_23_16_15_fu_8796;
reg   [31:0] ref_patch_dx_23_17_15_fu_8800;
reg   [31:0] ref_patch_dx_23_18_15_fu_8804;
reg   [31:0] ref_patch_dx_23_19_15_fu_8808;
reg   [31:0] ref_patch_dx_23_20_15_fu_8812;
reg   [31:0] ref_patch_dx_23_21_15_fu_8816;
reg   [31:0] ref_patch_dx_23_22_15_fu_8820;
reg   [31:0] ref_patch_dx_23_23_15_fu_8824;
reg   [31:0] ref_patch_dx_23_24_15_fu_8828;
reg   [31:0] ref_patch_dx_23_25_15_fu_8832;
reg   [31:0] ref_patch_dx_23_26_15_fu_8836;
reg   [31:0] ref_patch_dx_23_27_15_fu_8840;
reg   [31:0] ref_patch_dx_23_28_15_fu_8844;
reg   [31:0] ref_patch_dx_23_29_15_fu_8848;
reg   [31:0] ref_patch_dx_23_30_15_fu_8852;
reg   [31:0] ref_patch_dx_23_31_15_fu_8856;
reg   [31:0] ref_patch_dx_23_32_15_fu_8860;
reg   [31:0] ref_patch_dx_23_33_15_fu_8864;
reg   [31:0] ref_patch_dx_23_34_15_fu_8868;
reg   [31:0] ref_patch_dx_23_35_15_fu_8872;
reg   [31:0] ref_patch_dx_23_36_15_fu_8876;
reg   [31:0] ref_patch_dx_23_37_15_fu_8880;
reg   [31:0] ref_patch_dx_23_38_15_fu_8884;
reg   [31:0] ref_patch_dx_23_39_15_fu_8888;
reg   [31:0] ref_patch_dx_23_40_15_fu_8892;
reg   [31:0] ref_patch_dx_23_41_15_fu_8896;
reg   [31:0] ref_patch_dx_23_42_15_fu_8900;
reg   [31:0] ref_patch_dx_23_43_15_fu_8904;
reg   [31:0] ref_patch_dx_23_44_15_fu_8908;
reg   [31:0] ref_patch_dx_23_45_15_fu_8912;
reg   [31:0] ref_patch_dx_23_46_15_fu_8916;
reg   [31:0] ref_patch_dx_23_47_15_fu_8920;
reg   [31:0] ref_patch_dx_23_48_15_fu_8924;
reg   [31:0] ref_patch_dx_23_49_15_fu_8928;
reg   [31:0] ref_patch_dx_23_50_15_fu_8932;
reg   [31:0] ref_patch_dx_23_51_15_fu_8936;
reg   [31:0] ref_patch_dx_23_52_15_fu_8940;
reg   [31:0] ref_patch_dx_23_53_15_fu_8944;
reg   [31:0] ref_patch_dx_23_54_15_fu_8948;
reg   [31:0] ref_patch_dx_23_55_15_fu_8952;
reg   [31:0] ref_patch_dx_23_56_15_fu_8956;
reg   [31:0] ref_patch_dx_23_57_15_fu_8960;
reg   [31:0] ref_patch_dx_23_58_15_fu_8964;
reg   [31:0] ref_patch_dx_23_59_15_fu_8968;
reg   [31:0] ref_patch_dx_23_60_15_fu_8972;
reg   [31:0] ref_patch_dx_23_61_15_fu_8976;
reg   [31:0] ref_patch_dx_23_62_15_fu_8980;
reg   [31:0] ref_patch_dx_23_63_15_fu_8984;
reg   [31:0] ref_patch_dx_23_0_15_fu_8988;
reg   [31:0] ref_patch_dx_23_1_15_fu_8992;
reg   [31:0] ref_patch_dx_23_2_15_fu_8996;
reg   [31:0] ref_patch_dx_23_3_15_fu_9000;
reg   [31:0] ref_patch_dx_23_4_15_fu_9004;
reg   [31:0] ref_patch_dx_23_5_15_fu_9008;
reg   [31:0] ref_patch_dx_23_6_15_fu_9012;
reg   [31:0] ref_patch_dx_23_7_15_fu_9016;
reg   [31:0] ref_patch_dx_23_8_15_fu_9020;
reg   [31:0] ref_patch_dx_23_9_15_fu_9024;
reg   [31:0] ref_patch_dx_23_10_16_fu_9028;
reg   [31:0] ref_patch_dx_23_11_16_fu_9032;
reg   [31:0] ref_patch_dx_23_12_16_fu_9036;
reg   [31:0] ref_patch_dx_23_13_16_fu_9040;
reg   [31:0] ref_patch_dx_23_14_16_fu_9044;
reg   [31:0] ref_patch_dx_23_15_16_fu_9048;
reg   [31:0] ref_patch_dx_23_16_16_fu_9052;
reg   [31:0] ref_patch_dx_23_17_16_fu_9056;
reg   [31:0] ref_patch_dx_23_18_16_fu_9060;
reg   [31:0] ref_patch_dx_23_19_16_fu_9064;
reg   [31:0] ref_patch_dx_23_20_16_fu_9068;
reg   [31:0] ref_patch_dx_23_21_16_fu_9072;
reg   [31:0] ref_patch_dx_23_22_16_fu_9076;
reg   [31:0] ref_patch_dx_23_23_16_fu_9080;
reg   [31:0] ref_patch_dx_23_24_16_fu_9084;
reg   [31:0] ref_patch_dx_23_25_16_fu_9088;
reg   [31:0] ref_patch_dx_23_26_16_fu_9092;
reg   [31:0] ref_patch_dx_23_27_16_fu_9096;
reg   [31:0] ref_patch_dx_23_28_16_fu_9100;
reg   [31:0] ref_patch_dx_23_29_16_fu_9104;
reg   [31:0] ref_patch_dx_23_30_16_fu_9108;
reg   [31:0] ref_patch_dx_23_31_16_fu_9112;
reg   [31:0] ref_patch_dx_23_32_16_fu_9116;
reg   [31:0] ref_patch_dx_23_33_16_fu_9120;
reg   [31:0] ref_patch_dx_23_34_16_fu_9124;
reg   [31:0] ref_patch_dx_23_35_16_fu_9128;
reg   [31:0] ref_patch_dx_23_36_16_fu_9132;
reg   [31:0] ref_patch_dx_23_37_16_fu_9136;
reg   [31:0] ref_patch_dx_23_38_16_fu_9140;
reg   [31:0] ref_patch_dx_23_39_16_fu_9144;
reg   [31:0] ref_patch_dx_23_40_16_fu_9148;
reg   [31:0] ref_patch_dx_23_41_16_fu_9152;
reg   [31:0] ref_patch_dx_23_42_16_fu_9156;
reg   [31:0] ref_patch_dx_23_43_16_fu_9160;
reg   [31:0] ref_patch_dx_23_44_16_fu_9164;
reg   [31:0] ref_patch_dx_23_45_16_fu_9168;
reg   [31:0] ref_patch_dx_23_46_16_fu_9172;
reg   [31:0] ref_patch_dx_23_47_16_fu_9176;
reg   [31:0] ref_patch_dx_23_48_16_fu_9180;
reg   [31:0] ref_patch_dx_23_49_16_fu_9184;
reg   [31:0] ref_patch_dx_23_50_16_fu_9188;
reg   [31:0] ref_patch_dx_23_51_16_fu_9192;
reg   [31:0] ref_patch_dx_23_52_16_fu_9196;
reg   [31:0] ref_patch_dx_23_53_16_fu_9200;
reg   [31:0] ref_patch_dx_23_54_16_fu_9204;
reg   [31:0] ref_patch_dx_23_55_16_fu_9208;
reg   [31:0] ref_patch_dx_23_56_16_fu_9212;
reg   [31:0] ref_patch_dx_23_57_16_fu_9216;
reg   [31:0] ref_patch_dx_23_58_16_fu_9220;
reg   [31:0] ref_patch_dx_23_59_16_fu_9224;
reg   [31:0] ref_patch_dx_23_60_16_fu_9228;
reg   [31:0] ref_patch_dx_23_61_16_fu_9232;
reg   [31:0] ref_patch_dx_23_62_16_fu_9236;
reg   [31:0] ref_patch_dx_23_63_16_fu_9240;
reg   [31:0] ref_patch_dx_23_0_16_fu_9244;
reg   [31:0] ref_patch_dx_23_1_16_fu_9248;
reg   [31:0] ref_patch_dx_23_2_16_fu_9252;
reg   [31:0] ref_patch_dx_23_3_16_fu_9256;
reg   [31:0] ref_patch_dx_23_4_16_fu_9260;
reg   [31:0] ref_patch_dx_23_5_16_fu_9264;
reg   [31:0] ref_patch_dx_23_6_16_fu_9268;
reg   [31:0] ref_patch_dx_23_7_16_fu_9272;
reg   [31:0] ref_patch_dx_23_8_16_fu_9276;
reg   [31:0] ref_patch_dx_23_9_16_fu_9280;
reg   [31:0] ref_patch_dx_23_10_17_fu_9284;
reg   [31:0] ref_patch_dx_23_11_17_fu_9288;
reg   [31:0] ref_patch_dx_23_12_17_fu_9292;
reg   [31:0] ref_patch_dx_23_13_17_fu_9296;
reg   [31:0] ref_patch_dx_23_14_17_fu_9300;
reg   [31:0] ref_patch_dx_23_15_17_fu_9304;
reg   [31:0] ref_patch_dx_23_16_17_fu_9308;
reg   [31:0] ref_patch_dx_23_17_17_fu_9312;
reg   [31:0] ref_patch_dx_23_18_17_fu_9316;
reg   [31:0] ref_patch_dx_23_19_17_fu_9320;
reg   [31:0] ref_patch_dx_23_20_17_fu_9324;
reg   [31:0] ref_patch_dx_23_21_17_fu_9328;
reg   [31:0] ref_patch_dx_23_22_17_fu_9332;
reg   [31:0] ref_patch_dx_23_23_17_fu_9336;
reg   [31:0] ref_patch_dx_23_24_17_fu_9340;
reg   [31:0] ref_patch_dx_23_25_17_fu_9344;
reg   [31:0] ref_patch_dx_23_26_17_fu_9348;
reg   [31:0] ref_patch_dx_23_27_17_fu_9352;
reg   [31:0] ref_patch_dx_23_28_17_fu_9356;
reg   [31:0] ref_patch_dx_23_29_17_fu_9360;
reg   [31:0] ref_patch_dx_23_30_17_fu_9364;
reg   [31:0] ref_patch_dx_23_31_17_fu_9368;
reg   [31:0] ref_patch_dx_23_32_17_fu_9372;
reg   [31:0] ref_patch_dx_23_33_17_fu_9376;
reg   [31:0] ref_patch_dx_23_34_17_fu_9380;
reg   [31:0] ref_patch_dx_23_35_17_fu_9384;
reg   [31:0] ref_patch_dx_23_36_17_fu_9388;
reg   [31:0] ref_patch_dx_23_37_17_fu_9392;
reg   [31:0] ref_patch_dx_23_38_17_fu_9396;
reg   [31:0] ref_patch_dx_23_39_17_fu_9400;
reg   [31:0] ref_patch_dx_23_40_17_fu_9404;
reg   [31:0] ref_patch_dx_23_41_17_fu_9408;
reg   [31:0] ref_patch_dx_23_42_17_fu_9412;
reg   [31:0] ref_patch_dx_23_43_17_fu_9416;
reg   [31:0] ref_patch_dx_23_44_17_fu_9420;
reg   [31:0] ref_patch_dx_23_45_17_fu_9424;
reg   [31:0] ref_patch_dx_23_46_17_fu_9428;
reg   [31:0] ref_patch_dx_23_47_17_fu_9432;
reg   [31:0] ref_patch_dx_23_48_17_fu_9436;
reg   [31:0] ref_patch_dx_23_49_17_fu_9440;
reg   [31:0] ref_patch_dx_23_50_17_fu_9444;
reg   [31:0] ref_patch_dx_23_51_17_fu_9448;
reg   [31:0] ref_patch_dx_23_52_17_fu_9452;
reg   [31:0] ref_patch_dx_23_53_17_fu_9456;
reg   [31:0] ref_patch_dx_23_54_17_fu_9460;
reg   [31:0] ref_patch_dx_23_55_17_fu_9464;
reg   [31:0] ref_patch_dx_23_56_17_fu_9468;
reg   [31:0] ref_patch_dx_23_57_17_fu_9472;
reg   [31:0] ref_patch_dx_23_58_17_fu_9476;
reg   [31:0] ref_patch_dx_23_59_17_fu_9480;
reg   [31:0] ref_patch_dx_23_60_17_fu_9484;
reg   [31:0] ref_patch_dx_23_61_17_fu_9488;
reg   [31:0] ref_patch_dx_23_62_17_fu_9492;
reg   [31:0] ref_patch_dx_23_63_17_fu_9496;
reg   [31:0] ref_patch_dx_23_0_17_fu_9500;
reg   [31:0] ref_patch_dx_23_1_17_fu_9504;
reg   [31:0] ref_patch_dx_23_2_17_fu_9508;
reg   [31:0] ref_patch_dx_23_3_17_fu_9512;
reg   [31:0] ref_patch_dx_23_4_17_fu_9516;
reg   [31:0] ref_patch_dx_23_5_17_fu_9520;
reg   [31:0] ref_patch_dx_23_6_17_fu_9524;
reg   [31:0] ref_patch_dx_23_7_17_fu_9528;
reg   [31:0] ref_patch_dx_23_8_17_fu_9532;
reg   [31:0] ref_patch_dx_23_9_17_fu_9536;
reg   [31:0] ref_patch_dx_23_10_18_fu_9540;
reg   [31:0] ref_patch_dx_23_11_18_fu_9544;
reg   [31:0] ref_patch_dx_23_12_18_fu_9548;
reg   [31:0] ref_patch_dx_23_13_18_fu_9552;
reg   [31:0] ref_patch_dx_23_14_18_fu_9556;
reg   [31:0] ref_patch_dx_23_15_18_fu_9560;
reg   [31:0] ref_patch_dx_23_16_18_fu_9564;
reg   [31:0] ref_patch_dx_23_17_18_fu_9568;
reg   [31:0] ref_patch_dx_23_18_18_fu_9572;
reg   [31:0] ref_patch_dx_23_19_18_fu_9576;
reg   [31:0] ref_patch_dx_23_20_18_fu_9580;
reg   [31:0] ref_patch_dx_23_21_18_fu_9584;
reg   [31:0] ref_patch_dx_23_22_18_fu_9588;
reg   [31:0] ref_patch_dx_23_23_18_fu_9592;
reg   [31:0] ref_patch_dx_23_24_18_fu_9596;
reg   [31:0] ref_patch_dx_23_25_18_fu_9600;
reg   [31:0] ref_patch_dx_23_26_18_fu_9604;
reg   [31:0] ref_patch_dx_23_27_18_fu_9608;
reg   [31:0] ref_patch_dx_23_28_18_fu_9612;
reg   [31:0] ref_patch_dx_23_29_18_fu_9616;
reg   [31:0] ref_patch_dx_23_30_18_fu_9620;
reg   [31:0] ref_patch_dx_23_31_18_fu_9624;
reg   [31:0] ref_patch_dx_23_32_18_fu_9628;
reg   [31:0] ref_patch_dx_23_33_18_fu_9632;
reg   [31:0] ref_patch_dx_23_34_18_fu_9636;
reg   [31:0] ref_patch_dx_23_35_18_fu_9640;
reg   [31:0] ref_patch_dx_23_36_18_fu_9644;
reg   [31:0] ref_patch_dx_23_37_18_fu_9648;
reg   [31:0] ref_patch_dx_23_38_18_fu_9652;
reg   [31:0] ref_patch_dx_23_39_18_fu_9656;
reg   [31:0] ref_patch_dx_23_40_18_fu_9660;
reg   [31:0] ref_patch_dx_23_41_18_fu_9664;
reg   [31:0] ref_patch_dx_23_42_18_fu_9668;
reg   [31:0] ref_patch_dx_23_43_18_fu_9672;
reg   [31:0] ref_patch_dx_23_44_18_fu_9676;
reg   [31:0] ref_patch_dx_23_45_18_fu_9680;
reg   [31:0] ref_patch_dx_23_46_18_fu_9684;
reg   [31:0] ref_patch_dx_23_47_18_fu_9688;
reg   [31:0] ref_patch_dx_23_48_18_fu_9692;
reg   [31:0] ref_patch_dx_23_49_18_fu_9696;
reg   [31:0] ref_patch_dx_23_50_18_fu_9700;
reg   [31:0] ref_patch_dx_23_51_18_fu_9704;
reg   [31:0] ref_patch_dx_23_52_18_fu_9708;
reg   [31:0] ref_patch_dx_23_53_18_fu_9712;
reg   [31:0] ref_patch_dx_23_54_18_fu_9716;
reg   [31:0] ref_patch_dx_23_55_18_fu_9720;
reg   [31:0] ref_patch_dx_23_56_18_fu_9724;
reg   [31:0] ref_patch_dx_23_57_18_fu_9728;
reg   [31:0] ref_patch_dx_23_58_18_fu_9732;
reg   [31:0] ref_patch_dx_23_59_18_fu_9736;
reg   [31:0] ref_patch_dx_23_60_18_fu_9740;
reg   [31:0] ref_patch_dx_23_61_18_fu_9744;
reg   [31:0] ref_patch_dx_23_62_18_fu_9748;
reg   [31:0] ref_patch_dx_23_63_18_fu_9752;
reg   [31:0] ref_patch_dx_23_0_18_fu_9756;
reg   [31:0] ref_patch_dx_23_1_18_fu_9760;
reg   [31:0] ref_patch_dx_23_2_18_fu_9764;
reg   [31:0] ref_patch_dx_23_3_18_fu_9768;
reg   [31:0] ref_patch_dx_23_4_18_fu_9772;
reg   [31:0] ref_patch_dx_23_5_18_fu_9776;
reg   [31:0] ref_patch_dx_23_6_18_fu_9780;
reg   [31:0] ref_patch_dx_23_7_18_fu_9784;
reg   [31:0] ref_patch_dx_23_8_18_fu_9788;
reg   [31:0] ref_patch_dx_23_9_18_fu_9792;
reg   [31:0] ref_patch_dx_23_10_19_fu_9796;
reg   [31:0] ref_patch_dx_23_11_19_fu_9800;
reg   [31:0] ref_patch_dx_23_12_19_fu_9804;
reg   [31:0] ref_patch_dx_23_13_19_fu_9808;
reg   [31:0] ref_patch_dx_23_14_19_fu_9812;
reg   [31:0] ref_patch_dx_23_15_19_fu_9816;
reg   [31:0] ref_patch_dx_23_16_19_fu_9820;
reg   [31:0] ref_patch_dx_23_17_19_fu_9824;
reg   [31:0] ref_patch_dx_23_18_19_fu_9828;
reg   [31:0] ref_patch_dx_23_19_19_fu_9832;
reg   [31:0] ref_patch_dx_23_20_19_fu_9836;
reg   [31:0] ref_patch_dx_23_21_19_fu_9840;
reg   [31:0] ref_patch_dx_23_22_19_fu_9844;
reg   [31:0] ref_patch_dx_23_23_19_fu_9848;
reg   [31:0] ref_patch_dx_23_24_19_fu_9852;
reg   [31:0] ref_patch_dx_23_25_19_fu_9856;
reg   [31:0] ref_patch_dx_23_26_19_fu_9860;
reg   [31:0] ref_patch_dx_23_27_19_fu_9864;
reg   [31:0] ref_patch_dx_23_28_19_fu_9868;
reg   [31:0] ref_patch_dx_23_29_19_fu_9872;
reg   [31:0] ref_patch_dx_23_30_19_fu_9876;
reg   [31:0] ref_patch_dx_23_31_19_fu_9880;
reg   [31:0] ref_patch_dx_23_32_19_fu_9884;
reg   [31:0] ref_patch_dx_23_33_19_fu_9888;
reg   [31:0] ref_patch_dx_23_34_19_fu_9892;
reg   [31:0] ref_patch_dx_23_35_19_fu_9896;
reg   [31:0] ref_patch_dx_23_36_19_fu_9900;
reg   [31:0] ref_patch_dx_23_37_19_fu_9904;
reg   [31:0] ref_patch_dx_23_38_19_fu_9908;
reg   [31:0] ref_patch_dx_23_39_19_fu_9912;
reg   [31:0] ref_patch_dx_23_40_19_fu_9916;
reg   [31:0] ref_patch_dx_23_41_19_fu_9920;
reg   [31:0] ref_patch_dx_23_42_19_fu_9924;
reg   [31:0] ref_patch_dx_23_43_19_fu_9928;
reg   [31:0] ref_patch_dx_23_44_19_fu_9932;
reg   [31:0] ref_patch_dx_23_45_19_fu_9936;
reg   [31:0] ref_patch_dx_23_46_19_fu_9940;
reg   [31:0] ref_patch_dx_23_47_19_fu_9944;
reg   [31:0] ref_patch_dx_23_48_19_fu_9948;
reg   [31:0] ref_patch_dx_23_49_19_fu_9952;
reg   [31:0] ref_patch_dx_23_50_19_fu_9956;
reg   [31:0] ref_patch_dx_23_51_19_fu_9960;
reg   [31:0] ref_patch_dx_23_52_19_fu_9964;
reg   [31:0] ref_patch_dx_23_53_19_fu_9968;
reg   [31:0] ref_patch_dx_23_54_19_fu_9972;
reg   [31:0] ref_patch_dx_23_55_19_fu_9976;
reg   [31:0] ref_patch_dx_23_56_19_fu_9980;
reg   [31:0] ref_patch_dx_23_57_19_fu_9984;
reg   [31:0] ref_patch_dx_23_58_19_fu_9988;
reg   [31:0] ref_patch_dx_23_59_19_fu_9992;
reg   [31:0] ref_patch_dx_23_60_19_fu_9996;
reg   [31:0] ref_patch_dx_23_61_19_fu_10000;
reg   [31:0] ref_patch_dx_23_62_19_fu_10004;
reg   [31:0] ref_patch_dx_23_63_19_fu_10008;
reg   [31:0] ref_patch_dx_23_0_19_fu_10012;
reg   [31:0] ref_patch_dx_23_1_19_fu_10016;
reg   [31:0] ref_patch_dx_23_2_19_fu_10020;
reg   [31:0] ref_patch_dx_23_3_19_fu_10024;
reg   [31:0] ref_patch_dx_23_4_19_fu_10028;
reg   [31:0] ref_patch_dx_23_5_19_fu_10032;
reg   [31:0] ref_patch_dx_23_6_19_fu_10036;
reg   [31:0] ref_patch_dx_23_7_19_fu_10040;
reg   [31:0] ref_patch_dx_23_8_19_fu_10044;
reg   [31:0] ref_patch_dx_23_9_19_fu_10048;
reg   [31:0] ref_patch_dx_23_10_20_fu_10052;
reg   [31:0] ref_patch_dx_23_11_20_fu_10056;
reg   [31:0] ref_patch_dx_23_12_20_fu_10060;
reg   [31:0] ref_patch_dx_23_13_20_fu_10064;
reg   [31:0] ref_patch_dx_23_14_20_fu_10068;
reg   [31:0] ref_patch_dx_23_15_20_fu_10072;
reg   [31:0] ref_patch_dx_23_16_20_fu_10076;
reg   [31:0] ref_patch_dx_23_17_20_fu_10080;
reg   [31:0] ref_patch_dx_23_18_20_fu_10084;
reg   [31:0] ref_patch_dx_23_19_20_fu_10088;
reg   [31:0] ref_patch_dx_23_20_20_fu_10092;
reg   [31:0] ref_patch_dx_23_21_20_fu_10096;
reg   [31:0] ref_patch_dx_23_22_20_fu_10100;
reg   [31:0] ref_patch_dx_23_23_20_fu_10104;
reg   [31:0] ref_patch_dx_23_24_20_fu_10108;
reg   [31:0] ref_patch_dx_23_25_20_fu_10112;
reg   [31:0] ref_patch_dx_23_26_20_fu_10116;
reg   [31:0] ref_patch_dx_23_27_20_fu_10120;
reg   [31:0] ref_patch_dx_23_28_20_fu_10124;
reg   [31:0] ref_patch_dx_23_29_20_fu_10128;
reg   [31:0] ref_patch_dx_23_30_20_fu_10132;
reg   [31:0] ref_patch_dx_23_31_20_fu_10136;
reg   [31:0] ref_patch_dx_23_32_20_fu_10140;
reg   [31:0] ref_patch_dx_23_33_20_fu_10144;
reg   [31:0] ref_patch_dx_23_34_20_fu_10148;
reg   [31:0] ref_patch_dx_23_35_20_fu_10152;
reg   [31:0] ref_patch_dx_23_36_20_fu_10156;
reg   [31:0] ref_patch_dx_23_37_20_fu_10160;
reg   [31:0] ref_patch_dx_23_38_20_fu_10164;
reg   [31:0] ref_patch_dx_23_39_20_fu_10168;
reg   [31:0] ref_patch_dx_23_40_20_fu_10172;
reg   [31:0] ref_patch_dx_23_41_20_fu_10176;
reg   [31:0] ref_patch_dx_23_42_20_fu_10180;
reg   [31:0] ref_patch_dx_23_43_20_fu_10184;
reg   [31:0] ref_patch_dx_23_44_20_fu_10188;
reg   [31:0] ref_patch_dx_23_45_20_fu_10192;
reg   [31:0] ref_patch_dx_23_46_20_fu_10196;
reg   [31:0] ref_patch_dx_23_47_20_fu_10200;
reg   [31:0] ref_patch_dx_23_48_20_fu_10204;
reg   [31:0] ref_patch_dx_23_49_20_fu_10208;
reg   [31:0] ref_patch_dx_23_50_20_fu_10212;
reg   [31:0] ref_patch_dx_23_51_20_fu_10216;
reg   [31:0] ref_patch_dx_23_52_20_fu_10220;
reg   [31:0] ref_patch_dx_23_53_20_fu_10224;
reg   [31:0] ref_patch_dx_23_54_20_fu_10228;
reg   [31:0] ref_patch_dx_23_55_20_fu_10232;
reg   [31:0] ref_patch_dx_23_56_20_fu_10236;
reg   [31:0] ref_patch_dx_23_57_20_fu_10240;
reg   [31:0] ref_patch_dx_23_58_20_fu_10244;
reg   [31:0] ref_patch_dx_23_59_20_fu_10248;
reg   [31:0] ref_patch_dx_23_60_20_fu_10252;
reg   [31:0] ref_patch_dx_23_61_20_fu_10256;
reg   [31:0] ref_patch_dx_23_62_20_fu_10260;
reg   [31:0] ref_patch_dx_23_63_20_fu_10264;
reg   [31:0] ref_patch_dx_23_0_20_fu_10268;
reg   [31:0] ref_patch_dx_23_1_20_fu_10272;
reg   [31:0] ref_patch_dx_23_2_20_fu_10276;
reg   [31:0] ref_patch_dx_23_3_20_fu_10280;
reg   [31:0] ref_patch_dx_23_4_20_fu_10284;
reg   [31:0] ref_patch_dx_23_5_20_fu_10288;
reg   [31:0] ref_patch_dx_23_6_20_fu_10292;
reg   [31:0] ref_patch_dx_23_7_20_fu_10296;
reg   [31:0] ref_patch_dx_23_8_20_fu_10300;
reg   [31:0] ref_patch_dx_23_9_20_fu_10304;
reg   [31:0] ref_patch_dx_23_10_21_fu_10308;
reg   [31:0] ref_patch_dx_23_11_21_fu_10312;
reg   [31:0] ref_patch_dx_23_12_21_fu_10316;
reg   [31:0] ref_patch_dx_23_13_21_fu_10320;
reg   [31:0] ref_patch_dx_23_14_21_fu_10324;
reg   [31:0] ref_patch_dx_23_15_21_fu_10328;
reg   [31:0] ref_patch_dx_23_16_21_fu_10332;
reg   [31:0] ref_patch_dx_23_17_21_fu_10336;
reg   [31:0] ref_patch_dx_23_18_21_fu_10340;
reg   [31:0] ref_patch_dx_23_19_21_fu_10344;
reg   [31:0] ref_patch_dx_23_20_21_fu_10348;
reg   [31:0] ref_patch_dx_23_21_21_fu_10352;
reg   [31:0] ref_patch_dx_23_22_21_fu_10356;
reg   [31:0] ref_patch_dx_23_23_21_fu_10360;
reg   [31:0] ref_patch_dx_23_24_21_fu_10364;
reg   [31:0] ref_patch_dx_23_25_21_fu_10368;
reg   [31:0] ref_patch_dx_23_26_21_fu_10372;
reg   [31:0] ref_patch_dx_23_27_21_fu_10376;
reg   [31:0] ref_patch_dx_23_28_21_fu_10380;
reg   [31:0] ref_patch_dx_23_29_21_fu_10384;
reg   [31:0] ref_patch_dx_23_30_21_fu_10388;
reg   [31:0] ref_patch_dx_23_31_21_fu_10392;
reg   [31:0] ref_patch_dx_23_32_21_fu_10396;
reg   [31:0] ref_patch_dx_23_33_21_fu_10400;
reg   [31:0] ref_patch_dx_23_34_21_fu_10404;
reg   [31:0] ref_patch_dx_23_35_21_fu_10408;
reg   [31:0] ref_patch_dx_23_36_21_fu_10412;
reg   [31:0] ref_patch_dx_23_37_21_fu_10416;
reg   [31:0] ref_patch_dx_23_38_21_fu_10420;
reg   [31:0] ref_patch_dx_23_39_21_fu_10424;
reg   [31:0] ref_patch_dx_23_40_21_fu_10428;
reg   [31:0] ref_patch_dx_23_41_21_fu_10432;
reg   [31:0] ref_patch_dx_23_42_21_fu_10436;
reg   [31:0] ref_patch_dx_23_43_21_fu_10440;
reg   [31:0] ref_patch_dx_23_44_21_fu_10444;
reg   [31:0] ref_patch_dx_23_45_21_fu_10448;
reg   [31:0] ref_patch_dx_23_46_21_fu_10452;
reg   [31:0] ref_patch_dx_23_47_21_fu_10456;
reg   [31:0] ref_patch_dx_23_48_21_fu_10460;
reg   [31:0] ref_patch_dx_23_49_21_fu_10464;
reg   [31:0] ref_patch_dx_23_50_21_fu_10468;
reg   [31:0] ref_patch_dx_23_51_21_fu_10472;
reg   [31:0] ref_patch_dx_23_52_21_fu_10476;
reg   [31:0] ref_patch_dx_23_53_21_fu_10480;
reg   [31:0] ref_patch_dx_23_54_21_fu_10484;
reg   [31:0] ref_patch_dx_23_55_21_fu_10488;
reg   [31:0] ref_patch_dx_23_56_21_fu_10492;
reg   [31:0] ref_patch_dx_23_57_21_fu_10496;
reg   [31:0] ref_patch_dx_23_58_21_fu_10500;
reg   [31:0] ref_patch_dx_23_59_21_fu_10504;
reg   [31:0] ref_patch_dx_23_60_21_fu_10508;
reg   [31:0] ref_patch_dx_23_61_21_fu_10512;
reg   [31:0] ref_patch_dx_23_62_21_fu_10516;
reg   [31:0] ref_patch_dx_23_63_21_fu_10520;
reg   [31:0] ref_patch_dx_23_0_21_fu_10524;
reg   [31:0] ref_patch_dx_23_1_21_fu_10528;
reg   [31:0] ref_patch_dx_23_2_21_fu_10532;
reg   [31:0] ref_patch_dx_23_3_21_fu_10536;
reg   [31:0] ref_patch_dx_23_4_21_fu_10540;
reg   [31:0] ref_patch_dx_23_5_21_fu_10544;
reg   [31:0] ref_patch_dx_23_6_21_fu_10548;
reg   [31:0] ref_patch_dx_23_7_21_fu_10552;
reg   [31:0] ref_patch_dx_23_8_21_fu_10556;
reg   [31:0] ref_patch_dx_23_9_21_fu_10560;
reg   [31:0] ref_patch_dx_23_10_22_fu_10564;
reg   [31:0] ref_patch_dx_23_11_22_fu_10568;
reg   [31:0] ref_patch_dx_23_12_22_fu_10572;
reg   [31:0] ref_patch_dx_23_13_22_fu_10576;
reg   [31:0] ref_patch_dx_23_14_22_fu_10580;
reg   [31:0] ref_patch_dx_23_15_22_fu_10584;
reg   [31:0] ref_patch_dx_23_16_22_fu_10588;
reg   [31:0] ref_patch_dx_23_17_22_fu_10592;
reg   [31:0] ref_patch_dx_23_18_22_fu_10596;
reg   [31:0] ref_patch_dx_23_19_22_fu_10600;
reg   [31:0] ref_patch_dx_23_20_22_fu_10604;
reg   [31:0] ref_patch_dx_23_21_22_fu_10608;
reg   [31:0] ref_patch_dx_23_22_22_fu_10612;
reg   [31:0] ref_patch_dx_23_23_22_fu_10616;
reg   [31:0] ref_patch_dx_23_24_22_fu_10620;
reg   [31:0] ref_patch_dx_23_25_22_fu_10624;
reg   [31:0] ref_patch_dx_23_26_22_fu_10628;
reg   [31:0] ref_patch_dx_23_27_22_fu_10632;
reg   [31:0] ref_patch_dx_23_28_22_fu_10636;
reg   [31:0] ref_patch_dx_23_29_22_fu_10640;
reg   [31:0] ref_patch_dx_23_30_22_fu_10644;
reg   [31:0] ref_patch_dx_23_31_22_fu_10648;
reg   [31:0] ref_patch_dx_23_32_22_fu_10652;
reg   [31:0] ref_patch_dx_23_33_22_fu_10656;
reg   [31:0] ref_patch_dx_23_34_22_fu_10660;
reg   [31:0] ref_patch_dx_23_35_22_fu_10664;
reg   [31:0] ref_patch_dx_23_36_22_fu_10668;
reg   [31:0] ref_patch_dx_23_37_22_fu_10672;
reg   [31:0] ref_patch_dx_23_38_22_fu_10676;
reg   [31:0] ref_patch_dx_23_39_22_fu_10680;
reg   [31:0] ref_patch_dx_23_40_22_fu_10684;
reg   [31:0] ref_patch_dx_23_41_22_fu_10688;
reg   [31:0] ref_patch_dx_23_42_22_fu_10692;
reg   [31:0] ref_patch_dx_23_43_22_fu_10696;
reg   [31:0] ref_patch_dx_23_44_22_fu_10700;
reg   [31:0] ref_patch_dx_23_45_22_fu_10704;
reg   [31:0] ref_patch_dx_23_46_22_fu_10708;
reg   [31:0] ref_patch_dx_23_47_22_fu_10712;
reg   [31:0] ref_patch_dx_23_48_22_fu_10716;
reg   [31:0] ref_patch_dx_23_49_22_fu_10720;
reg   [31:0] ref_patch_dx_23_50_22_fu_10724;
reg   [31:0] ref_patch_dx_23_51_22_fu_10728;
reg   [31:0] ref_patch_dx_23_52_22_fu_10732;
reg   [31:0] ref_patch_dx_23_53_22_fu_10736;
reg   [31:0] ref_patch_dx_23_54_22_fu_10740;
reg   [31:0] ref_patch_dx_23_55_22_fu_10744;
reg   [31:0] ref_patch_dx_23_56_22_fu_10748;
reg   [31:0] ref_patch_dx_23_57_22_fu_10752;
reg   [31:0] ref_patch_dx_23_58_22_fu_10756;
reg   [31:0] ref_patch_dx_23_59_22_fu_10760;
reg   [31:0] ref_patch_dx_23_60_22_fu_10764;
reg   [31:0] ref_patch_dx_23_61_22_fu_10768;
reg   [31:0] ref_patch_dx_23_62_22_fu_10772;
reg   [31:0] ref_patch_dx_23_63_22_fu_10776;
reg   [31:0] ref_patch_dx_23_0_22_fu_10780;
reg   [31:0] ref_patch_dx_23_1_22_fu_10784;
reg   [31:0] ref_patch_dx_23_2_22_fu_10788;
reg   [31:0] ref_patch_dx_23_3_22_fu_10792;
reg   [31:0] ref_patch_dx_23_4_22_fu_10796;
reg   [31:0] ref_patch_dx_23_5_22_fu_10800;
reg   [31:0] ref_patch_dx_23_6_22_fu_10804;
reg   [31:0] ref_patch_dx_23_7_22_fu_10808;
reg   [31:0] ref_patch_dx_23_8_22_fu_10812;
reg   [31:0] ref_patch_dx_23_9_22_fu_10816;
reg   [31:0] ref_patch_dx_23_10_23_fu_10820;
reg   [31:0] ref_patch_dx_23_11_23_fu_10824;
reg   [31:0] ref_patch_dx_23_12_23_fu_10828;
reg   [31:0] ref_patch_dx_23_13_23_fu_10832;
reg   [31:0] ref_patch_dx_23_14_23_fu_10836;
reg   [31:0] ref_patch_dx_23_15_23_fu_10840;
reg   [31:0] ref_patch_dx_23_16_23_fu_10844;
reg   [31:0] ref_patch_dx_23_17_23_fu_10848;
reg   [31:0] ref_patch_dx_23_18_23_fu_10852;
reg   [31:0] ref_patch_dx_23_19_23_fu_10856;
reg   [31:0] ref_patch_dx_23_20_23_fu_10860;
reg   [31:0] ref_patch_dx_23_21_23_fu_10864;
reg   [31:0] ref_patch_dx_23_22_23_fu_10868;
reg   [31:0] ref_patch_dx_23_23_23_fu_10872;
reg   [31:0] ref_patch_dx_23_24_23_fu_10876;
reg   [31:0] ref_patch_dx_23_25_23_fu_10880;
reg   [31:0] ref_patch_dx_23_26_23_fu_10884;
reg   [31:0] ref_patch_dx_23_27_23_fu_10888;
reg   [31:0] ref_patch_dx_23_28_23_fu_10892;
reg   [31:0] ref_patch_dx_23_29_23_fu_10896;
reg   [31:0] ref_patch_dx_23_30_23_fu_10900;
reg   [31:0] ref_patch_dx_23_31_23_fu_10904;
reg   [31:0] ref_patch_dx_23_32_23_fu_10908;
reg   [31:0] ref_patch_dx_23_33_23_fu_10912;
reg   [31:0] ref_patch_dx_23_34_23_fu_10916;
reg   [31:0] ref_patch_dx_23_35_23_fu_10920;
reg   [31:0] ref_patch_dx_23_36_23_fu_10924;
reg   [31:0] ref_patch_dx_23_37_23_fu_10928;
reg   [31:0] ref_patch_dx_23_38_23_fu_10932;
reg   [31:0] ref_patch_dx_23_39_23_fu_10936;
reg   [31:0] ref_patch_dx_23_40_23_fu_10940;
reg   [31:0] ref_patch_dx_23_41_23_fu_10944;
reg   [31:0] ref_patch_dx_23_42_23_fu_10948;
reg   [31:0] ref_patch_dx_23_43_23_fu_10952;
reg   [31:0] ref_patch_dx_23_44_23_fu_10956;
reg   [31:0] ref_patch_dx_23_45_23_fu_10960;
reg   [31:0] ref_patch_dx_23_46_23_fu_10964;
reg   [31:0] ref_patch_dx_23_47_23_fu_10968;
reg   [31:0] ref_patch_dx_23_48_23_fu_10972;
reg   [31:0] ref_patch_dx_23_49_23_fu_10976;
reg   [31:0] ref_patch_dx_23_50_23_fu_10980;
reg   [31:0] ref_patch_dx_23_51_23_fu_10984;
reg   [31:0] ref_patch_dx_23_52_23_fu_10988;
reg   [31:0] ref_patch_dx_23_53_23_fu_10992;
reg   [31:0] ref_patch_dx_23_54_23_fu_10996;
reg   [31:0] ref_patch_dx_23_55_23_fu_11000;
reg   [31:0] ref_patch_dx_23_56_23_fu_11004;
reg   [31:0] ref_patch_dx_23_57_23_fu_11008;
reg   [31:0] ref_patch_dx_23_58_23_fu_11012;
reg   [31:0] ref_patch_dx_23_59_23_fu_11016;
reg   [31:0] ref_patch_dx_23_60_23_fu_11020;
reg   [31:0] ref_patch_dx_23_61_23_fu_11024;
reg   [31:0] ref_patch_dx_23_62_23_fu_11028;
reg   [31:0] ref_patch_dx_23_63_23_fu_11032;
reg   [31:0] ref_patch_dx_23_0_23_fu_11036;
reg   [31:0] ref_patch_dx_23_1_23_fu_11040;
reg   [31:0] ref_patch_dx_23_2_23_fu_11044;
reg   [31:0] ref_patch_dx_23_3_23_fu_11048;
reg   [31:0] ref_patch_dx_23_4_23_fu_11052;
reg   [31:0] ref_patch_dx_23_5_23_fu_11056;
reg   [31:0] ref_patch_dx_23_6_23_fu_11060;
reg   [31:0] ref_patch_dx_23_7_23_fu_11064;
reg   [31:0] ref_patch_dx_23_8_23_fu_11068;
reg   [31:0] ref_patch_dx_23_9_23_fu_11072;
reg   [31:0] ref_patch_dx_23_10_fu_11076;
reg   [31:0] ref_patch_dx_23_11_fu_11080;
reg   [31:0] ref_patch_dx_23_12_fu_11084;
reg   [31:0] ref_patch_dx_23_13_fu_11088;
reg   [31:0] ref_patch_dx_23_14_fu_11092;
reg   [31:0] ref_patch_dx_23_15_fu_11096;
reg   [31:0] ref_patch_dx_23_16_fu_11100;
reg   [31:0] ref_patch_dx_23_17_fu_11104;
reg   [31:0] ref_patch_dx_23_18_fu_11108;
reg   [31:0] ref_patch_dx_23_19_fu_11112;
reg   [31:0] ref_patch_dx_23_20_fu_11116;
reg   [31:0] ref_patch_dx_23_21_fu_11120;
reg   [31:0] ref_patch_dx_23_22_fu_11124;
reg   [31:0] ref_patch_dx_23_23_fu_11128;
reg   [31:0] ref_patch_dx_23_24_fu_11132;
reg   [31:0] ref_patch_dx_23_25_fu_11136;
reg   [31:0] ref_patch_dx_23_26_fu_11140;
reg   [31:0] ref_patch_dx_23_27_fu_11144;
reg   [31:0] ref_patch_dx_23_28_fu_11148;
reg   [31:0] ref_patch_dx_23_29_fu_11152;
reg   [31:0] ref_patch_dx_23_30_fu_11156;
reg   [31:0] ref_patch_dx_23_31_fu_11160;
reg   [31:0] ref_patch_dx_23_32_fu_11164;
reg   [31:0] ref_patch_dx_23_33_fu_11168;
reg   [31:0] ref_patch_dx_23_34_fu_11172;
reg   [31:0] ref_patch_dx_23_35_fu_11176;
reg   [31:0] ref_patch_dx_23_36_fu_11180;
reg   [31:0] ref_patch_dx_23_37_fu_11184;
reg   [31:0] ref_patch_dx_23_38_fu_11188;
reg   [31:0] ref_patch_dx_23_39_fu_11192;
reg   [31:0] ref_patch_dx_23_40_fu_11196;
reg   [31:0] ref_patch_dx_23_41_fu_11200;
reg   [31:0] ref_patch_dx_23_42_fu_11204;
reg   [31:0] ref_patch_dx_23_43_fu_11208;
reg   [31:0] ref_patch_dx_23_44_fu_11212;
reg   [31:0] ref_patch_dx_23_45_fu_11216;
reg   [31:0] ref_patch_dx_23_46_fu_11220;
reg   [31:0] ref_patch_dx_23_47_fu_11224;
reg   [31:0] ref_patch_dx_23_48_fu_11228;
reg   [31:0] ref_patch_dx_23_49_fu_11232;
reg   [31:0] ref_patch_dx_23_50_fu_11236;
reg   [31:0] ref_patch_dx_23_51_fu_11240;
reg   [31:0] ref_patch_dx_23_52_fu_11244;
reg   [31:0] ref_patch_dx_23_53_fu_11248;
reg   [31:0] ref_patch_dx_23_54_fu_11252;
reg   [31:0] ref_patch_dx_23_55_fu_11256;
reg   [31:0] ref_patch_dx_23_56_fu_11260;
reg   [31:0] ref_patch_dx_23_57_fu_11264;
reg   [31:0] ref_patch_dx_23_58_fu_11268;
reg   [31:0] ref_patch_dx_23_59_fu_11272;
reg   [31:0] ref_patch_dx_23_60_fu_11276;
reg   [31:0] ref_patch_dx_23_61_fu_11280;
reg   [31:0] ref_patch_dx_23_62_fu_11284;
reg   [31:0] ref_patch_dx_23_63_fu_11288;
reg   [31:0] ref_patch_dy_23_0_fu_11292;
reg   [31:0] ref_patch_dy_23_1_fu_11296;
reg   [31:0] ref_patch_dy_23_2_fu_11300;
reg   [31:0] ref_patch_dy_23_3_fu_11304;
reg   [31:0] ref_patch_dy_23_4_fu_11308;
reg   [31:0] ref_patch_dy_23_5_fu_11312;
reg   [31:0] ref_patch_dy_23_6_fu_11316;
reg   [31:0] ref_patch_dy_23_7_fu_11320;
reg   [31:0] ref_patch_dy_23_8_fu_11324;
reg   [31:0] ref_patch_dy_23_9_fu_11328;
reg   [31:0] ref_patch_dy_23_10_1_fu_11332;
reg   [31:0] ref_patch_dy_23_11_1_fu_11336;
reg   [31:0] ref_patch_dy_23_12_1_fu_11340;
reg   [31:0] ref_patch_dy_23_13_1_fu_11344;
reg   [31:0] ref_patch_dy_23_14_1_fu_11348;
reg   [31:0] ref_patch_dy_23_15_1_fu_11352;
reg   [31:0] ref_patch_dy_23_16_1_fu_11356;
reg   [31:0] ref_patch_dy_23_17_1_fu_11360;
reg   [31:0] ref_patch_dy_23_18_1_fu_11364;
reg   [31:0] ref_patch_dy_23_19_1_fu_11368;
reg   [31:0] ref_patch_dy_23_20_1_fu_11372;
reg   [31:0] ref_patch_dy_23_21_1_fu_11376;
reg   [31:0] ref_patch_dy_23_22_1_fu_11380;
reg   [31:0] ref_patch_dy_23_23_1_fu_11384;
reg   [31:0] ref_patch_dy_23_24_1_fu_11388;
reg   [31:0] ref_patch_dy_23_25_1_fu_11392;
reg   [31:0] ref_patch_dy_23_26_1_fu_11396;
reg   [31:0] ref_patch_dy_23_27_1_fu_11400;
reg   [31:0] ref_patch_dy_23_28_1_fu_11404;
reg   [31:0] ref_patch_dy_23_29_1_fu_11408;
reg   [31:0] ref_patch_dy_23_30_1_fu_11412;
reg   [31:0] ref_patch_dy_23_31_1_fu_11416;
reg   [31:0] ref_patch_dy_23_32_1_fu_11420;
reg   [31:0] ref_patch_dy_23_33_1_fu_11424;
reg   [31:0] ref_patch_dy_23_34_1_fu_11428;
reg   [31:0] ref_patch_dy_23_35_1_fu_11432;
reg   [31:0] ref_patch_dy_23_36_1_fu_11436;
reg   [31:0] ref_patch_dy_23_37_1_fu_11440;
reg   [31:0] ref_patch_dy_23_38_1_fu_11444;
reg   [31:0] ref_patch_dy_23_39_1_fu_11448;
reg   [31:0] ref_patch_dy_23_40_1_fu_11452;
reg   [31:0] ref_patch_dy_23_41_1_fu_11456;
reg   [31:0] ref_patch_dy_23_42_1_fu_11460;
reg   [31:0] ref_patch_dy_23_43_1_fu_11464;
reg   [31:0] ref_patch_dy_23_44_1_fu_11468;
reg   [31:0] ref_patch_dy_23_45_1_fu_11472;
reg   [31:0] ref_patch_dy_23_46_1_fu_11476;
reg   [31:0] ref_patch_dy_23_47_1_fu_11480;
reg   [31:0] ref_patch_dy_23_48_1_fu_11484;
reg   [31:0] ref_patch_dy_23_49_1_fu_11488;
reg   [31:0] ref_patch_dy_23_50_1_fu_11492;
reg   [31:0] ref_patch_dy_23_51_1_fu_11496;
reg   [31:0] ref_patch_dy_23_52_1_fu_11500;
reg   [31:0] ref_patch_dy_23_53_1_fu_11504;
reg   [31:0] ref_patch_dy_23_54_1_fu_11508;
reg   [31:0] ref_patch_dy_23_55_1_fu_11512;
reg   [31:0] ref_patch_dy_23_56_1_fu_11516;
reg   [31:0] ref_patch_dy_23_57_1_fu_11520;
reg   [31:0] ref_patch_dy_23_58_1_fu_11524;
reg   [31:0] ref_patch_dy_23_59_1_fu_11528;
reg   [31:0] ref_patch_dy_23_60_1_fu_11532;
reg   [31:0] ref_patch_dy_23_61_1_fu_11536;
reg   [31:0] ref_patch_dy_23_62_1_fu_11540;
reg   [31:0] ref_patch_dy_23_63_1_fu_11544;
reg   [31:0] ref_patch_dy_23_0_1_fu_11548;
reg   [31:0] ref_patch_dy_23_1_1_fu_11552;
reg   [31:0] ref_patch_dy_23_2_1_fu_11556;
reg   [31:0] ref_patch_dy_23_3_1_fu_11560;
reg   [31:0] ref_patch_dy_23_4_1_fu_11564;
reg   [31:0] ref_patch_dy_23_5_1_fu_11568;
reg   [31:0] ref_patch_dy_23_6_1_fu_11572;
reg   [31:0] ref_patch_dy_23_7_1_fu_11576;
reg   [31:0] ref_patch_dy_23_8_1_fu_11580;
reg   [31:0] ref_patch_dy_23_9_1_fu_11584;
reg   [31:0] ref_patch_dy_23_10_2_fu_11588;
reg   [31:0] ref_patch_dy_23_11_2_fu_11592;
reg   [31:0] ref_patch_dy_23_12_2_fu_11596;
reg   [31:0] ref_patch_dy_23_13_2_fu_11600;
reg   [31:0] ref_patch_dy_23_14_2_fu_11604;
reg   [31:0] ref_patch_dy_23_15_2_fu_11608;
reg   [31:0] ref_patch_dy_23_16_2_fu_11612;
reg   [31:0] ref_patch_dy_23_17_2_fu_11616;
reg   [31:0] ref_patch_dy_23_18_2_fu_11620;
reg   [31:0] ref_patch_dy_23_19_2_fu_11624;
reg   [31:0] ref_patch_dy_23_20_2_fu_11628;
reg   [31:0] ref_patch_dy_23_21_2_fu_11632;
reg   [31:0] ref_patch_dy_23_22_2_fu_11636;
reg   [31:0] ref_patch_dy_23_23_2_fu_11640;
reg   [31:0] ref_patch_dy_23_24_2_fu_11644;
reg   [31:0] ref_patch_dy_23_25_2_fu_11648;
reg   [31:0] ref_patch_dy_23_26_2_fu_11652;
reg   [31:0] ref_patch_dy_23_27_2_fu_11656;
reg   [31:0] ref_patch_dy_23_28_2_fu_11660;
reg   [31:0] ref_patch_dy_23_29_2_fu_11664;
reg   [31:0] ref_patch_dy_23_30_2_fu_11668;
reg   [31:0] ref_patch_dy_23_31_2_fu_11672;
reg   [31:0] ref_patch_dy_23_32_2_fu_11676;
reg   [31:0] ref_patch_dy_23_33_2_fu_11680;
reg   [31:0] ref_patch_dy_23_34_2_fu_11684;
reg   [31:0] ref_patch_dy_23_35_2_fu_11688;
reg   [31:0] ref_patch_dy_23_36_2_fu_11692;
reg   [31:0] ref_patch_dy_23_37_2_fu_11696;
reg   [31:0] ref_patch_dy_23_38_2_fu_11700;
reg   [31:0] ref_patch_dy_23_39_2_fu_11704;
reg   [31:0] ref_patch_dy_23_40_2_fu_11708;
reg   [31:0] ref_patch_dy_23_41_2_fu_11712;
reg   [31:0] ref_patch_dy_23_42_2_fu_11716;
reg   [31:0] ref_patch_dy_23_43_2_fu_11720;
reg   [31:0] ref_patch_dy_23_44_2_fu_11724;
reg   [31:0] ref_patch_dy_23_45_2_fu_11728;
reg   [31:0] ref_patch_dy_23_46_2_fu_11732;
reg   [31:0] ref_patch_dy_23_47_2_fu_11736;
reg   [31:0] ref_patch_dy_23_48_2_fu_11740;
reg   [31:0] ref_patch_dy_23_49_2_fu_11744;
reg   [31:0] ref_patch_dy_23_50_2_fu_11748;
reg   [31:0] ref_patch_dy_23_51_2_fu_11752;
reg   [31:0] ref_patch_dy_23_52_2_fu_11756;
reg   [31:0] ref_patch_dy_23_53_2_fu_11760;
reg   [31:0] ref_patch_dy_23_54_2_fu_11764;
reg   [31:0] ref_patch_dy_23_55_2_fu_11768;
reg   [31:0] ref_patch_dy_23_56_2_fu_11772;
reg   [31:0] ref_patch_dy_23_57_2_fu_11776;
reg   [31:0] ref_patch_dy_23_58_2_fu_11780;
reg   [31:0] ref_patch_dy_23_59_2_fu_11784;
reg   [31:0] ref_patch_dy_23_60_2_fu_11788;
reg   [31:0] ref_patch_dy_23_61_2_fu_11792;
reg   [31:0] ref_patch_dy_23_62_2_fu_11796;
reg   [31:0] ref_patch_dy_23_63_2_fu_11800;
reg   [31:0] ref_patch_dy_23_0_2_fu_11804;
reg   [31:0] ref_patch_dy_23_1_2_fu_11808;
reg   [31:0] ref_patch_dy_23_2_2_fu_11812;
reg   [31:0] ref_patch_dy_23_3_2_fu_11816;
reg   [31:0] ref_patch_dy_23_4_2_fu_11820;
reg   [31:0] ref_patch_dy_23_5_2_fu_11824;
reg   [31:0] ref_patch_dy_23_6_2_fu_11828;
reg   [31:0] ref_patch_dy_23_7_2_fu_11832;
reg   [31:0] ref_patch_dy_23_8_2_fu_11836;
reg   [31:0] ref_patch_dy_23_9_2_fu_11840;
reg   [31:0] ref_patch_dy_23_10_3_fu_11844;
reg   [31:0] ref_patch_dy_23_11_3_fu_11848;
reg   [31:0] ref_patch_dy_23_12_3_fu_11852;
reg   [31:0] ref_patch_dy_23_13_3_fu_11856;
reg   [31:0] ref_patch_dy_23_14_3_fu_11860;
reg   [31:0] ref_patch_dy_23_15_3_fu_11864;
reg   [31:0] ref_patch_dy_23_16_3_fu_11868;
reg   [31:0] ref_patch_dy_23_17_3_fu_11872;
reg   [31:0] ref_patch_dy_23_18_3_fu_11876;
reg   [31:0] ref_patch_dy_23_19_3_fu_11880;
reg   [31:0] ref_patch_dy_23_20_3_fu_11884;
reg   [31:0] ref_patch_dy_23_21_3_fu_11888;
reg   [31:0] ref_patch_dy_23_22_3_fu_11892;
reg   [31:0] ref_patch_dy_23_23_3_fu_11896;
reg   [31:0] ref_patch_dy_23_24_3_fu_11900;
reg   [31:0] ref_patch_dy_23_25_3_fu_11904;
reg   [31:0] ref_patch_dy_23_26_3_fu_11908;
reg   [31:0] ref_patch_dy_23_27_3_fu_11912;
reg   [31:0] ref_patch_dy_23_28_3_fu_11916;
reg   [31:0] ref_patch_dy_23_29_3_fu_11920;
reg   [31:0] ref_patch_dy_23_30_3_fu_11924;
reg   [31:0] ref_patch_dy_23_31_3_fu_11928;
reg   [31:0] ref_patch_dy_23_32_3_fu_11932;
reg   [31:0] ref_patch_dy_23_33_3_fu_11936;
reg   [31:0] ref_patch_dy_23_34_3_fu_11940;
reg   [31:0] ref_patch_dy_23_35_3_fu_11944;
reg   [31:0] ref_patch_dy_23_36_3_fu_11948;
reg   [31:0] ref_patch_dy_23_37_3_fu_11952;
reg   [31:0] ref_patch_dy_23_38_3_fu_11956;
reg   [31:0] ref_patch_dy_23_39_3_fu_11960;
reg   [31:0] ref_patch_dy_23_40_3_fu_11964;
reg   [31:0] ref_patch_dy_23_41_3_fu_11968;
reg   [31:0] ref_patch_dy_23_42_3_fu_11972;
reg   [31:0] ref_patch_dy_23_43_3_fu_11976;
reg   [31:0] ref_patch_dy_23_44_3_fu_11980;
reg   [31:0] ref_patch_dy_23_45_3_fu_11984;
reg   [31:0] ref_patch_dy_23_46_3_fu_11988;
reg   [31:0] ref_patch_dy_23_47_3_fu_11992;
reg   [31:0] ref_patch_dy_23_48_3_fu_11996;
reg   [31:0] ref_patch_dy_23_49_3_fu_12000;
reg   [31:0] ref_patch_dy_23_50_3_fu_12004;
reg   [31:0] ref_patch_dy_23_51_3_fu_12008;
reg   [31:0] ref_patch_dy_23_52_3_fu_12012;
reg   [31:0] ref_patch_dy_23_53_3_fu_12016;
reg   [31:0] ref_patch_dy_23_54_3_fu_12020;
reg   [31:0] ref_patch_dy_23_55_3_fu_12024;
reg   [31:0] ref_patch_dy_23_56_3_fu_12028;
reg   [31:0] ref_patch_dy_23_57_3_fu_12032;
reg   [31:0] ref_patch_dy_23_58_3_fu_12036;
reg   [31:0] ref_patch_dy_23_59_3_fu_12040;
reg   [31:0] ref_patch_dy_23_60_3_fu_12044;
reg   [31:0] ref_patch_dy_23_61_3_fu_12048;
reg   [31:0] ref_patch_dy_23_62_3_fu_12052;
reg   [31:0] ref_patch_dy_23_63_3_fu_12056;
reg   [31:0] ref_patch_dy_23_0_3_fu_12060;
reg   [31:0] ref_patch_dy_23_1_3_fu_12064;
reg   [31:0] ref_patch_dy_23_2_3_fu_12068;
reg   [31:0] ref_patch_dy_23_3_3_fu_12072;
reg   [31:0] ref_patch_dy_23_4_3_fu_12076;
reg   [31:0] ref_patch_dy_23_5_3_fu_12080;
reg   [31:0] ref_patch_dy_23_6_3_fu_12084;
reg   [31:0] ref_patch_dy_23_7_3_fu_12088;
reg   [31:0] ref_patch_dy_23_8_3_fu_12092;
reg   [31:0] ref_patch_dy_23_9_3_fu_12096;
reg   [31:0] ref_patch_dy_23_10_4_fu_12100;
reg   [31:0] ref_patch_dy_23_11_4_fu_12104;
reg   [31:0] ref_patch_dy_23_12_4_fu_12108;
reg   [31:0] ref_patch_dy_23_13_4_fu_12112;
reg   [31:0] ref_patch_dy_23_14_4_fu_12116;
reg   [31:0] ref_patch_dy_23_15_4_fu_12120;
reg   [31:0] ref_patch_dy_23_16_4_fu_12124;
reg   [31:0] ref_patch_dy_23_17_4_fu_12128;
reg   [31:0] ref_patch_dy_23_18_4_fu_12132;
reg   [31:0] ref_patch_dy_23_19_4_fu_12136;
reg   [31:0] ref_patch_dy_23_20_4_fu_12140;
reg   [31:0] ref_patch_dy_23_21_4_fu_12144;
reg   [31:0] ref_patch_dy_23_22_4_fu_12148;
reg   [31:0] ref_patch_dy_23_23_4_fu_12152;
reg   [31:0] ref_patch_dy_23_24_4_fu_12156;
reg   [31:0] ref_patch_dy_23_25_4_fu_12160;
reg   [31:0] ref_patch_dy_23_26_4_fu_12164;
reg   [31:0] ref_patch_dy_23_27_4_fu_12168;
reg   [31:0] ref_patch_dy_23_28_4_fu_12172;
reg   [31:0] ref_patch_dy_23_29_4_fu_12176;
reg   [31:0] ref_patch_dy_23_30_4_fu_12180;
reg   [31:0] ref_patch_dy_23_31_4_fu_12184;
reg   [31:0] ref_patch_dy_23_32_4_fu_12188;
reg   [31:0] ref_patch_dy_23_33_4_fu_12192;
reg   [31:0] ref_patch_dy_23_34_4_fu_12196;
reg   [31:0] ref_patch_dy_23_35_4_fu_12200;
reg   [31:0] ref_patch_dy_23_36_4_fu_12204;
reg   [31:0] ref_patch_dy_23_37_4_fu_12208;
reg   [31:0] ref_patch_dy_23_38_4_fu_12212;
reg   [31:0] ref_patch_dy_23_39_4_fu_12216;
reg   [31:0] ref_patch_dy_23_40_4_fu_12220;
reg   [31:0] ref_patch_dy_23_41_4_fu_12224;
reg   [31:0] ref_patch_dy_23_42_4_fu_12228;
reg   [31:0] ref_patch_dy_23_43_4_fu_12232;
reg   [31:0] ref_patch_dy_23_44_4_fu_12236;
reg   [31:0] ref_patch_dy_23_45_4_fu_12240;
reg   [31:0] ref_patch_dy_23_46_4_fu_12244;
reg   [31:0] ref_patch_dy_23_47_4_fu_12248;
reg   [31:0] ref_patch_dy_23_48_4_fu_12252;
reg   [31:0] ref_patch_dy_23_49_4_fu_12256;
reg   [31:0] ref_patch_dy_23_50_4_fu_12260;
reg   [31:0] ref_patch_dy_23_51_4_fu_12264;
reg   [31:0] ref_patch_dy_23_52_4_fu_12268;
reg   [31:0] ref_patch_dy_23_53_4_fu_12272;
reg   [31:0] ref_patch_dy_23_54_4_fu_12276;
reg   [31:0] ref_patch_dy_23_55_4_fu_12280;
reg   [31:0] ref_patch_dy_23_56_4_fu_12284;
reg   [31:0] ref_patch_dy_23_57_4_fu_12288;
reg   [31:0] ref_patch_dy_23_58_4_fu_12292;
reg   [31:0] ref_patch_dy_23_59_4_fu_12296;
reg   [31:0] ref_patch_dy_23_60_4_fu_12300;
reg   [31:0] ref_patch_dy_23_61_4_fu_12304;
reg   [31:0] ref_patch_dy_23_62_4_fu_12308;
reg   [31:0] ref_patch_dy_23_63_4_fu_12312;
reg   [31:0] ref_patch_dy_23_0_4_fu_12316;
reg   [31:0] ref_patch_dy_23_1_4_fu_12320;
reg   [31:0] ref_patch_dy_23_2_4_fu_12324;
reg   [31:0] ref_patch_dy_23_3_4_fu_12328;
reg   [31:0] ref_patch_dy_23_4_4_fu_12332;
reg   [31:0] ref_patch_dy_23_5_4_fu_12336;
reg   [31:0] ref_patch_dy_23_6_4_fu_12340;
reg   [31:0] ref_patch_dy_23_7_4_fu_12344;
reg   [31:0] ref_patch_dy_23_8_4_fu_12348;
reg   [31:0] ref_patch_dy_23_9_4_fu_12352;
reg   [31:0] ref_patch_dy_23_10_5_fu_12356;
reg   [31:0] ref_patch_dy_23_11_5_fu_12360;
reg   [31:0] ref_patch_dy_23_12_5_fu_12364;
reg   [31:0] ref_patch_dy_23_13_5_fu_12368;
reg   [31:0] ref_patch_dy_23_14_5_fu_12372;
reg   [31:0] ref_patch_dy_23_15_5_fu_12376;
reg   [31:0] ref_patch_dy_23_16_5_fu_12380;
reg   [31:0] ref_patch_dy_23_17_5_fu_12384;
reg   [31:0] ref_patch_dy_23_18_5_fu_12388;
reg   [31:0] ref_patch_dy_23_19_5_fu_12392;
reg   [31:0] ref_patch_dy_23_20_5_fu_12396;
reg   [31:0] ref_patch_dy_23_21_5_fu_12400;
reg   [31:0] ref_patch_dy_23_22_5_fu_12404;
reg   [31:0] ref_patch_dy_23_23_5_fu_12408;
reg   [31:0] ref_patch_dy_23_24_5_fu_12412;
reg   [31:0] ref_patch_dy_23_25_5_fu_12416;
reg   [31:0] ref_patch_dy_23_26_5_fu_12420;
reg   [31:0] ref_patch_dy_23_27_5_fu_12424;
reg   [31:0] ref_patch_dy_23_28_5_fu_12428;
reg   [31:0] ref_patch_dy_23_29_5_fu_12432;
reg   [31:0] ref_patch_dy_23_30_5_fu_12436;
reg   [31:0] ref_patch_dy_23_31_5_fu_12440;
reg   [31:0] ref_patch_dy_23_32_5_fu_12444;
reg   [31:0] ref_patch_dy_23_33_5_fu_12448;
reg   [31:0] ref_patch_dy_23_34_5_fu_12452;
reg   [31:0] ref_patch_dy_23_35_5_fu_12456;
reg   [31:0] ref_patch_dy_23_36_5_fu_12460;
reg   [31:0] ref_patch_dy_23_37_5_fu_12464;
reg   [31:0] ref_patch_dy_23_38_5_fu_12468;
reg   [31:0] ref_patch_dy_23_39_5_fu_12472;
reg   [31:0] ref_patch_dy_23_40_5_fu_12476;
reg   [31:0] ref_patch_dy_23_41_5_fu_12480;
reg   [31:0] ref_patch_dy_23_42_5_fu_12484;
reg   [31:0] ref_patch_dy_23_43_5_fu_12488;
reg   [31:0] ref_patch_dy_23_44_5_fu_12492;
reg   [31:0] ref_patch_dy_23_45_5_fu_12496;
reg   [31:0] ref_patch_dy_23_46_5_fu_12500;
reg   [31:0] ref_patch_dy_23_47_5_fu_12504;
reg   [31:0] ref_patch_dy_23_48_5_fu_12508;
reg   [31:0] ref_patch_dy_23_49_5_fu_12512;
reg   [31:0] ref_patch_dy_23_50_5_fu_12516;
reg   [31:0] ref_patch_dy_23_51_5_fu_12520;
reg   [31:0] ref_patch_dy_23_52_5_fu_12524;
reg   [31:0] ref_patch_dy_23_53_5_fu_12528;
reg   [31:0] ref_patch_dy_23_54_5_fu_12532;
reg   [31:0] ref_patch_dy_23_55_5_fu_12536;
reg   [31:0] ref_patch_dy_23_56_5_fu_12540;
reg   [31:0] ref_patch_dy_23_57_5_fu_12544;
reg   [31:0] ref_patch_dy_23_58_5_fu_12548;
reg   [31:0] ref_patch_dy_23_59_5_fu_12552;
reg   [31:0] ref_patch_dy_23_60_5_fu_12556;
reg   [31:0] ref_patch_dy_23_61_5_fu_12560;
reg   [31:0] ref_patch_dy_23_62_5_fu_12564;
reg   [31:0] ref_patch_dy_23_63_5_fu_12568;
reg   [31:0] ref_patch_dy_23_0_5_fu_12572;
reg   [31:0] ref_patch_dy_23_1_5_fu_12576;
reg   [31:0] ref_patch_dy_23_2_5_fu_12580;
reg   [31:0] ref_patch_dy_23_3_5_fu_12584;
reg   [31:0] ref_patch_dy_23_4_5_fu_12588;
reg   [31:0] ref_patch_dy_23_5_5_fu_12592;
reg   [31:0] ref_patch_dy_23_6_5_fu_12596;
reg   [31:0] ref_patch_dy_23_7_5_fu_12600;
reg   [31:0] ref_patch_dy_23_8_5_fu_12604;
reg   [31:0] ref_patch_dy_23_9_5_fu_12608;
reg   [31:0] ref_patch_dy_23_10_6_fu_12612;
reg   [31:0] ref_patch_dy_23_11_6_fu_12616;
reg   [31:0] ref_patch_dy_23_12_6_fu_12620;
reg   [31:0] ref_patch_dy_23_13_6_fu_12624;
reg   [31:0] ref_patch_dy_23_14_6_fu_12628;
reg   [31:0] ref_patch_dy_23_15_6_fu_12632;
reg   [31:0] ref_patch_dy_23_16_6_fu_12636;
reg   [31:0] ref_patch_dy_23_17_6_fu_12640;
reg   [31:0] ref_patch_dy_23_18_6_fu_12644;
reg   [31:0] ref_patch_dy_23_19_6_fu_12648;
reg   [31:0] ref_patch_dy_23_20_6_fu_12652;
reg   [31:0] ref_patch_dy_23_21_6_fu_12656;
reg   [31:0] ref_patch_dy_23_22_6_fu_12660;
reg   [31:0] ref_patch_dy_23_23_6_fu_12664;
reg   [31:0] ref_patch_dy_23_24_6_fu_12668;
reg   [31:0] ref_patch_dy_23_25_6_fu_12672;
reg   [31:0] ref_patch_dy_23_26_6_fu_12676;
reg   [31:0] ref_patch_dy_23_27_6_fu_12680;
reg   [31:0] ref_patch_dy_23_28_6_fu_12684;
reg   [31:0] ref_patch_dy_23_29_6_fu_12688;
reg   [31:0] ref_patch_dy_23_30_6_fu_12692;
reg   [31:0] ref_patch_dy_23_31_6_fu_12696;
reg   [31:0] ref_patch_dy_23_32_6_fu_12700;
reg   [31:0] ref_patch_dy_23_33_6_fu_12704;
reg   [31:0] ref_patch_dy_23_34_6_fu_12708;
reg   [31:0] ref_patch_dy_23_35_6_fu_12712;
reg   [31:0] ref_patch_dy_23_36_6_fu_12716;
reg   [31:0] ref_patch_dy_23_37_6_fu_12720;
reg   [31:0] ref_patch_dy_23_38_6_fu_12724;
reg   [31:0] ref_patch_dy_23_39_6_fu_12728;
reg   [31:0] ref_patch_dy_23_40_6_fu_12732;
reg   [31:0] ref_patch_dy_23_41_6_fu_12736;
reg   [31:0] ref_patch_dy_23_42_6_fu_12740;
reg   [31:0] ref_patch_dy_23_43_6_fu_12744;
reg   [31:0] ref_patch_dy_23_44_6_fu_12748;
reg   [31:0] ref_patch_dy_23_45_6_fu_12752;
reg   [31:0] ref_patch_dy_23_46_6_fu_12756;
reg   [31:0] ref_patch_dy_23_47_6_fu_12760;
reg   [31:0] ref_patch_dy_23_48_6_fu_12764;
reg   [31:0] ref_patch_dy_23_49_6_fu_12768;
reg   [31:0] ref_patch_dy_23_50_6_fu_12772;
reg   [31:0] ref_patch_dy_23_51_6_fu_12776;
reg   [31:0] ref_patch_dy_23_52_6_fu_12780;
reg   [31:0] ref_patch_dy_23_53_6_fu_12784;
reg   [31:0] ref_patch_dy_23_54_6_fu_12788;
reg   [31:0] ref_patch_dy_23_55_6_fu_12792;
reg   [31:0] ref_patch_dy_23_56_6_fu_12796;
reg   [31:0] ref_patch_dy_23_57_6_fu_12800;
reg   [31:0] ref_patch_dy_23_58_6_fu_12804;
reg   [31:0] ref_patch_dy_23_59_6_fu_12808;
reg   [31:0] ref_patch_dy_23_60_6_fu_12812;
reg   [31:0] ref_patch_dy_23_61_6_fu_12816;
reg   [31:0] ref_patch_dy_23_62_6_fu_12820;
reg   [31:0] ref_patch_dy_23_63_6_fu_12824;
reg   [31:0] ref_patch_dy_23_0_6_fu_12828;
reg   [31:0] ref_patch_dy_23_1_6_fu_12832;
reg   [31:0] ref_patch_dy_23_2_6_fu_12836;
reg   [31:0] ref_patch_dy_23_3_6_fu_12840;
reg   [31:0] ref_patch_dy_23_4_6_fu_12844;
reg   [31:0] ref_patch_dy_23_5_6_fu_12848;
reg   [31:0] ref_patch_dy_23_6_6_fu_12852;
reg   [31:0] ref_patch_dy_23_7_6_fu_12856;
reg   [31:0] ref_patch_dy_23_8_6_fu_12860;
reg   [31:0] ref_patch_dy_23_9_6_fu_12864;
reg   [31:0] ref_patch_dy_23_10_7_fu_12868;
reg   [31:0] ref_patch_dy_23_11_7_fu_12872;
reg   [31:0] ref_patch_dy_23_12_7_fu_12876;
reg   [31:0] ref_patch_dy_23_13_7_fu_12880;
reg   [31:0] ref_patch_dy_23_14_7_fu_12884;
reg   [31:0] ref_patch_dy_23_15_7_fu_12888;
reg   [31:0] ref_patch_dy_23_16_7_fu_12892;
reg   [31:0] ref_patch_dy_23_17_7_fu_12896;
reg   [31:0] ref_patch_dy_23_18_7_fu_12900;
reg   [31:0] ref_patch_dy_23_19_7_fu_12904;
reg   [31:0] ref_patch_dy_23_20_7_fu_12908;
reg   [31:0] ref_patch_dy_23_21_7_fu_12912;
reg   [31:0] ref_patch_dy_23_22_7_fu_12916;
reg   [31:0] ref_patch_dy_23_23_7_fu_12920;
reg   [31:0] ref_patch_dy_23_24_7_fu_12924;
reg   [31:0] ref_patch_dy_23_25_7_fu_12928;
reg   [31:0] ref_patch_dy_23_26_7_fu_12932;
reg   [31:0] ref_patch_dy_23_27_7_fu_12936;
reg   [31:0] ref_patch_dy_23_28_7_fu_12940;
reg   [31:0] ref_patch_dy_23_29_7_fu_12944;
reg   [31:0] ref_patch_dy_23_30_7_fu_12948;
reg   [31:0] ref_patch_dy_23_31_7_fu_12952;
reg   [31:0] ref_patch_dy_23_32_7_fu_12956;
reg   [31:0] ref_patch_dy_23_33_7_fu_12960;
reg   [31:0] ref_patch_dy_23_34_7_fu_12964;
reg   [31:0] ref_patch_dy_23_35_7_fu_12968;
reg   [31:0] ref_patch_dy_23_36_7_fu_12972;
reg   [31:0] ref_patch_dy_23_37_7_fu_12976;
reg   [31:0] ref_patch_dy_23_38_7_fu_12980;
reg   [31:0] ref_patch_dy_23_39_7_fu_12984;
reg   [31:0] ref_patch_dy_23_40_7_fu_12988;
reg   [31:0] ref_patch_dy_23_41_7_fu_12992;
reg   [31:0] ref_patch_dy_23_42_7_fu_12996;
reg   [31:0] ref_patch_dy_23_43_7_fu_13000;
reg   [31:0] ref_patch_dy_23_44_7_fu_13004;
reg   [31:0] ref_patch_dy_23_45_7_fu_13008;
reg   [31:0] ref_patch_dy_23_46_7_fu_13012;
reg   [31:0] ref_patch_dy_23_47_7_fu_13016;
reg   [31:0] ref_patch_dy_23_48_7_fu_13020;
reg   [31:0] ref_patch_dy_23_49_7_fu_13024;
reg   [31:0] ref_patch_dy_23_50_7_fu_13028;
reg   [31:0] ref_patch_dy_23_51_7_fu_13032;
reg   [31:0] ref_patch_dy_23_52_7_fu_13036;
reg   [31:0] ref_patch_dy_23_53_7_fu_13040;
reg   [31:0] ref_patch_dy_23_54_7_fu_13044;
reg   [31:0] ref_patch_dy_23_55_7_fu_13048;
reg   [31:0] ref_patch_dy_23_56_7_fu_13052;
reg   [31:0] ref_patch_dy_23_57_7_fu_13056;
reg   [31:0] ref_patch_dy_23_58_7_fu_13060;
reg   [31:0] ref_patch_dy_23_59_7_fu_13064;
reg   [31:0] ref_patch_dy_23_60_7_fu_13068;
reg   [31:0] ref_patch_dy_23_61_7_fu_13072;
reg   [31:0] ref_patch_dy_23_62_7_fu_13076;
reg   [31:0] ref_patch_dy_23_63_7_fu_13080;
reg   [31:0] ref_patch_dy_23_0_7_fu_13084;
reg   [31:0] ref_patch_dy_23_1_7_fu_13088;
reg   [31:0] ref_patch_dy_23_2_7_fu_13092;
reg   [31:0] ref_patch_dy_23_3_7_fu_13096;
reg   [31:0] ref_patch_dy_23_4_7_fu_13100;
reg   [31:0] ref_patch_dy_23_5_7_fu_13104;
reg   [31:0] ref_patch_dy_23_6_7_fu_13108;
reg   [31:0] ref_patch_dy_23_7_7_fu_13112;
reg   [31:0] ref_patch_dy_23_8_7_fu_13116;
reg   [31:0] ref_patch_dy_23_9_7_fu_13120;
reg   [31:0] ref_patch_dy_23_10_8_fu_13124;
reg   [31:0] ref_patch_dy_23_11_8_fu_13128;
reg   [31:0] ref_patch_dy_23_12_8_fu_13132;
reg   [31:0] ref_patch_dy_23_13_8_fu_13136;
reg   [31:0] ref_patch_dy_23_14_8_fu_13140;
reg   [31:0] ref_patch_dy_23_15_8_fu_13144;
reg   [31:0] ref_patch_dy_23_16_8_fu_13148;
reg   [31:0] ref_patch_dy_23_17_8_fu_13152;
reg   [31:0] ref_patch_dy_23_18_8_fu_13156;
reg   [31:0] ref_patch_dy_23_19_8_fu_13160;
reg   [31:0] ref_patch_dy_23_20_8_fu_13164;
reg   [31:0] ref_patch_dy_23_21_8_fu_13168;
reg   [31:0] ref_patch_dy_23_22_8_fu_13172;
reg   [31:0] ref_patch_dy_23_23_8_fu_13176;
reg   [31:0] ref_patch_dy_23_24_8_fu_13180;
reg   [31:0] ref_patch_dy_23_25_8_fu_13184;
reg   [31:0] ref_patch_dy_23_26_8_fu_13188;
reg   [31:0] ref_patch_dy_23_27_8_fu_13192;
reg   [31:0] ref_patch_dy_23_28_8_fu_13196;
reg   [31:0] ref_patch_dy_23_29_8_fu_13200;
reg   [31:0] ref_patch_dy_23_30_8_fu_13204;
reg   [31:0] ref_patch_dy_23_31_8_fu_13208;
reg   [31:0] ref_patch_dy_23_32_8_fu_13212;
reg   [31:0] ref_patch_dy_23_33_8_fu_13216;
reg   [31:0] ref_patch_dy_23_34_8_fu_13220;
reg   [31:0] ref_patch_dy_23_35_8_fu_13224;
reg   [31:0] ref_patch_dy_23_36_8_fu_13228;
reg   [31:0] ref_patch_dy_23_37_8_fu_13232;
reg   [31:0] ref_patch_dy_23_38_8_fu_13236;
reg   [31:0] ref_patch_dy_23_39_8_fu_13240;
reg   [31:0] ref_patch_dy_23_40_8_fu_13244;
reg   [31:0] ref_patch_dy_23_41_8_fu_13248;
reg   [31:0] ref_patch_dy_23_42_8_fu_13252;
reg   [31:0] ref_patch_dy_23_43_8_fu_13256;
reg   [31:0] ref_patch_dy_23_44_8_fu_13260;
reg   [31:0] ref_patch_dy_23_45_8_fu_13264;
reg   [31:0] ref_patch_dy_23_46_8_fu_13268;
reg   [31:0] ref_patch_dy_23_47_8_fu_13272;
reg   [31:0] ref_patch_dy_23_48_8_fu_13276;
reg   [31:0] ref_patch_dy_23_49_8_fu_13280;
reg   [31:0] ref_patch_dy_23_50_8_fu_13284;
reg   [31:0] ref_patch_dy_23_51_8_fu_13288;
reg   [31:0] ref_patch_dy_23_52_8_fu_13292;
reg   [31:0] ref_patch_dy_23_53_8_fu_13296;
reg   [31:0] ref_patch_dy_23_54_8_fu_13300;
reg   [31:0] ref_patch_dy_23_55_8_fu_13304;
reg   [31:0] ref_patch_dy_23_56_8_fu_13308;
reg   [31:0] ref_patch_dy_23_57_8_fu_13312;
reg   [31:0] ref_patch_dy_23_58_8_fu_13316;
reg   [31:0] ref_patch_dy_23_59_8_fu_13320;
reg   [31:0] ref_patch_dy_23_60_8_fu_13324;
reg   [31:0] ref_patch_dy_23_61_8_fu_13328;
reg   [31:0] ref_patch_dy_23_62_8_fu_13332;
reg   [31:0] ref_patch_dy_23_63_8_fu_13336;
reg   [31:0] ref_patch_dy_23_0_8_fu_13340;
reg   [31:0] ref_patch_dy_23_1_8_fu_13344;
reg   [31:0] ref_patch_dy_23_2_8_fu_13348;
reg   [31:0] ref_patch_dy_23_3_8_fu_13352;
reg   [31:0] ref_patch_dy_23_4_8_fu_13356;
reg   [31:0] ref_patch_dy_23_5_8_fu_13360;
reg   [31:0] ref_patch_dy_23_6_8_fu_13364;
reg   [31:0] ref_patch_dy_23_7_8_fu_13368;
reg   [31:0] ref_patch_dy_23_8_8_fu_13372;
reg   [31:0] ref_patch_dy_23_9_8_fu_13376;
reg   [31:0] ref_patch_dy_23_10_9_fu_13380;
reg   [31:0] ref_patch_dy_23_11_9_fu_13384;
reg   [31:0] ref_patch_dy_23_12_9_fu_13388;
reg   [31:0] ref_patch_dy_23_13_9_fu_13392;
reg   [31:0] ref_patch_dy_23_14_9_fu_13396;
reg   [31:0] ref_patch_dy_23_15_9_fu_13400;
reg   [31:0] ref_patch_dy_23_16_9_fu_13404;
reg   [31:0] ref_patch_dy_23_17_9_fu_13408;
reg   [31:0] ref_patch_dy_23_18_9_fu_13412;
reg   [31:0] ref_patch_dy_23_19_9_fu_13416;
reg   [31:0] ref_patch_dy_23_20_9_fu_13420;
reg   [31:0] ref_patch_dy_23_21_9_fu_13424;
reg   [31:0] ref_patch_dy_23_22_9_fu_13428;
reg   [31:0] ref_patch_dy_23_23_9_fu_13432;
reg   [31:0] ref_patch_dy_23_24_9_fu_13436;
reg   [31:0] ref_patch_dy_23_25_9_fu_13440;
reg   [31:0] ref_patch_dy_23_26_9_fu_13444;
reg   [31:0] ref_patch_dy_23_27_9_fu_13448;
reg   [31:0] ref_patch_dy_23_28_9_fu_13452;
reg   [31:0] ref_patch_dy_23_29_9_fu_13456;
reg   [31:0] ref_patch_dy_23_30_9_fu_13460;
reg   [31:0] ref_patch_dy_23_31_9_fu_13464;
reg   [31:0] ref_patch_dy_23_32_9_fu_13468;
reg   [31:0] ref_patch_dy_23_33_9_fu_13472;
reg   [31:0] ref_patch_dy_23_34_9_fu_13476;
reg   [31:0] ref_patch_dy_23_35_9_fu_13480;
reg   [31:0] ref_patch_dy_23_36_9_fu_13484;
reg   [31:0] ref_patch_dy_23_37_9_fu_13488;
reg   [31:0] ref_patch_dy_23_38_9_fu_13492;
reg   [31:0] ref_patch_dy_23_39_9_fu_13496;
reg   [31:0] ref_patch_dy_23_40_9_fu_13500;
reg   [31:0] ref_patch_dy_23_41_9_fu_13504;
reg   [31:0] ref_patch_dy_23_42_9_fu_13508;
reg   [31:0] ref_patch_dy_23_43_9_fu_13512;
reg   [31:0] ref_patch_dy_23_44_9_fu_13516;
reg   [31:0] ref_patch_dy_23_45_9_fu_13520;
reg   [31:0] ref_patch_dy_23_46_9_fu_13524;
reg   [31:0] ref_patch_dy_23_47_9_fu_13528;
reg   [31:0] ref_patch_dy_23_48_9_fu_13532;
reg   [31:0] ref_patch_dy_23_49_9_fu_13536;
reg   [31:0] ref_patch_dy_23_50_9_fu_13540;
reg   [31:0] ref_patch_dy_23_51_9_fu_13544;
reg   [31:0] ref_patch_dy_23_52_9_fu_13548;
reg   [31:0] ref_patch_dy_23_53_9_fu_13552;
reg   [31:0] ref_patch_dy_23_54_9_fu_13556;
reg   [31:0] ref_patch_dy_23_55_9_fu_13560;
reg   [31:0] ref_patch_dy_23_56_9_fu_13564;
reg   [31:0] ref_patch_dy_23_57_9_fu_13568;
reg   [31:0] ref_patch_dy_23_58_9_fu_13572;
reg   [31:0] ref_patch_dy_23_59_9_fu_13576;
reg   [31:0] ref_patch_dy_23_60_9_fu_13580;
reg   [31:0] ref_patch_dy_23_61_9_fu_13584;
reg   [31:0] ref_patch_dy_23_62_9_fu_13588;
reg   [31:0] ref_patch_dy_23_63_9_fu_13592;
reg   [31:0] ref_patch_dy_23_0_9_fu_13596;
reg   [31:0] ref_patch_dy_23_1_9_fu_13600;
reg   [31:0] ref_patch_dy_23_2_9_fu_13604;
reg   [31:0] ref_patch_dy_23_3_9_fu_13608;
reg   [31:0] ref_patch_dy_23_4_9_fu_13612;
reg   [31:0] ref_patch_dy_23_5_9_fu_13616;
reg   [31:0] ref_patch_dy_23_6_9_fu_13620;
reg   [31:0] ref_patch_dy_23_7_9_fu_13624;
reg   [31:0] ref_patch_dy_23_8_9_fu_13628;
reg   [31:0] ref_patch_dy_23_9_9_fu_13632;
reg   [31:0] ref_patch_dy_23_10_10_fu_13636;
reg   [31:0] ref_patch_dy_23_11_10_fu_13640;
reg   [31:0] ref_patch_dy_23_12_10_fu_13644;
reg   [31:0] ref_patch_dy_23_13_10_fu_13648;
reg   [31:0] ref_patch_dy_23_14_10_fu_13652;
reg   [31:0] ref_patch_dy_23_15_10_fu_13656;
reg   [31:0] ref_patch_dy_23_16_10_fu_13660;
reg   [31:0] ref_patch_dy_23_17_10_fu_13664;
reg   [31:0] ref_patch_dy_23_18_10_fu_13668;
reg   [31:0] ref_patch_dy_23_19_10_fu_13672;
reg   [31:0] ref_patch_dy_23_20_10_fu_13676;
reg   [31:0] ref_patch_dy_23_21_10_fu_13680;
reg   [31:0] ref_patch_dy_23_22_10_fu_13684;
reg   [31:0] ref_patch_dy_23_23_10_fu_13688;
reg   [31:0] ref_patch_dy_23_24_10_fu_13692;
reg   [31:0] ref_patch_dy_23_25_10_fu_13696;
reg   [31:0] ref_patch_dy_23_26_10_fu_13700;
reg   [31:0] ref_patch_dy_23_27_10_fu_13704;
reg   [31:0] ref_patch_dy_23_28_10_fu_13708;
reg   [31:0] ref_patch_dy_23_29_10_fu_13712;
reg   [31:0] ref_patch_dy_23_30_10_fu_13716;
reg   [31:0] ref_patch_dy_23_31_10_fu_13720;
reg   [31:0] ref_patch_dy_23_32_10_fu_13724;
reg   [31:0] ref_patch_dy_23_33_10_fu_13728;
reg   [31:0] ref_patch_dy_23_34_10_fu_13732;
reg   [31:0] ref_patch_dy_23_35_10_fu_13736;
reg   [31:0] ref_patch_dy_23_36_10_fu_13740;
reg   [31:0] ref_patch_dy_23_37_10_fu_13744;
reg   [31:0] ref_patch_dy_23_38_10_fu_13748;
reg   [31:0] ref_patch_dy_23_39_10_fu_13752;
reg   [31:0] ref_patch_dy_23_40_10_fu_13756;
reg   [31:0] ref_patch_dy_23_41_10_fu_13760;
reg   [31:0] ref_patch_dy_23_42_10_fu_13764;
reg   [31:0] ref_patch_dy_23_43_10_fu_13768;
reg   [31:0] ref_patch_dy_23_44_10_fu_13772;
reg   [31:0] ref_patch_dy_23_45_10_fu_13776;
reg   [31:0] ref_patch_dy_23_46_10_fu_13780;
reg   [31:0] ref_patch_dy_23_47_10_fu_13784;
reg   [31:0] ref_patch_dy_23_48_10_fu_13788;
reg   [31:0] ref_patch_dy_23_49_10_fu_13792;
reg   [31:0] ref_patch_dy_23_50_10_fu_13796;
reg   [31:0] ref_patch_dy_23_51_10_fu_13800;
reg   [31:0] ref_patch_dy_23_52_10_fu_13804;
reg   [31:0] ref_patch_dy_23_53_10_fu_13808;
reg   [31:0] ref_patch_dy_23_54_10_fu_13812;
reg   [31:0] ref_patch_dy_23_55_10_fu_13816;
reg   [31:0] ref_patch_dy_23_56_10_fu_13820;
reg   [31:0] ref_patch_dy_23_57_10_fu_13824;
reg   [31:0] ref_patch_dy_23_58_10_fu_13828;
reg   [31:0] ref_patch_dy_23_59_10_fu_13832;
reg   [31:0] ref_patch_dy_23_60_10_fu_13836;
reg   [31:0] ref_patch_dy_23_61_10_fu_13840;
reg   [31:0] ref_patch_dy_23_62_10_fu_13844;
reg   [31:0] ref_patch_dy_23_63_10_fu_13848;
reg   [31:0] ref_patch_dy_23_0_10_fu_13852;
reg   [31:0] ref_patch_dy_23_1_10_fu_13856;
reg   [31:0] ref_patch_dy_23_2_10_fu_13860;
reg   [31:0] ref_patch_dy_23_3_10_fu_13864;
reg   [31:0] ref_patch_dy_23_4_10_fu_13868;
reg   [31:0] ref_patch_dy_23_5_10_fu_13872;
reg   [31:0] ref_patch_dy_23_6_10_fu_13876;
reg   [31:0] ref_patch_dy_23_7_10_fu_13880;
reg   [31:0] ref_patch_dy_23_8_10_fu_13884;
reg   [31:0] ref_patch_dy_23_9_10_fu_13888;
reg   [31:0] ref_patch_dy_23_10_11_fu_13892;
reg   [31:0] ref_patch_dy_23_11_11_fu_13896;
reg   [31:0] ref_patch_dy_23_12_11_fu_13900;
reg   [31:0] ref_patch_dy_23_13_11_fu_13904;
reg   [31:0] ref_patch_dy_23_14_11_fu_13908;
reg   [31:0] ref_patch_dy_23_15_11_fu_13912;
reg   [31:0] ref_patch_dy_23_16_11_fu_13916;
reg   [31:0] ref_patch_dy_23_17_11_fu_13920;
reg   [31:0] ref_patch_dy_23_18_11_fu_13924;
reg   [31:0] ref_patch_dy_23_19_11_fu_13928;
reg   [31:0] ref_patch_dy_23_20_11_fu_13932;
reg   [31:0] ref_patch_dy_23_21_11_fu_13936;
reg   [31:0] ref_patch_dy_23_22_11_fu_13940;
reg   [31:0] ref_patch_dy_23_23_11_fu_13944;
reg   [31:0] ref_patch_dy_23_24_11_fu_13948;
reg   [31:0] ref_patch_dy_23_25_11_fu_13952;
reg   [31:0] ref_patch_dy_23_26_11_fu_13956;
reg   [31:0] ref_patch_dy_23_27_11_fu_13960;
reg   [31:0] ref_patch_dy_23_28_11_fu_13964;
reg   [31:0] ref_patch_dy_23_29_11_fu_13968;
reg   [31:0] ref_patch_dy_23_30_11_fu_13972;
reg   [31:0] ref_patch_dy_23_31_11_fu_13976;
reg   [31:0] ref_patch_dy_23_32_11_fu_13980;
reg   [31:0] ref_patch_dy_23_33_11_fu_13984;
reg   [31:0] ref_patch_dy_23_34_11_fu_13988;
reg   [31:0] ref_patch_dy_23_35_11_fu_13992;
reg   [31:0] ref_patch_dy_23_36_11_fu_13996;
reg   [31:0] ref_patch_dy_23_37_11_fu_14000;
reg   [31:0] ref_patch_dy_23_38_11_fu_14004;
reg   [31:0] ref_patch_dy_23_39_11_fu_14008;
reg   [31:0] ref_patch_dy_23_40_11_fu_14012;
reg   [31:0] ref_patch_dy_23_41_11_fu_14016;
reg   [31:0] ref_patch_dy_23_42_11_fu_14020;
reg   [31:0] ref_patch_dy_23_43_11_fu_14024;
reg   [31:0] ref_patch_dy_23_44_11_fu_14028;
reg   [31:0] ref_patch_dy_23_45_11_fu_14032;
reg   [31:0] ref_patch_dy_23_46_11_fu_14036;
reg   [31:0] ref_patch_dy_23_47_11_fu_14040;
reg   [31:0] ref_patch_dy_23_48_11_fu_14044;
reg   [31:0] ref_patch_dy_23_49_11_fu_14048;
reg   [31:0] ref_patch_dy_23_50_11_fu_14052;
reg   [31:0] ref_patch_dy_23_51_11_fu_14056;
reg   [31:0] ref_patch_dy_23_52_11_fu_14060;
reg   [31:0] ref_patch_dy_23_53_11_fu_14064;
reg   [31:0] ref_patch_dy_23_54_11_fu_14068;
reg   [31:0] ref_patch_dy_23_55_11_fu_14072;
reg   [31:0] ref_patch_dy_23_56_11_fu_14076;
reg   [31:0] ref_patch_dy_23_57_11_fu_14080;
reg   [31:0] ref_patch_dy_23_58_11_fu_14084;
reg   [31:0] ref_patch_dy_23_59_11_fu_14088;
reg   [31:0] ref_patch_dy_23_60_11_fu_14092;
reg   [31:0] ref_patch_dy_23_61_11_fu_14096;
reg   [31:0] ref_patch_dy_23_62_11_fu_14100;
reg   [31:0] ref_patch_dy_23_63_11_fu_14104;
reg   [31:0] ref_patch_dy_23_0_11_fu_14108;
reg   [31:0] ref_patch_dy_23_1_11_fu_14112;
reg   [31:0] ref_patch_dy_23_2_11_fu_14116;
reg   [31:0] ref_patch_dy_23_3_11_fu_14120;
reg   [31:0] ref_patch_dy_23_4_11_fu_14124;
reg   [31:0] ref_patch_dy_23_5_11_fu_14128;
reg   [31:0] ref_patch_dy_23_6_11_fu_14132;
reg   [31:0] ref_patch_dy_23_7_11_fu_14136;
reg   [31:0] ref_patch_dy_23_8_11_fu_14140;
reg   [31:0] ref_patch_dy_23_9_11_fu_14144;
reg   [31:0] ref_patch_dy_23_10_12_fu_14148;
reg   [31:0] ref_patch_dy_23_11_12_fu_14152;
reg   [31:0] ref_patch_dy_23_12_12_fu_14156;
reg   [31:0] ref_patch_dy_23_13_12_fu_14160;
reg   [31:0] ref_patch_dy_23_14_12_fu_14164;
reg   [31:0] ref_patch_dy_23_15_12_fu_14168;
reg   [31:0] ref_patch_dy_23_16_12_fu_14172;
reg   [31:0] ref_patch_dy_23_17_12_fu_14176;
reg   [31:0] ref_patch_dy_23_18_12_fu_14180;
reg   [31:0] ref_patch_dy_23_19_12_fu_14184;
reg   [31:0] ref_patch_dy_23_20_12_fu_14188;
reg   [31:0] ref_patch_dy_23_21_12_fu_14192;
reg   [31:0] ref_patch_dy_23_22_12_fu_14196;
reg   [31:0] ref_patch_dy_23_23_12_fu_14200;
reg   [31:0] ref_patch_dy_23_24_12_fu_14204;
reg   [31:0] ref_patch_dy_23_25_12_fu_14208;
reg   [31:0] ref_patch_dy_23_26_12_fu_14212;
reg   [31:0] ref_patch_dy_23_27_12_fu_14216;
reg   [31:0] ref_patch_dy_23_28_12_fu_14220;
reg   [31:0] ref_patch_dy_23_29_12_fu_14224;
reg   [31:0] ref_patch_dy_23_30_12_fu_14228;
reg   [31:0] ref_patch_dy_23_31_12_fu_14232;
reg   [31:0] ref_patch_dy_23_32_12_fu_14236;
reg   [31:0] ref_patch_dy_23_33_12_fu_14240;
reg   [31:0] ref_patch_dy_23_34_12_fu_14244;
reg   [31:0] ref_patch_dy_23_35_12_fu_14248;
reg   [31:0] ref_patch_dy_23_36_12_fu_14252;
reg   [31:0] ref_patch_dy_23_37_12_fu_14256;
reg   [31:0] ref_patch_dy_23_38_12_fu_14260;
reg   [31:0] ref_patch_dy_23_39_12_fu_14264;
reg   [31:0] ref_patch_dy_23_40_12_fu_14268;
reg   [31:0] ref_patch_dy_23_41_12_fu_14272;
reg   [31:0] ref_patch_dy_23_42_12_fu_14276;
reg   [31:0] ref_patch_dy_23_43_12_fu_14280;
reg   [31:0] ref_patch_dy_23_44_12_fu_14284;
reg   [31:0] ref_patch_dy_23_45_12_fu_14288;
reg   [31:0] ref_patch_dy_23_46_12_fu_14292;
reg   [31:0] ref_patch_dy_23_47_12_fu_14296;
reg   [31:0] ref_patch_dy_23_48_12_fu_14300;
reg   [31:0] ref_patch_dy_23_49_12_fu_14304;
reg   [31:0] ref_patch_dy_23_50_12_fu_14308;
reg   [31:0] ref_patch_dy_23_51_12_fu_14312;
reg   [31:0] ref_patch_dy_23_52_12_fu_14316;
reg   [31:0] ref_patch_dy_23_53_12_fu_14320;
reg   [31:0] ref_patch_dy_23_54_12_fu_14324;
reg   [31:0] ref_patch_dy_23_55_12_fu_14328;
reg   [31:0] ref_patch_dy_23_56_12_fu_14332;
reg   [31:0] ref_patch_dy_23_57_12_fu_14336;
reg   [31:0] ref_patch_dy_23_58_12_fu_14340;
reg   [31:0] ref_patch_dy_23_59_12_fu_14344;
reg   [31:0] ref_patch_dy_23_60_12_fu_14348;
reg   [31:0] ref_patch_dy_23_61_12_fu_14352;
reg   [31:0] ref_patch_dy_23_62_12_fu_14356;
reg   [31:0] ref_patch_dy_23_63_12_fu_14360;
reg   [31:0] ref_patch_dy_23_0_12_fu_14364;
reg   [31:0] ref_patch_dy_23_1_12_fu_14368;
reg   [31:0] ref_patch_dy_23_2_12_fu_14372;
reg   [31:0] ref_patch_dy_23_3_12_fu_14376;
reg   [31:0] ref_patch_dy_23_4_12_fu_14380;
reg   [31:0] ref_patch_dy_23_5_12_fu_14384;
reg   [31:0] ref_patch_dy_23_6_12_fu_14388;
reg   [31:0] ref_patch_dy_23_7_12_fu_14392;
reg   [31:0] ref_patch_dy_23_8_12_fu_14396;
reg   [31:0] ref_patch_dy_23_9_12_fu_14400;
reg   [31:0] ref_patch_dy_23_10_13_fu_14404;
reg   [31:0] ref_patch_dy_23_11_13_fu_14408;
reg   [31:0] ref_patch_dy_23_12_13_fu_14412;
reg   [31:0] ref_patch_dy_23_13_13_fu_14416;
reg   [31:0] ref_patch_dy_23_14_13_fu_14420;
reg   [31:0] ref_patch_dy_23_15_13_fu_14424;
reg   [31:0] ref_patch_dy_23_16_13_fu_14428;
reg   [31:0] ref_patch_dy_23_17_13_fu_14432;
reg   [31:0] ref_patch_dy_23_18_13_fu_14436;
reg   [31:0] ref_patch_dy_23_19_13_fu_14440;
reg   [31:0] ref_patch_dy_23_20_13_fu_14444;
reg   [31:0] ref_patch_dy_23_21_13_fu_14448;
reg   [31:0] ref_patch_dy_23_22_13_fu_14452;
reg   [31:0] ref_patch_dy_23_23_13_fu_14456;
reg   [31:0] ref_patch_dy_23_24_13_fu_14460;
reg   [31:0] ref_patch_dy_23_25_13_fu_14464;
reg   [31:0] ref_patch_dy_23_26_13_fu_14468;
reg   [31:0] ref_patch_dy_23_27_13_fu_14472;
reg   [31:0] ref_patch_dy_23_28_13_fu_14476;
reg   [31:0] ref_patch_dy_23_29_13_fu_14480;
reg   [31:0] ref_patch_dy_23_30_13_fu_14484;
reg   [31:0] ref_patch_dy_23_31_13_fu_14488;
reg   [31:0] ref_patch_dy_23_32_13_fu_14492;
reg   [31:0] ref_patch_dy_23_33_13_fu_14496;
reg   [31:0] ref_patch_dy_23_34_13_fu_14500;
reg   [31:0] ref_patch_dy_23_35_13_fu_14504;
reg   [31:0] ref_patch_dy_23_36_13_fu_14508;
reg   [31:0] ref_patch_dy_23_37_13_fu_14512;
reg   [31:0] ref_patch_dy_23_38_13_fu_14516;
reg   [31:0] ref_patch_dy_23_39_13_fu_14520;
reg   [31:0] ref_patch_dy_23_40_13_fu_14524;
reg   [31:0] ref_patch_dy_23_41_13_fu_14528;
reg   [31:0] ref_patch_dy_23_42_13_fu_14532;
reg   [31:0] ref_patch_dy_23_43_13_fu_14536;
reg   [31:0] ref_patch_dy_23_44_13_fu_14540;
reg   [31:0] ref_patch_dy_23_45_13_fu_14544;
reg   [31:0] ref_patch_dy_23_46_13_fu_14548;
reg   [31:0] ref_patch_dy_23_47_13_fu_14552;
reg   [31:0] ref_patch_dy_23_48_13_fu_14556;
reg   [31:0] ref_patch_dy_23_49_13_fu_14560;
reg   [31:0] ref_patch_dy_23_50_13_fu_14564;
reg   [31:0] ref_patch_dy_23_51_13_fu_14568;
reg   [31:0] ref_patch_dy_23_52_13_fu_14572;
reg   [31:0] ref_patch_dy_23_53_13_fu_14576;
reg   [31:0] ref_patch_dy_23_54_13_fu_14580;
reg   [31:0] ref_patch_dy_23_55_13_fu_14584;
reg   [31:0] ref_patch_dy_23_56_13_fu_14588;
reg   [31:0] ref_patch_dy_23_57_13_fu_14592;
reg   [31:0] ref_patch_dy_23_58_13_fu_14596;
reg   [31:0] ref_patch_dy_23_59_13_fu_14600;
reg   [31:0] ref_patch_dy_23_60_13_fu_14604;
reg   [31:0] ref_patch_dy_23_61_13_fu_14608;
reg   [31:0] ref_patch_dy_23_62_13_fu_14612;
reg   [31:0] ref_patch_dy_23_63_13_fu_14616;
reg   [31:0] ref_patch_dy_23_0_13_fu_14620;
reg   [31:0] ref_patch_dy_23_1_13_fu_14624;
reg   [31:0] ref_patch_dy_23_2_13_fu_14628;
reg   [31:0] ref_patch_dy_23_3_13_fu_14632;
reg   [31:0] ref_patch_dy_23_4_13_fu_14636;
reg   [31:0] ref_patch_dy_23_5_13_fu_14640;
reg   [31:0] ref_patch_dy_23_6_13_fu_14644;
reg   [31:0] ref_patch_dy_23_7_13_fu_14648;
reg   [31:0] ref_patch_dy_23_8_13_fu_14652;
reg   [31:0] ref_patch_dy_23_9_13_fu_14656;
reg   [31:0] ref_patch_dy_23_10_14_fu_14660;
reg   [31:0] ref_patch_dy_23_11_14_fu_14664;
reg   [31:0] ref_patch_dy_23_12_14_fu_14668;
reg   [31:0] ref_patch_dy_23_13_14_fu_14672;
reg   [31:0] ref_patch_dy_23_14_14_fu_14676;
reg   [31:0] ref_patch_dy_23_15_14_fu_14680;
reg   [31:0] ref_patch_dy_23_16_14_fu_14684;
reg   [31:0] ref_patch_dy_23_17_14_fu_14688;
reg   [31:0] ref_patch_dy_23_18_14_fu_14692;
reg   [31:0] ref_patch_dy_23_19_14_fu_14696;
reg   [31:0] ref_patch_dy_23_20_14_fu_14700;
reg   [31:0] ref_patch_dy_23_21_14_fu_14704;
reg   [31:0] ref_patch_dy_23_22_14_fu_14708;
reg   [31:0] ref_patch_dy_23_23_14_fu_14712;
reg   [31:0] ref_patch_dy_23_24_14_fu_14716;
reg   [31:0] ref_patch_dy_23_25_14_fu_14720;
reg   [31:0] ref_patch_dy_23_26_14_fu_14724;
reg   [31:0] ref_patch_dy_23_27_14_fu_14728;
reg   [31:0] ref_patch_dy_23_28_14_fu_14732;
reg   [31:0] ref_patch_dy_23_29_14_fu_14736;
reg   [31:0] ref_patch_dy_23_30_14_fu_14740;
reg   [31:0] ref_patch_dy_23_31_14_fu_14744;
reg   [31:0] ref_patch_dy_23_32_14_fu_14748;
reg   [31:0] ref_patch_dy_23_33_14_fu_14752;
reg   [31:0] ref_patch_dy_23_34_14_fu_14756;
reg   [31:0] ref_patch_dy_23_35_14_fu_14760;
reg   [31:0] ref_patch_dy_23_36_14_fu_14764;
reg   [31:0] ref_patch_dy_23_37_14_fu_14768;
reg   [31:0] ref_patch_dy_23_38_14_fu_14772;
reg   [31:0] ref_patch_dy_23_39_14_fu_14776;
reg   [31:0] ref_patch_dy_23_40_14_fu_14780;
reg   [31:0] ref_patch_dy_23_41_14_fu_14784;
reg   [31:0] ref_patch_dy_23_42_14_fu_14788;
reg   [31:0] ref_patch_dy_23_43_14_fu_14792;
reg   [31:0] ref_patch_dy_23_44_14_fu_14796;
reg   [31:0] ref_patch_dy_23_45_14_fu_14800;
reg   [31:0] ref_patch_dy_23_46_14_fu_14804;
reg   [31:0] ref_patch_dy_23_47_14_fu_14808;
reg   [31:0] ref_patch_dy_23_48_14_fu_14812;
reg   [31:0] ref_patch_dy_23_49_14_fu_14816;
reg   [31:0] ref_patch_dy_23_50_14_fu_14820;
reg   [31:0] ref_patch_dy_23_51_14_fu_14824;
reg   [31:0] ref_patch_dy_23_52_14_fu_14828;
reg   [31:0] ref_patch_dy_23_53_14_fu_14832;
reg   [31:0] ref_patch_dy_23_54_14_fu_14836;
reg   [31:0] ref_patch_dy_23_55_14_fu_14840;
reg   [31:0] ref_patch_dy_23_56_14_fu_14844;
reg   [31:0] ref_patch_dy_23_57_14_fu_14848;
reg   [31:0] ref_patch_dy_23_58_14_fu_14852;
reg   [31:0] ref_patch_dy_23_59_14_fu_14856;
reg   [31:0] ref_patch_dy_23_60_14_fu_14860;
reg   [31:0] ref_patch_dy_23_61_14_fu_14864;
reg   [31:0] ref_patch_dy_23_62_14_fu_14868;
reg   [31:0] ref_patch_dy_23_63_14_fu_14872;
reg   [31:0] ref_patch_dy_23_0_14_fu_14876;
reg   [31:0] ref_patch_dy_23_1_14_fu_14880;
reg   [31:0] ref_patch_dy_23_2_14_fu_14884;
reg   [31:0] ref_patch_dy_23_3_14_fu_14888;
reg   [31:0] ref_patch_dy_23_4_14_fu_14892;
reg   [31:0] ref_patch_dy_23_5_14_fu_14896;
reg   [31:0] ref_patch_dy_23_6_14_fu_14900;
reg   [31:0] ref_patch_dy_23_7_14_fu_14904;
reg   [31:0] ref_patch_dy_23_8_14_fu_14908;
reg   [31:0] ref_patch_dy_23_9_14_fu_14912;
reg   [31:0] ref_patch_dy_23_10_15_fu_14916;
reg   [31:0] ref_patch_dy_23_11_15_fu_14920;
reg   [31:0] ref_patch_dy_23_12_15_fu_14924;
reg   [31:0] ref_patch_dy_23_13_15_fu_14928;
reg   [31:0] ref_patch_dy_23_14_15_fu_14932;
reg   [31:0] ref_patch_dy_23_15_15_fu_14936;
reg   [31:0] ref_patch_dy_23_16_15_fu_14940;
reg   [31:0] ref_patch_dy_23_17_15_fu_14944;
reg   [31:0] ref_patch_dy_23_18_15_fu_14948;
reg   [31:0] ref_patch_dy_23_19_15_fu_14952;
reg   [31:0] ref_patch_dy_23_20_15_fu_14956;
reg   [31:0] ref_patch_dy_23_21_15_fu_14960;
reg   [31:0] ref_patch_dy_23_22_15_fu_14964;
reg   [31:0] ref_patch_dy_23_23_15_fu_14968;
reg   [31:0] ref_patch_dy_23_24_15_fu_14972;
reg   [31:0] ref_patch_dy_23_25_15_fu_14976;
reg   [31:0] ref_patch_dy_23_26_15_fu_14980;
reg   [31:0] ref_patch_dy_23_27_15_fu_14984;
reg   [31:0] ref_patch_dy_23_28_15_fu_14988;
reg   [31:0] ref_patch_dy_23_29_15_fu_14992;
reg   [31:0] ref_patch_dy_23_30_15_fu_14996;
reg   [31:0] ref_patch_dy_23_31_15_fu_15000;
reg   [31:0] ref_patch_dy_23_32_15_fu_15004;
reg   [31:0] ref_patch_dy_23_33_15_fu_15008;
reg   [31:0] ref_patch_dy_23_34_15_fu_15012;
reg   [31:0] ref_patch_dy_23_35_15_fu_15016;
reg   [31:0] ref_patch_dy_23_36_15_fu_15020;
reg   [31:0] ref_patch_dy_23_37_15_fu_15024;
reg   [31:0] ref_patch_dy_23_38_15_fu_15028;
reg   [31:0] ref_patch_dy_23_39_15_fu_15032;
reg   [31:0] ref_patch_dy_23_40_15_fu_15036;
reg   [31:0] ref_patch_dy_23_41_15_fu_15040;
reg   [31:0] ref_patch_dy_23_42_15_fu_15044;
reg   [31:0] ref_patch_dy_23_43_15_fu_15048;
reg   [31:0] ref_patch_dy_23_44_15_fu_15052;
reg   [31:0] ref_patch_dy_23_45_15_fu_15056;
reg   [31:0] ref_patch_dy_23_46_15_fu_15060;
reg   [31:0] ref_patch_dy_23_47_15_fu_15064;
reg   [31:0] ref_patch_dy_23_48_15_fu_15068;
reg   [31:0] ref_patch_dy_23_49_15_fu_15072;
reg   [31:0] ref_patch_dy_23_50_15_fu_15076;
reg   [31:0] ref_patch_dy_23_51_15_fu_15080;
reg   [31:0] ref_patch_dy_23_52_15_fu_15084;
reg   [31:0] ref_patch_dy_23_53_15_fu_15088;
reg   [31:0] ref_patch_dy_23_54_15_fu_15092;
reg   [31:0] ref_patch_dy_23_55_15_fu_15096;
reg   [31:0] ref_patch_dy_23_56_15_fu_15100;
reg   [31:0] ref_patch_dy_23_57_15_fu_15104;
reg   [31:0] ref_patch_dy_23_58_15_fu_15108;
reg   [31:0] ref_patch_dy_23_59_15_fu_15112;
reg   [31:0] ref_patch_dy_23_60_15_fu_15116;
reg   [31:0] ref_patch_dy_23_61_15_fu_15120;
reg   [31:0] ref_patch_dy_23_62_15_fu_15124;
reg   [31:0] ref_patch_dy_23_63_15_fu_15128;
reg   [31:0] ref_patch_dy_23_0_15_fu_15132;
reg   [31:0] ref_patch_dy_23_1_15_fu_15136;
reg   [31:0] ref_patch_dy_23_2_15_fu_15140;
reg   [31:0] ref_patch_dy_23_3_15_fu_15144;
reg   [31:0] ref_patch_dy_23_4_15_fu_15148;
reg   [31:0] ref_patch_dy_23_5_15_fu_15152;
reg   [31:0] ref_patch_dy_23_6_15_fu_15156;
reg   [31:0] ref_patch_dy_23_7_15_fu_15160;
reg   [31:0] ref_patch_dy_23_8_15_fu_15164;
reg   [31:0] ref_patch_dy_23_9_15_fu_15168;
reg   [31:0] ref_patch_dy_23_10_16_fu_15172;
reg   [31:0] ref_patch_dy_23_11_16_fu_15176;
reg   [31:0] ref_patch_dy_23_12_16_fu_15180;
reg   [31:0] ref_patch_dy_23_13_16_fu_15184;
reg   [31:0] ref_patch_dy_23_14_16_fu_15188;
reg   [31:0] ref_patch_dy_23_15_16_fu_15192;
reg   [31:0] ref_patch_dy_23_16_16_fu_15196;
reg   [31:0] ref_patch_dy_23_17_16_fu_15200;
reg   [31:0] ref_patch_dy_23_18_16_fu_15204;
reg   [31:0] ref_patch_dy_23_19_16_fu_15208;
reg   [31:0] ref_patch_dy_23_20_16_fu_15212;
reg   [31:0] ref_patch_dy_23_21_16_fu_15216;
reg   [31:0] ref_patch_dy_23_22_16_fu_15220;
reg   [31:0] ref_patch_dy_23_23_16_fu_15224;
reg   [31:0] ref_patch_dy_23_24_16_fu_15228;
reg   [31:0] ref_patch_dy_23_25_16_fu_15232;
reg   [31:0] ref_patch_dy_23_26_16_fu_15236;
reg   [31:0] ref_patch_dy_23_27_16_fu_15240;
reg   [31:0] ref_patch_dy_23_28_16_fu_15244;
reg   [31:0] ref_patch_dy_23_29_16_fu_15248;
reg   [31:0] ref_patch_dy_23_30_16_fu_15252;
reg   [31:0] ref_patch_dy_23_31_16_fu_15256;
reg   [31:0] ref_patch_dy_23_32_16_fu_15260;
reg   [31:0] ref_patch_dy_23_33_16_fu_15264;
reg   [31:0] ref_patch_dy_23_34_16_fu_15268;
reg   [31:0] ref_patch_dy_23_35_16_fu_15272;
reg   [31:0] ref_patch_dy_23_36_16_fu_15276;
reg   [31:0] ref_patch_dy_23_37_16_fu_15280;
reg   [31:0] ref_patch_dy_23_38_16_fu_15284;
reg   [31:0] ref_patch_dy_23_39_16_fu_15288;
reg   [31:0] ref_patch_dy_23_40_16_fu_15292;
reg   [31:0] ref_patch_dy_23_41_16_fu_15296;
reg   [31:0] ref_patch_dy_23_42_16_fu_15300;
reg   [31:0] ref_patch_dy_23_43_16_fu_15304;
reg   [31:0] ref_patch_dy_23_44_16_fu_15308;
reg   [31:0] ref_patch_dy_23_45_16_fu_15312;
reg   [31:0] ref_patch_dy_23_46_16_fu_15316;
reg   [31:0] ref_patch_dy_23_47_16_fu_15320;
reg   [31:0] ref_patch_dy_23_48_16_fu_15324;
reg   [31:0] ref_patch_dy_23_49_16_fu_15328;
reg   [31:0] ref_patch_dy_23_50_16_fu_15332;
reg   [31:0] ref_patch_dy_23_51_16_fu_15336;
reg   [31:0] ref_patch_dy_23_52_16_fu_15340;
reg   [31:0] ref_patch_dy_23_53_16_fu_15344;
reg   [31:0] ref_patch_dy_23_54_16_fu_15348;
reg   [31:0] ref_patch_dy_23_55_16_fu_15352;
reg   [31:0] ref_patch_dy_23_56_16_fu_15356;
reg   [31:0] ref_patch_dy_23_57_16_fu_15360;
reg   [31:0] ref_patch_dy_23_58_16_fu_15364;
reg   [31:0] ref_patch_dy_23_59_16_fu_15368;
reg   [31:0] ref_patch_dy_23_60_16_fu_15372;
reg   [31:0] ref_patch_dy_23_61_16_fu_15376;
reg   [31:0] ref_patch_dy_23_62_16_fu_15380;
reg   [31:0] ref_patch_dy_23_63_16_fu_15384;
reg   [31:0] ref_patch_dy_23_0_16_fu_15388;
reg   [31:0] ref_patch_dy_23_1_16_fu_15392;
reg   [31:0] ref_patch_dy_23_2_16_fu_15396;
reg   [31:0] ref_patch_dy_23_3_16_fu_15400;
reg   [31:0] ref_patch_dy_23_4_16_fu_15404;
reg   [31:0] ref_patch_dy_23_5_16_fu_15408;
reg   [31:0] ref_patch_dy_23_6_16_fu_15412;
reg   [31:0] ref_patch_dy_23_7_16_fu_15416;
reg   [31:0] ref_patch_dy_23_8_16_fu_15420;
reg   [31:0] ref_patch_dy_23_9_16_fu_15424;
reg   [31:0] ref_patch_dy_23_10_17_fu_15428;
reg   [31:0] ref_patch_dy_23_11_17_fu_15432;
reg   [31:0] ref_patch_dy_23_12_17_fu_15436;
reg   [31:0] ref_patch_dy_23_13_17_fu_15440;
reg   [31:0] ref_patch_dy_23_14_17_fu_15444;
reg   [31:0] ref_patch_dy_23_15_17_fu_15448;
reg   [31:0] ref_patch_dy_23_16_17_fu_15452;
reg   [31:0] ref_patch_dy_23_17_17_fu_15456;
reg   [31:0] ref_patch_dy_23_18_17_fu_15460;
reg   [31:0] ref_patch_dy_23_19_17_fu_15464;
reg   [31:0] ref_patch_dy_23_20_17_fu_15468;
reg   [31:0] ref_patch_dy_23_21_17_fu_15472;
reg   [31:0] ref_patch_dy_23_22_17_fu_15476;
reg   [31:0] ref_patch_dy_23_23_17_fu_15480;
reg   [31:0] ref_patch_dy_23_24_17_fu_15484;
reg   [31:0] ref_patch_dy_23_25_17_fu_15488;
reg   [31:0] ref_patch_dy_23_26_17_fu_15492;
reg   [31:0] ref_patch_dy_23_27_17_fu_15496;
reg   [31:0] ref_patch_dy_23_28_17_fu_15500;
reg   [31:0] ref_patch_dy_23_29_17_fu_15504;
reg   [31:0] ref_patch_dy_23_30_17_fu_15508;
reg   [31:0] ref_patch_dy_23_31_17_fu_15512;
reg   [31:0] ref_patch_dy_23_32_17_fu_15516;
reg   [31:0] ref_patch_dy_23_33_17_fu_15520;
reg   [31:0] ref_patch_dy_23_34_17_fu_15524;
reg   [31:0] ref_patch_dy_23_35_17_fu_15528;
reg   [31:0] ref_patch_dy_23_36_17_fu_15532;
reg   [31:0] ref_patch_dy_23_37_17_fu_15536;
reg   [31:0] ref_patch_dy_23_38_17_fu_15540;
reg   [31:0] ref_patch_dy_23_39_17_fu_15544;
reg   [31:0] ref_patch_dy_23_40_17_fu_15548;
reg   [31:0] ref_patch_dy_23_41_17_fu_15552;
reg   [31:0] ref_patch_dy_23_42_17_fu_15556;
reg   [31:0] ref_patch_dy_23_43_17_fu_15560;
reg   [31:0] ref_patch_dy_23_44_17_fu_15564;
reg   [31:0] ref_patch_dy_23_45_17_fu_15568;
reg   [31:0] ref_patch_dy_23_46_17_fu_15572;
reg   [31:0] ref_patch_dy_23_47_17_fu_15576;
reg   [31:0] ref_patch_dy_23_48_17_fu_15580;
reg   [31:0] ref_patch_dy_23_49_17_fu_15584;
reg   [31:0] ref_patch_dy_23_50_17_fu_15588;
reg   [31:0] ref_patch_dy_23_51_17_fu_15592;
reg   [31:0] ref_patch_dy_23_52_17_fu_15596;
reg   [31:0] ref_patch_dy_23_53_17_fu_15600;
reg   [31:0] ref_patch_dy_23_54_17_fu_15604;
reg   [31:0] ref_patch_dy_23_55_17_fu_15608;
reg   [31:0] ref_patch_dy_23_56_17_fu_15612;
reg   [31:0] ref_patch_dy_23_57_17_fu_15616;
reg   [31:0] ref_patch_dy_23_58_17_fu_15620;
reg   [31:0] ref_patch_dy_23_59_17_fu_15624;
reg   [31:0] ref_patch_dy_23_60_17_fu_15628;
reg   [31:0] ref_patch_dy_23_61_17_fu_15632;
reg   [31:0] ref_patch_dy_23_62_17_fu_15636;
reg   [31:0] ref_patch_dy_23_63_17_fu_15640;
reg   [31:0] ref_patch_dy_23_0_17_fu_15644;
reg   [31:0] ref_patch_dy_23_1_17_fu_15648;
reg   [31:0] ref_patch_dy_23_2_17_fu_15652;
reg   [31:0] ref_patch_dy_23_3_17_fu_15656;
reg   [31:0] ref_patch_dy_23_4_17_fu_15660;
reg   [31:0] ref_patch_dy_23_5_17_fu_15664;
reg   [31:0] ref_patch_dy_23_6_17_fu_15668;
reg   [31:0] ref_patch_dy_23_7_17_fu_15672;
reg   [31:0] ref_patch_dy_23_8_17_fu_15676;
reg   [31:0] ref_patch_dy_23_9_17_fu_15680;
reg   [31:0] ref_patch_dy_23_10_18_fu_15684;
reg   [31:0] ref_patch_dy_23_11_18_fu_15688;
reg   [31:0] ref_patch_dy_23_12_18_fu_15692;
reg   [31:0] ref_patch_dy_23_13_18_fu_15696;
reg   [31:0] ref_patch_dy_23_14_18_fu_15700;
reg   [31:0] ref_patch_dy_23_15_18_fu_15704;
reg   [31:0] ref_patch_dy_23_16_18_fu_15708;
reg   [31:0] ref_patch_dy_23_17_18_fu_15712;
reg   [31:0] ref_patch_dy_23_18_18_fu_15716;
reg   [31:0] ref_patch_dy_23_19_18_fu_15720;
reg   [31:0] ref_patch_dy_23_20_18_fu_15724;
reg   [31:0] ref_patch_dy_23_21_18_fu_15728;
reg   [31:0] ref_patch_dy_23_22_18_fu_15732;
reg   [31:0] ref_patch_dy_23_23_18_fu_15736;
reg   [31:0] ref_patch_dy_23_24_18_fu_15740;
reg   [31:0] ref_patch_dy_23_25_18_fu_15744;
reg   [31:0] ref_patch_dy_23_26_18_fu_15748;
reg   [31:0] ref_patch_dy_23_27_18_fu_15752;
reg   [31:0] ref_patch_dy_23_28_18_fu_15756;
reg   [31:0] ref_patch_dy_23_29_18_fu_15760;
reg   [31:0] ref_patch_dy_23_30_18_fu_15764;
reg   [31:0] ref_patch_dy_23_31_18_fu_15768;
reg   [31:0] ref_patch_dy_23_32_18_fu_15772;
reg   [31:0] ref_patch_dy_23_33_18_fu_15776;
reg   [31:0] ref_patch_dy_23_34_18_fu_15780;
reg   [31:0] ref_patch_dy_23_35_18_fu_15784;
reg   [31:0] ref_patch_dy_23_36_18_fu_15788;
reg   [31:0] ref_patch_dy_23_37_18_fu_15792;
reg   [31:0] ref_patch_dy_23_38_18_fu_15796;
reg   [31:0] ref_patch_dy_23_39_18_fu_15800;
reg   [31:0] ref_patch_dy_23_40_18_fu_15804;
reg   [31:0] ref_patch_dy_23_41_18_fu_15808;
reg   [31:0] ref_patch_dy_23_42_18_fu_15812;
reg   [31:0] ref_patch_dy_23_43_18_fu_15816;
reg   [31:0] ref_patch_dy_23_44_18_fu_15820;
reg   [31:0] ref_patch_dy_23_45_18_fu_15824;
reg   [31:0] ref_patch_dy_23_46_18_fu_15828;
reg   [31:0] ref_patch_dy_23_47_18_fu_15832;
reg   [31:0] ref_patch_dy_23_48_18_fu_15836;
reg   [31:0] ref_patch_dy_23_49_18_fu_15840;
reg   [31:0] ref_patch_dy_23_50_18_fu_15844;
reg   [31:0] ref_patch_dy_23_51_18_fu_15848;
reg   [31:0] ref_patch_dy_23_52_18_fu_15852;
reg   [31:0] ref_patch_dy_23_53_18_fu_15856;
reg   [31:0] ref_patch_dy_23_54_18_fu_15860;
reg   [31:0] ref_patch_dy_23_55_18_fu_15864;
reg   [31:0] ref_patch_dy_23_56_18_fu_15868;
reg   [31:0] ref_patch_dy_23_57_18_fu_15872;
reg   [31:0] ref_patch_dy_23_58_18_fu_15876;
reg   [31:0] ref_patch_dy_23_59_18_fu_15880;
reg   [31:0] ref_patch_dy_23_60_18_fu_15884;
reg   [31:0] ref_patch_dy_23_61_18_fu_15888;
reg   [31:0] ref_patch_dy_23_62_18_fu_15892;
reg   [31:0] ref_patch_dy_23_63_18_fu_15896;
reg   [31:0] ref_patch_dy_23_0_18_fu_15900;
reg   [31:0] ref_patch_dy_23_1_18_fu_15904;
reg   [31:0] ref_patch_dy_23_2_18_fu_15908;
reg   [31:0] ref_patch_dy_23_3_18_fu_15912;
reg   [31:0] ref_patch_dy_23_4_18_fu_15916;
reg   [31:0] ref_patch_dy_23_5_18_fu_15920;
reg   [31:0] ref_patch_dy_23_6_18_fu_15924;
reg   [31:0] ref_patch_dy_23_7_18_fu_15928;
reg   [31:0] ref_patch_dy_23_8_18_fu_15932;
reg   [31:0] ref_patch_dy_23_9_18_fu_15936;
reg   [31:0] ref_patch_dy_23_10_19_fu_15940;
reg   [31:0] ref_patch_dy_23_11_19_fu_15944;
reg   [31:0] ref_patch_dy_23_12_19_fu_15948;
reg   [31:0] ref_patch_dy_23_13_19_fu_15952;
reg   [31:0] ref_patch_dy_23_14_19_fu_15956;
reg   [31:0] ref_patch_dy_23_15_19_fu_15960;
reg   [31:0] ref_patch_dy_23_16_19_fu_15964;
reg   [31:0] ref_patch_dy_23_17_19_fu_15968;
reg   [31:0] ref_patch_dy_23_18_19_fu_15972;
reg   [31:0] ref_patch_dy_23_19_19_fu_15976;
reg   [31:0] ref_patch_dy_23_20_19_fu_15980;
reg   [31:0] ref_patch_dy_23_21_19_fu_15984;
reg   [31:0] ref_patch_dy_23_22_19_fu_15988;
reg   [31:0] ref_patch_dy_23_23_19_fu_15992;
reg   [31:0] ref_patch_dy_23_24_19_fu_15996;
reg   [31:0] ref_patch_dy_23_25_19_fu_16000;
reg   [31:0] ref_patch_dy_23_26_19_fu_16004;
reg   [31:0] ref_patch_dy_23_27_19_fu_16008;
reg   [31:0] ref_patch_dy_23_28_19_fu_16012;
reg   [31:0] ref_patch_dy_23_29_19_fu_16016;
reg   [31:0] ref_patch_dy_23_30_19_fu_16020;
reg   [31:0] ref_patch_dy_23_31_19_fu_16024;
reg   [31:0] ref_patch_dy_23_32_19_fu_16028;
reg   [31:0] ref_patch_dy_23_33_19_fu_16032;
reg   [31:0] ref_patch_dy_23_34_19_fu_16036;
reg   [31:0] ref_patch_dy_23_35_19_fu_16040;
reg   [31:0] ref_patch_dy_23_36_19_fu_16044;
reg   [31:0] ref_patch_dy_23_37_19_fu_16048;
reg   [31:0] ref_patch_dy_23_38_19_fu_16052;
reg   [31:0] ref_patch_dy_23_39_19_fu_16056;
reg   [31:0] ref_patch_dy_23_40_19_fu_16060;
reg   [31:0] ref_patch_dy_23_41_19_fu_16064;
reg   [31:0] ref_patch_dy_23_42_19_fu_16068;
reg   [31:0] ref_patch_dy_23_43_19_fu_16072;
reg   [31:0] ref_patch_dy_23_44_19_fu_16076;
reg   [31:0] ref_patch_dy_23_45_19_fu_16080;
reg   [31:0] ref_patch_dy_23_46_19_fu_16084;
reg   [31:0] ref_patch_dy_23_47_19_fu_16088;
reg   [31:0] ref_patch_dy_23_48_19_fu_16092;
reg   [31:0] ref_patch_dy_23_49_19_fu_16096;
reg   [31:0] ref_patch_dy_23_50_19_fu_16100;
reg   [31:0] ref_patch_dy_23_51_19_fu_16104;
reg   [31:0] ref_patch_dy_23_52_19_fu_16108;
reg   [31:0] ref_patch_dy_23_53_19_fu_16112;
reg   [31:0] ref_patch_dy_23_54_19_fu_16116;
reg   [31:0] ref_patch_dy_23_55_19_fu_16120;
reg   [31:0] ref_patch_dy_23_56_19_fu_16124;
reg   [31:0] ref_patch_dy_23_57_19_fu_16128;
reg   [31:0] ref_patch_dy_23_58_19_fu_16132;
reg   [31:0] ref_patch_dy_23_59_19_fu_16136;
reg   [31:0] ref_patch_dy_23_60_19_fu_16140;
reg   [31:0] ref_patch_dy_23_61_19_fu_16144;
reg   [31:0] ref_patch_dy_23_62_19_fu_16148;
reg   [31:0] ref_patch_dy_23_63_19_fu_16152;
reg   [31:0] ref_patch_dy_23_0_19_fu_16156;
reg   [31:0] ref_patch_dy_23_1_19_fu_16160;
reg   [31:0] ref_patch_dy_23_2_19_fu_16164;
reg   [31:0] ref_patch_dy_23_3_19_fu_16168;
reg   [31:0] ref_patch_dy_23_4_19_fu_16172;
reg   [31:0] ref_patch_dy_23_5_19_fu_16176;
reg   [31:0] ref_patch_dy_23_6_19_fu_16180;
reg   [31:0] ref_patch_dy_23_7_19_fu_16184;
reg   [31:0] ref_patch_dy_23_8_19_fu_16188;
reg   [31:0] ref_patch_dy_23_9_19_fu_16192;
reg   [31:0] ref_patch_dy_23_10_20_fu_16196;
reg   [31:0] ref_patch_dy_23_11_20_fu_16200;
reg   [31:0] ref_patch_dy_23_12_20_fu_16204;
reg   [31:0] ref_patch_dy_23_13_20_fu_16208;
reg   [31:0] ref_patch_dy_23_14_20_fu_16212;
reg   [31:0] ref_patch_dy_23_15_20_fu_16216;
reg   [31:0] ref_patch_dy_23_16_20_fu_16220;
reg   [31:0] ref_patch_dy_23_17_20_fu_16224;
reg   [31:0] ref_patch_dy_23_18_20_fu_16228;
reg   [31:0] ref_patch_dy_23_19_20_fu_16232;
reg   [31:0] ref_patch_dy_23_20_20_fu_16236;
reg   [31:0] ref_patch_dy_23_21_20_fu_16240;
reg   [31:0] ref_patch_dy_23_22_20_fu_16244;
reg   [31:0] ref_patch_dy_23_23_20_fu_16248;
reg   [31:0] ref_patch_dy_23_24_20_fu_16252;
reg   [31:0] ref_patch_dy_23_25_20_fu_16256;
reg   [31:0] ref_patch_dy_23_26_20_fu_16260;
reg   [31:0] ref_patch_dy_23_27_20_fu_16264;
reg   [31:0] ref_patch_dy_23_28_20_fu_16268;
reg   [31:0] ref_patch_dy_23_29_20_fu_16272;
reg   [31:0] ref_patch_dy_23_30_20_fu_16276;
reg   [31:0] ref_patch_dy_23_31_20_fu_16280;
reg   [31:0] ref_patch_dy_23_32_20_fu_16284;
reg   [31:0] ref_patch_dy_23_33_20_fu_16288;
reg   [31:0] ref_patch_dy_23_34_20_fu_16292;
reg   [31:0] ref_patch_dy_23_35_20_fu_16296;
reg   [31:0] ref_patch_dy_23_36_20_fu_16300;
reg   [31:0] ref_patch_dy_23_37_20_fu_16304;
reg   [31:0] ref_patch_dy_23_38_20_fu_16308;
reg   [31:0] ref_patch_dy_23_39_20_fu_16312;
reg   [31:0] ref_patch_dy_23_40_20_fu_16316;
reg   [31:0] ref_patch_dy_23_41_20_fu_16320;
reg   [31:0] ref_patch_dy_23_42_20_fu_16324;
reg   [31:0] ref_patch_dy_23_43_20_fu_16328;
reg   [31:0] ref_patch_dy_23_44_20_fu_16332;
reg   [31:0] ref_patch_dy_23_45_20_fu_16336;
reg   [31:0] ref_patch_dy_23_46_20_fu_16340;
reg   [31:0] ref_patch_dy_23_47_20_fu_16344;
reg   [31:0] ref_patch_dy_23_48_20_fu_16348;
reg   [31:0] ref_patch_dy_23_49_20_fu_16352;
reg   [31:0] ref_patch_dy_23_50_20_fu_16356;
reg   [31:0] ref_patch_dy_23_51_20_fu_16360;
reg   [31:0] ref_patch_dy_23_52_20_fu_16364;
reg   [31:0] ref_patch_dy_23_53_20_fu_16368;
reg   [31:0] ref_patch_dy_23_54_20_fu_16372;
reg   [31:0] ref_patch_dy_23_55_20_fu_16376;
reg   [31:0] ref_patch_dy_23_56_20_fu_16380;
reg   [31:0] ref_patch_dy_23_57_20_fu_16384;
reg   [31:0] ref_patch_dy_23_58_20_fu_16388;
reg   [31:0] ref_patch_dy_23_59_20_fu_16392;
reg   [31:0] ref_patch_dy_23_60_20_fu_16396;
reg   [31:0] ref_patch_dy_23_61_20_fu_16400;
reg   [31:0] ref_patch_dy_23_62_20_fu_16404;
reg   [31:0] ref_patch_dy_23_63_20_fu_16408;
reg   [31:0] ref_patch_dy_23_0_20_fu_16412;
reg   [31:0] ref_patch_dy_23_1_20_fu_16416;
reg   [31:0] ref_patch_dy_23_2_20_fu_16420;
reg   [31:0] ref_patch_dy_23_3_20_fu_16424;
reg   [31:0] ref_patch_dy_23_4_20_fu_16428;
reg   [31:0] ref_patch_dy_23_5_20_fu_16432;
reg   [31:0] ref_patch_dy_23_6_20_fu_16436;
reg   [31:0] ref_patch_dy_23_7_20_fu_16440;
reg   [31:0] ref_patch_dy_23_8_20_fu_16444;
reg   [31:0] ref_patch_dy_23_9_20_fu_16448;
reg   [31:0] ref_patch_dy_23_10_21_fu_16452;
reg   [31:0] ref_patch_dy_23_11_21_fu_16456;
reg   [31:0] ref_patch_dy_23_12_21_fu_16460;
reg   [31:0] ref_patch_dy_23_13_21_fu_16464;
reg   [31:0] ref_patch_dy_23_14_21_fu_16468;
reg   [31:0] ref_patch_dy_23_15_21_fu_16472;
reg   [31:0] ref_patch_dy_23_16_21_fu_16476;
reg   [31:0] ref_patch_dy_23_17_21_fu_16480;
reg   [31:0] ref_patch_dy_23_18_21_fu_16484;
reg   [31:0] ref_patch_dy_23_19_21_fu_16488;
reg   [31:0] ref_patch_dy_23_20_21_fu_16492;
reg   [31:0] ref_patch_dy_23_21_21_fu_16496;
reg   [31:0] ref_patch_dy_23_22_21_fu_16500;
reg   [31:0] ref_patch_dy_23_23_21_fu_16504;
reg   [31:0] ref_patch_dy_23_24_21_fu_16508;
reg   [31:0] ref_patch_dy_23_25_21_fu_16512;
reg   [31:0] ref_patch_dy_23_26_21_fu_16516;
reg   [31:0] ref_patch_dy_23_27_21_fu_16520;
reg   [31:0] ref_patch_dy_23_28_21_fu_16524;
reg   [31:0] ref_patch_dy_23_29_21_fu_16528;
reg   [31:0] ref_patch_dy_23_30_21_fu_16532;
reg   [31:0] ref_patch_dy_23_31_21_fu_16536;
reg   [31:0] ref_patch_dy_23_32_21_fu_16540;
reg   [31:0] ref_patch_dy_23_33_21_fu_16544;
reg   [31:0] ref_patch_dy_23_34_21_fu_16548;
reg   [31:0] ref_patch_dy_23_35_21_fu_16552;
reg   [31:0] ref_patch_dy_23_36_21_fu_16556;
reg   [31:0] ref_patch_dy_23_37_21_fu_16560;
reg   [31:0] ref_patch_dy_23_38_21_fu_16564;
reg   [31:0] ref_patch_dy_23_39_21_fu_16568;
reg   [31:0] ref_patch_dy_23_40_21_fu_16572;
reg   [31:0] ref_patch_dy_23_41_21_fu_16576;
reg   [31:0] ref_patch_dy_23_42_21_fu_16580;
reg   [31:0] ref_patch_dy_23_43_21_fu_16584;
reg   [31:0] ref_patch_dy_23_44_21_fu_16588;
reg   [31:0] ref_patch_dy_23_45_21_fu_16592;
reg   [31:0] ref_patch_dy_23_46_21_fu_16596;
reg   [31:0] ref_patch_dy_23_47_21_fu_16600;
reg   [31:0] ref_patch_dy_23_48_21_fu_16604;
reg   [31:0] ref_patch_dy_23_49_21_fu_16608;
reg   [31:0] ref_patch_dy_23_50_21_fu_16612;
reg   [31:0] ref_patch_dy_23_51_21_fu_16616;
reg   [31:0] ref_patch_dy_23_52_21_fu_16620;
reg   [31:0] ref_patch_dy_23_53_21_fu_16624;
reg   [31:0] ref_patch_dy_23_54_21_fu_16628;
reg   [31:0] ref_patch_dy_23_55_21_fu_16632;
reg   [31:0] ref_patch_dy_23_56_21_fu_16636;
reg   [31:0] ref_patch_dy_23_57_21_fu_16640;
reg   [31:0] ref_patch_dy_23_58_21_fu_16644;
reg   [31:0] ref_patch_dy_23_59_21_fu_16648;
reg   [31:0] ref_patch_dy_23_60_21_fu_16652;
reg   [31:0] ref_patch_dy_23_61_21_fu_16656;
reg   [31:0] ref_patch_dy_23_62_21_fu_16660;
reg   [31:0] ref_patch_dy_23_63_21_fu_16664;
reg   [31:0] ref_patch_dy_23_0_21_fu_16668;
reg   [31:0] ref_patch_dy_23_1_21_fu_16672;
reg   [31:0] ref_patch_dy_23_2_21_fu_16676;
reg   [31:0] ref_patch_dy_23_3_21_fu_16680;
reg   [31:0] ref_patch_dy_23_4_21_fu_16684;
reg   [31:0] ref_patch_dy_23_5_21_fu_16688;
reg   [31:0] ref_patch_dy_23_6_21_fu_16692;
reg   [31:0] ref_patch_dy_23_7_21_fu_16696;
reg   [31:0] ref_patch_dy_23_8_21_fu_16700;
reg   [31:0] ref_patch_dy_23_9_21_fu_16704;
reg   [31:0] ref_patch_dy_23_10_22_fu_16708;
reg   [31:0] ref_patch_dy_23_11_22_fu_16712;
reg   [31:0] ref_patch_dy_23_12_22_fu_16716;
reg   [31:0] ref_patch_dy_23_13_22_fu_16720;
reg   [31:0] ref_patch_dy_23_14_22_fu_16724;
reg   [31:0] ref_patch_dy_23_15_22_fu_16728;
reg   [31:0] ref_patch_dy_23_16_22_fu_16732;
reg   [31:0] ref_patch_dy_23_17_22_fu_16736;
reg   [31:0] ref_patch_dy_23_18_22_fu_16740;
reg   [31:0] ref_patch_dy_23_19_22_fu_16744;
reg   [31:0] ref_patch_dy_23_20_22_fu_16748;
reg   [31:0] ref_patch_dy_23_21_22_fu_16752;
reg   [31:0] ref_patch_dy_23_22_22_fu_16756;
reg   [31:0] ref_patch_dy_23_23_22_fu_16760;
reg   [31:0] ref_patch_dy_23_24_22_fu_16764;
reg   [31:0] ref_patch_dy_23_25_22_fu_16768;
reg   [31:0] ref_patch_dy_23_26_22_fu_16772;
reg   [31:0] ref_patch_dy_23_27_22_fu_16776;
reg   [31:0] ref_patch_dy_23_28_22_fu_16780;
reg   [31:0] ref_patch_dy_23_29_22_fu_16784;
reg   [31:0] ref_patch_dy_23_30_22_fu_16788;
reg   [31:0] ref_patch_dy_23_31_22_fu_16792;
reg   [31:0] ref_patch_dy_23_32_22_fu_16796;
reg   [31:0] ref_patch_dy_23_33_22_fu_16800;
reg   [31:0] ref_patch_dy_23_34_22_fu_16804;
reg   [31:0] ref_patch_dy_23_35_22_fu_16808;
reg   [31:0] ref_patch_dy_23_36_22_fu_16812;
reg   [31:0] ref_patch_dy_23_37_22_fu_16816;
reg   [31:0] ref_patch_dy_23_38_22_fu_16820;
reg   [31:0] ref_patch_dy_23_39_22_fu_16824;
reg   [31:0] ref_patch_dy_23_40_22_fu_16828;
reg   [31:0] ref_patch_dy_23_41_22_fu_16832;
reg   [31:0] ref_patch_dy_23_42_22_fu_16836;
reg   [31:0] ref_patch_dy_23_43_22_fu_16840;
reg   [31:0] ref_patch_dy_23_44_22_fu_16844;
reg   [31:0] ref_patch_dy_23_45_22_fu_16848;
reg   [31:0] ref_patch_dy_23_46_22_fu_16852;
reg   [31:0] ref_patch_dy_23_47_22_fu_16856;
reg   [31:0] ref_patch_dy_23_48_22_fu_16860;
reg   [31:0] ref_patch_dy_23_49_22_fu_16864;
reg   [31:0] ref_patch_dy_23_50_22_fu_16868;
reg   [31:0] ref_patch_dy_23_51_22_fu_16872;
reg   [31:0] ref_patch_dy_23_52_22_fu_16876;
reg   [31:0] ref_patch_dy_23_53_22_fu_16880;
reg   [31:0] ref_patch_dy_23_54_22_fu_16884;
reg   [31:0] ref_patch_dy_23_55_22_fu_16888;
reg   [31:0] ref_patch_dy_23_56_22_fu_16892;
reg   [31:0] ref_patch_dy_23_57_22_fu_16896;
reg   [31:0] ref_patch_dy_23_58_22_fu_16900;
reg   [31:0] ref_patch_dy_23_59_22_fu_16904;
reg   [31:0] ref_patch_dy_23_60_22_fu_16908;
reg   [31:0] ref_patch_dy_23_61_22_fu_16912;
reg   [31:0] ref_patch_dy_23_62_22_fu_16916;
reg   [31:0] ref_patch_dy_23_63_22_fu_16920;
reg   [31:0] ref_patch_dy_23_0_22_fu_16924;
reg   [31:0] ref_patch_dy_23_1_22_fu_16928;
reg   [31:0] ref_patch_dy_23_2_22_fu_16932;
reg   [31:0] ref_patch_dy_23_3_22_fu_16936;
reg   [31:0] ref_patch_dy_23_4_22_fu_16940;
reg   [31:0] ref_patch_dy_23_5_22_fu_16944;
reg   [31:0] ref_patch_dy_23_6_22_fu_16948;
reg   [31:0] ref_patch_dy_23_7_22_fu_16952;
reg   [31:0] ref_patch_dy_23_8_22_fu_16956;
reg   [31:0] ref_patch_dy_23_9_22_fu_16960;
reg   [31:0] ref_patch_dy_23_10_23_fu_16964;
reg   [31:0] ref_patch_dy_23_11_23_fu_16968;
reg   [31:0] ref_patch_dy_23_12_23_fu_16972;
reg   [31:0] ref_patch_dy_23_13_23_fu_16976;
reg   [31:0] ref_patch_dy_23_14_23_fu_16980;
reg   [31:0] ref_patch_dy_23_15_23_fu_16984;
reg   [31:0] ref_patch_dy_23_16_23_fu_16988;
reg   [31:0] ref_patch_dy_23_17_23_fu_16992;
reg   [31:0] ref_patch_dy_23_18_23_fu_16996;
reg   [31:0] ref_patch_dy_23_19_23_fu_17000;
reg   [31:0] ref_patch_dy_23_20_23_fu_17004;
reg   [31:0] ref_patch_dy_23_21_23_fu_17008;
reg   [31:0] ref_patch_dy_23_22_23_fu_17012;
reg   [31:0] ref_patch_dy_23_23_23_fu_17016;
reg   [31:0] ref_patch_dy_23_24_23_fu_17020;
reg   [31:0] ref_patch_dy_23_25_23_fu_17024;
reg   [31:0] ref_patch_dy_23_26_23_fu_17028;
reg   [31:0] ref_patch_dy_23_27_23_fu_17032;
reg   [31:0] ref_patch_dy_23_28_23_fu_17036;
reg   [31:0] ref_patch_dy_23_29_23_fu_17040;
reg   [31:0] ref_patch_dy_23_30_23_fu_17044;
reg   [31:0] ref_patch_dy_23_31_23_fu_17048;
reg   [31:0] ref_patch_dy_23_32_23_fu_17052;
reg   [31:0] ref_patch_dy_23_33_23_fu_17056;
reg   [31:0] ref_patch_dy_23_34_23_fu_17060;
reg   [31:0] ref_patch_dy_23_35_23_fu_17064;
reg   [31:0] ref_patch_dy_23_36_23_fu_17068;
reg   [31:0] ref_patch_dy_23_37_23_fu_17072;
reg   [31:0] ref_patch_dy_23_38_23_fu_17076;
reg   [31:0] ref_patch_dy_23_39_23_fu_17080;
reg   [31:0] ref_patch_dy_23_40_23_fu_17084;
reg   [31:0] ref_patch_dy_23_41_23_fu_17088;
reg   [31:0] ref_patch_dy_23_42_23_fu_17092;
reg   [31:0] ref_patch_dy_23_43_23_fu_17096;
reg   [31:0] ref_patch_dy_23_44_23_fu_17100;
reg   [31:0] ref_patch_dy_23_45_23_fu_17104;
reg   [31:0] ref_patch_dy_23_46_23_fu_17108;
reg   [31:0] ref_patch_dy_23_47_23_fu_17112;
reg   [31:0] ref_patch_dy_23_48_23_fu_17116;
reg   [31:0] ref_patch_dy_23_49_23_fu_17120;
reg   [31:0] ref_patch_dy_23_50_23_fu_17124;
reg   [31:0] ref_patch_dy_23_51_23_fu_17128;
reg   [31:0] ref_patch_dy_23_52_23_fu_17132;
reg   [31:0] ref_patch_dy_23_53_23_fu_17136;
reg   [31:0] ref_patch_dy_23_54_23_fu_17140;
reg   [31:0] ref_patch_dy_23_55_23_fu_17144;
reg   [31:0] ref_patch_dy_23_56_23_fu_17148;
reg   [31:0] ref_patch_dy_23_57_23_fu_17152;
reg   [31:0] ref_patch_dy_23_58_23_fu_17156;
reg   [31:0] ref_patch_dy_23_59_23_fu_17160;
reg   [31:0] ref_patch_dy_23_60_23_fu_17164;
reg   [31:0] ref_patch_dy_23_61_23_fu_17168;
reg   [31:0] ref_patch_dy_23_62_23_fu_17172;
reg   [31:0] ref_patch_dy_23_63_23_fu_17176;
reg   [31:0] ref_patch_dy_23_0_23_fu_17180;
reg   [31:0] ref_patch_dy_23_1_23_fu_17184;
reg   [31:0] ref_patch_dy_23_2_23_fu_17188;
reg   [31:0] ref_patch_dy_23_3_23_fu_17192;
reg   [31:0] ref_patch_dy_23_4_23_fu_17196;
reg   [31:0] ref_patch_dy_23_5_23_fu_17200;
reg   [31:0] ref_patch_dy_23_6_23_fu_17204;
reg   [31:0] ref_patch_dy_23_7_23_fu_17208;
reg   [31:0] ref_patch_dy_23_8_23_fu_17212;
reg   [31:0] ref_patch_dy_23_9_23_fu_17216;
reg   [31:0] ref_patch_dy_23_10_fu_17220;
reg   [31:0] ref_patch_dy_23_11_fu_17224;
reg   [31:0] ref_patch_dy_23_12_fu_17228;
reg   [31:0] ref_patch_dy_23_13_fu_17232;
reg   [31:0] ref_patch_dy_23_14_fu_17236;
reg   [31:0] ref_patch_dy_23_15_fu_17240;
reg   [31:0] ref_patch_dy_23_16_fu_17244;
reg   [31:0] ref_patch_dy_23_17_fu_17248;
reg   [31:0] ref_patch_dy_23_18_fu_17252;
reg   [31:0] ref_patch_dy_23_19_fu_17256;
reg   [31:0] ref_patch_dy_23_20_fu_17260;
reg   [31:0] ref_patch_dy_23_21_fu_17264;
reg   [31:0] ref_patch_dy_23_22_fu_17268;
reg   [31:0] ref_patch_dy_23_23_fu_17272;
reg   [31:0] ref_patch_dy_23_24_fu_17276;
reg   [31:0] ref_patch_dy_23_25_fu_17280;
reg   [31:0] ref_patch_dy_23_26_fu_17284;
reg   [31:0] ref_patch_dy_23_27_fu_17288;
reg   [31:0] ref_patch_dy_23_28_fu_17292;
reg   [31:0] ref_patch_dy_23_29_fu_17296;
reg   [31:0] ref_patch_dy_23_30_fu_17300;
reg   [31:0] ref_patch_dy_23_31_fu_17304;
reg   [31:0] ref_patch_dy_23_32_fu_17308;
reg   [31:0] ref_patch_dy_23_33_fu_17312;
reg   [31:0] ref_patch_dy_23_34_fu_17316;
reg   [31:0] ref_patch_dy_23_35_fu_17320;
reg   [31:0] ref_patch_dy_23_36_fu_17324;
reg   [31:0] ref_patch_dy_23_37_fu_17328;
reg   [31:0] ref_patch_dy_23_38_fu_17332;
reg   [31:0] ref_patch_dy_23_39_fu_17336;
reg   [31:0] ref_patch_dy_23_40_fu_17340;
reg   [31:0] ref_patch_dy_23_41_fu_17344;
reg   [31:0] ref_patch_dy_23_42_fu_17348;
reg   [31:0] ref_patch_dy_23_43_fu_17352;
reg   [31:0] ref_patch_dy_23_44_fu_17356;
reg   [31:0] ref_patch_dy_23_45_fu_17360;
reg   [31:0] ref_patch_dy_23_46_fu_17364;
reg   [31:0] ref_patch_dy_23_47_fu_17368;
reg   [31:0] ref_patch_dy_23_48_fu_17372;
reg   [31:0] ref_patch_dy_23_49_fu_17376;
reg   [31:0] ref_patch_dy_23_50_fu_17380;
reg   [31:0] ref_patch_dy_23_51_fu_17384;
reg   [31:0] ref_patch_dy_23_52_fu_17388;
reg   [31:0] ref_patch_dy_23_53_fu_17392;
reg   [31:0] ref_patch_dy_23_54_fu_17396;
reg   [31:0] ref_patch_dy_23_55_fu_17400;
reg   [31:0] ref_patch_dy_23_56_fu_17404;
reg   [31:0] ref_patch_dy_23_57_fu_17408;
reg   [31:0] ref_patch_dy_23_58_fu_17412;
reg   [31:0] ref_patch_dy_23_59_fu_17416;
reg   [31:0] ref_patch_dy_23_60_fu_17420;
reg   [31:0] ref_patch_dy_23_61_fu_17424;
reg   [31:0] ref_patch_dy_23_62_fu_17428;
reg   [31:0] ref_patch_dy_23_63_fu_17432;
reg   [31:0] H_inv_23_0_fu_17436;
wire   [31:0] grp_fu_25183_p2;
reg   [31:0] H_inv_23_3_fu_17440;
reg   [31:0] H_inv_23_6_fu_17444;
reg   [31:0] H_inv_23_3_1_fu_17448;
reg   [31:0] H_inv_23_4_fu_17452;
reg   [31:0] H_inv_23_7_fu_17456;
reg   [31:0] H_inv_23_6_1_fu_17460;
reg   [31:0] H_inv_23_7_1_fu_17464;
reg   [31:0] H_inv_23_8_fu_17468;
reg   [31:0] H_inv_23_0_1_fu_17472;
reg   [31:0] H_inv_23_3_2_fu_17476;
reg   [31:0] H_inv_23_6_2_fu_17480;
reg   [31:0] H_inv_23_3_3_fu_17484;
reg   [31:0] H_inv_23_4_1_fu_17488;
reg   [31:0] H_inv_23_7_2_fu_17492;
reg   [31:0] H_inv_23_6_3_fu_17496;
reg   [31:0] H_inv_23_7_3_fu_17500;
reg   [31:0] H_inv_23_8_1_fu_17504;
reg   [31:0] H_inv_23_0_2_fu_17508;
reg   [31:0] H_inv_23_3_4_fu_17512;
reg   [31:0] H_inv_23_6_4_fu_17516;
reg   [31:0] H_inv_23_3_5_fu_17520;
reg   [31:0] H_inv_23_4_2_fu_17524;
reg   [31:0] H_inv_23_7_4_fu_17528;
reg   [31:0] H_inv_23_6_5_fu_17532;
reg   [31:0] H_inv_23_7_5_fu_17536;
reg   [31:0] H_inv_23_8_2_fu_17540;
reg   [31:0] H_inv_23_0_3_fu_17544;
reg   [31:0] H_inv_23_3_6_fu_17548;
reg   [31:0] H_inv_23_6_6_fu_17552;
reg   [31:0] H_inv_23_3_7_fu_17556;
reg   [31:0] H_inv_23_4_3_fu_17560;
reg   [31:0] H_inv_23_7_6_fu_17564;
reg   [31:0] H_inv_23_6_7_fu_17568;
reg   [31:0] H_inv_23_7_7_fu_17572;
reg   [31:0] H_inv_23_8_3_fu_17576;
reg   [31:0] H_inv_23_0_4_fu_17580;
reg   [31:0] H_inv_23_3_8_fu_17584;
reg   [31:0] H_inv_23_6_8_fu_17588;
reg   [31:0] H_inv_23_3_9_fu_17592;
reg   [31:0] H_inv_23_4_4_fu_17596;
reg   [31:0] H_inv_23_7_8_fu_17600;
reg   [31:0] H_inv_23_6_9_fu_17604;
reg   [31:0] H_inv_23_7_9_fu_17608;
reg   [31:0] H_inv_23_8_4_fu_17612;
reg   [31:0] H_inv_23_0_5_fu_17616;
reg   [31:0] H_inv_23_3_10_fu_17620;
reg   [31:0] H_inv_23_6_10_fu_17624;
reg   [31:0] H_inv_23_3_11_fu_17628;
reg   [31:0] H_inv_23_4_5_fu_17632;
reg   [31:0] H_inv_23_7_10_fu_17636;
reg   [31:0] H_inv_23_6_11_fu_17640;
reg   [31:0] H_inv_23_7_11_fu_17644;
reg   [31:0] H_inv_23_8_5_fu_17648;
reg   [31:0] H_inv_23_0_6_fu_17652;
reg   [31:0] H_inv_23_3_12_fu_17656;
reg   [31:0] H_inv_23_6_12_fu_17660;
reg   [31:0] H_inv_23_3_13_fu_17664;
reg   [31:0] H_inv_23_4_6_fu_17668;
reg   [31:0] H_inv_23_7_12_fu_17672;
reg   [31:0] H_inv_23_6_13_fu_17676;
reg   [31:0] H_inv_23_7_13_fu_17680;
reg   [31:0] H_inv_23_8_6_fu_17684;
reg   [31:0] H_inv_23_0_7_fu_17688;
reg   [31:0] H_inv_23_3_14_fu_17692;
reg   [31:0] H_inv_23_6_14_fu_17696;
reg   [31:0] H_inv_23_3_15_fu_17700;
reg   [31:0] H_inv_23_4_7_fu_17704;
reg   [31:0] H_inv_23_7_14_fu_17708;
reg   [31:0] H_inv_23_6_15_fu_17712;
reg   [31:0] H_inv_23_7_15_fu_17716;
reg   [31:0] H_inv_23_8_7_fu_17720;
reg   [31:0] H_inv_23_0_8_fu_17724;
reg   [31:0] H_inv_23_3_16_fu_17728;
reg   [31:0] H_inv_23_6_16_fu_17732;
reg   [31:0] H_inv_23_3_17_fu_17736;
reg   [31:0] H_inv_23_4_8_fu_17740;
reg   [31:0] H_inv_23_7_16_fu_17744;
reg   [31:0] H_inv_23_6_17_fu_17748;
reg   [31:0] H_inv_23_7_17_fu_17752;
reg   [31:0] H_inv_23_8_8_fu_17756;
reg   [31:0] H_inv_23_0_9_fu_17760;
reg   [31:0] H_inv_23_3_18_fu_17764;
reg   [31:0] H_inv_23_6_18_fu_17768;
reg   [31:0] H_inv_23_3_19_fu_17772;
reg   [31:0] H_inv_23_4_9_fu_17776;
reg   [31:0] H_inv_23_7_18_fu_17780;
reg   [31:0] H_inv_23_6_19_fu_17784;
reg   [31:0] H_inv_23_7_19_fu_17788;
reg   [31:0] H_inv_23_8_9_fu_17792;
reg   [31:0] H_inv_23_0_10_fu_17796;
reg   [31:0] H_inv_23_3_20_fu_17800;
reg   [31:0] H_inv_23_6_20_fu_17804;
reg   [31:0] H_inv_23_3_21_fu_17808;
reg   [31:0] H_inv_23_4_10_fu_17812;
reg   [31:0] H_inv_23_7_20_fu_17816;
reg   [31:0] H_inv_23_6_21_fu_17820;
reg   [31:0] H_inv_23_7_21_fu_17824;
reg   [31:0] H_inv_23_8_10_fu_17828;
reg   [31:0] H_inv_23_0_11_fu_17832;
reg   [31:0] H_inv_23_3_22_fu_17836;
reg   [31:0] H_inv_23_6_22_fu_17840;
reg   [31:0] H_inv_23_3_23_fu_17844;
reg   [31:0] H_inv_23_4_11_fu_17848;
reg   [31:0] H_inv_23_7_22_fu_17852;
reg   [31:0] H_inv_23_6_23_fu_17856;
reg   [31:0] H_inv_23_7_23_fu_17860;
reg   [31:0] H_inv_23_8_11_fu_17864;
reg   [31:0] H_inv_23_0_12_fu_17868;
reg   [31:0] H_inv_23_3_24_fu_17872;
reg   [31:0] H_inv_23_6_24_fu_17876;
reg   [31:0] H_inv_23_3_25_fu_17880;
reg   [31:0] H_inv_23_4_12_fu_17884;
reg   [31:0] H_inv_23_7_24_fu_17888;
reg   [31:0] H_inv_23_6_25_fu_17892;
reg   [31:0] H_inv_23_7_25_fu_17896;
reg   [31:0] H_inv_23_8_12_fu_17900;
reg   [31:0] H_inv_23_0_13_fu_17904;
reg   [31:0] H_inv_23_3_26_fu_17908;
reg   [31:0] H_inv_23_6_26_fu_17912;
reg   [31:0] H_inv_23_3_27_fu_17916;
reg   [31:0] H_inv_23_4_13_fu_17920;
reg   [31:0] H_inv_23_7_26_fu_17924;
reg   [31:0] H_inv_23_6_27_fu_17928;
reg   [31:0] H_inv_23_7_27_fu_17932;
reg   [31:0] H_inv_23_8_13_fu_17936;
reg   [31:0] H_inv_23_0_14_fu_17940;
reg   [31:0] H_inv_23_3_28_fu_17944;
reg   [31:0] H_inv_23_6_28_fu_17948;
reg   [31:0] H_inv_23_3_29_fu_17952;
reg   [31:0] H_inv_23_4_14_fu_17956;
reg   [31:0] H_inv_23_7_28_fu_17960;
reg   [31:0] H_inv_23_6_29_fu_17964;
reg   [31:0] H_inv_23_7_29_fu_17968;
reg   [31:0] H_inv_23_8_14_fu_17972;
reg   [31:0] H_inv_23_0_15_fu_17976;
reg   [31:0] H_inv_23_3_30_fu_17980;
reg   [31:0] H_inv_23_6_30_fu_17984;
reg   [31:0] H_inv_23_3_31_fu_17988;
reg   [31:0] H_inv_23_4_15_fu_17992;
reg   [31:0] H_inv_23_7_30_fu_17996;
reg   [31:0] H_inv_23_6_31_fu_18000;
reg   [31:0] H_inv_23_7_31_fu_18004;
reg   [31:0] H_inv_23_8_15_fu_18008;
reg   [31:0] H_inv_23_0_16_fu_18012;
reg   [31:0] H_inv_23_3_32_fu_18016;
reg   [31:0] H_inv_23_6_32_fu_18020;
reg   [31:0] H_inv_23_3_33_fu_18024;
reg   [31:0] H_inv_23_4_16_fu_18028;
reg   [31:0] H_inv_23_7_32_fu_18032;
reg   [31:0] H_inv_23_6_33_fu_18036;
reg   [31:0] H_inv_23_7_33_fu_18040;
reg   [31:0] H_inv_23_8_16_fu_18044;
reg   [31:0] H_inv_23_0_17_fu_18048;
reg   [31:0] H_inv_23_3_34_fu_18052;
reg   [31:0] H_inv_23_6_34_fu_18056;
reg   [31:0] H_inv_23_3_35_fu_18060;
reg   [31:0] H_inv_23_4_17_fu_18064;
reg   [31:0] H_inv_23_7_34_fu_18068;
reg   [31:0] H_inv_23_6_35_fu_18072;
reg   [31:0] H_inv_23_7_35_fu_18076;
reg   [31:0] H_inv_23_8_17_fu_18080;
reg   [31:0] H_inv_23_0_18_fu_18084;
reg   [31:0] H_inv_23_3_36_fu_18088;
reg   [31:0] H_inv_23_6_36_fu_18092;
reg   [31:0] H_inv_23_3_37_fu_18096;
reg   [31:0] H_inv_23_4_18_fu_18100;
reg   [31:0] H_inv_23_7_36_fu_18104;
reg   [31:0] H_inv_23_6_37_fu_18108;
reg   [31:0] H_inv_23_7_37_fu_18112;
reg   [31:0] H_inv_23_8_18_fu_18116;
reg   [31:0] H_inv_23_0_19_fu_18120;
reg   [31:0] H_inv_23_3_38_fu_18124;
reg   [31:0] H_inv_23_6_38_fu_18128;
reg   [31:0] H_inv_23_3_39_fu_18132;
reg   [31:0] H_inv_23_4_19_fu_18136;
reg   [31:0] H_inv_23_7_38_fu_18140;
reg   [31:0] H_inv_23_6_39_fu_18144;
reg   [31:0] H_inv_23_7_39_fu_18148;
reg   [31:0] H_inv_23_8_19_fu_18152;
reg   [31:0] H_inv_23_0_20_fu_18156;
reg   [31:0] H_inv_23_3_40_fu_18160;
reg   [31:0] H_inv_23_6_40_fu_18164;
reg   [31:0] H_inv_23_3_41_fu_18168;
reg   [31:0] H_inv_23_4_20_fu_18172;
reg   [31:0] H_inv_23_7_40_fu_18176;
reg   [31:0] H_inv_23_6_41_fu_18180;
reg   [31:0] H_inv_23_7_41_fu_18184;
reg   [31:0] H_inv_23_8_20_fu_18188;
reg   [31:0] H_inv_23_0_21_fu_18192;
reg   [31:0] H_inv_23_3_42_fu_18196;
reg   [31:0] H_inv_23_6_42_fu_18200;
reg   [31:0] H_inv_23_3_43_fu_18204;
reg   [31:0] H_inv_23_4_21_fu_18208;
reg   [31:0] H_inv_23_7_42_fu_18212;
reg   [31:0] H_inv_23_6_43_fu_18216;
reg   [31:0] H_inv_23_7_43_fu_18220;
reg   [31:0] H_inv_23_8_21_fu_18224;
reg   [31:0] H_inv_23_0_22_fu_18228;
reg   [31:0] H_inv_23_3_44_fu_18232;
reg   [31:0] H_inv_23_6_44_fu_18236;
reg   [31:0] H_inv_23_3_45_fu_18240;
reg   [31:0] H_inv_23_4_22_fu_18244;
reg   [31:0] H_inv_23_7_44_fu_18248;
reg   [31:0] H_inv_23_6_45_fu_18252;
reg   [31:0] H_inv_23_7_45_fu_18256;
reg   [31:0] H_inv_23_8_22_fu_18260;
reg   [31:0] H_inv_23_0_23_fu_18264;
reg   [31:0] H_inv_23_3_46_fu_18268;
reg   [31:0] H_inv_23_6_46_fu_18272;
reg   [31:0] H_inv_23_3_47_fu_18276;
reg   [31:0] H_inv_23_4_23_fu_18280;
reg   [31:0] H_inv_23_7_46_fu_18284;
reg   [31:0] H_inv_23_6_47_fu_18288;
reg   [31:0] H_inv_23_7_47_fu_18292;
reg   [31:0] H_inv_23_8_23_fu_18296;
wire    ap_block_pp4_stage1;
wire    ap_block_pp4_stage2;
wire    ap_block_pp4_stage3;
wire    ap_block_pp4_stage4;
wire    ap_block_pp4_stage5;
wire    ap_block_pp4_stage6;
wire    ap_block_pp4_stage7;
wire    ap_block_pp4_stage8;
wire    ap_block_pp4_stage9;
wire    ap_block_pp4_stage10;
wire    ap_block_pp4_stage11;
wire    ap_block_pp4_stage12;
wire    ap_block_pp4_stage13;
wire    ap_block_pp4_stage14;
wire    ap_block_pp4_stage15;
wire    ap_block_pp4_stage16;
wire    ap_block_pp4_stage17;
wire    ap_block_pp4_stage18;
wire    ap_block_pp4_stage19;
wire    ap_block_pp4_stage20;
wire    ap_block_pp4_stage21;
wire    ap_block_pp4_stage22;
wire    ap_block_pp4_stage23;
wire    ap_block_pp4_stage24;
wire    ap_block_pp4_stage25;
wire    ap_block_pp4_stage26;
wire    ap_block_pp4_stage27;
wire    ap_block_pp4_stage28;
wire    ap_block_pp4_stage29;
wire    ap_block_pp4_stage30;
wire    ap_block_pp4_stage31;
wire    ap_block_pp4_stage32;
wire    ap_block_pp4_stage33;
wire    ap_block_pp4_stage34;
wire    ap_block_pp4_stage35;
wire    ap_block_pp4_stage36;
wire    ap_block_pp4_stage37;
wire    ap_block_pp4_stage38;
wire    ap_block_pp4_stage39;
wire    ap_block_pp4_stage40;
wire    ap_block_pp4_stage41;
wire    ap_block_pp4_stage42;
wire    ap_block_pp4_stage43;
wire    ap_block_pp4_stage44;
wire    ap_block_pp4_stage45;
wire    ap_block_pp4_stage46;
wire    ap_block_pp4_stage47;
reg   [31:0] grp_fu_25128_p0;
reg   [31:0] grp_fu_25128_p1;
reg   [31:0] grp_fu_25132_p0;
reg   [31:0] grp_fu_25132_p1;
reg   [31:0] grp_fu_25136_p0;
reg   [31:0] grp_fu_25136_p1;
reg   [31:0] grp_fu_25140_p0;
reg   [31:0] grp_fu_25140_p1;
reg   [31:0] grp_fu_25144_p0;
reg   [31:0] grp_fu_25144_p1;
reg   [31:0] grp_fu_25148_p0;
reg   [31:0] grp_fu_25148_p1;
reg   [31:0] grp_fu_25152_p0;
reg   [31:0] grp_fu_25152_p1;
reg   [31:0] grp_fu_25156_p0;
reg   [31:0] grp_fu_25156_p1;
reg   [31:0] grp_fu_25160_p0;
reg   [31:0] grp_fu_25160_p1;
reg   [31:0] grp_fu_25164_p0;
reg   [31:0] grp_fu_25164_p1;
reg   [31:0] grp_fu_25168_p0;
reg   [31:0] grp_fu_25168_p1;
reg   [31:0] grp_fu_25172_p0;
reg   [31:0] grp_fu_25172_p1;
reg   [31:0] grp_fu_25183_p0;
reg  signed [31:0] grp_fu_25187_p0;
reg  signed [31:0] grp_fu_25190_p0;
reg  signed [31:0] grp_fu_25193_p0;
wire   [11:0] next_urem_fu_27216_p2;
wire   [0:0] tmp_232_fu_27222_p2;
wire   [8:0] tmp_169_cast_fu_27518_p1;
wire   [8:0] tmp_90_fu_27522_p2;
wire   [8:0] tmp_178_cast_fu_27537_p1;
wire   [8:0] tmp_92_fu_27541_p2;
wire   [8:0] tmp_190_1_fu_27560_p2;
wire   [8:0] tmp_200_1_cast_fu_27575_p1;
wire   [8:0] tmp_201_1_fu_27579_p2;
wire   [8:0] tmp_190_2_fu_27594_p2;
wire   [8:0] tmp_190_9_fu_27608_p2;
wire   [8:0] tmp_200_2_cast_fu_27738_p1;
wire   [8:0] tmp_201_2_fu_27742_p2;
wire   [8:0] tmp_190_3_fu_27756_p2;
wire   [8:0] tmp_200_3_cast_fu_27890_p1;
wire   [8:0] tmp_201_3_fu_27894_p2;
wire   [8:0] tmp_190_s_fu_27905_p2;
wire   [8:0] tmp_190_4_fu_28039_p2;
wire   [8:0] tmp_190_10_fu_28053_p2;
wire   [8:0] tmp_200_4_cast_fu_28183_p1;
wire   [8:0] tmp_201_4_fu_28187_p2;
wire   [8:0] tmp_190_5_fu_28201_p2;
wire   [8:0] tmp_200_5_cast_fu_28335_p1;
wire   [8:0] tmp_201_5_fu_28339_p2;
wire   [8:0] tmp_190_11_fu_28470_p2;
wire   [8:0] tmp_190_6_fu_28724_p2;
wire   [8:0] tmp_190_12_fu_28738_p2;
wire   [8:0] tmp_200_6_cast_fu_28868_p1;
wire   [8:0] tmp_201_6_fu_28872_p2;
wire   [8:0] tmp_185_7_cast_fu_28882_p1;
wire   [8:0] tmp_190_7_fu_28886_p2;
wire   [8:0] tmp_200_7_cast_fu_29140_p1;
wire   [8:0] tmp_201_7_fu_29144_p2;
wire   [8:0] tmp_190_13_fu_29275_p2;
wire   [8:0] tmp_189_8_cast_fu_29525_p1;
wire   [8:0] tmp_190_8_fu_29529_p2;
wire   [8:0] tmp_201_8_fu_29543_p2;
wire   [8:0] tmp_201_9_fu_29677_p2;
wire   [8:0] tmp_201_s_fu_29691_p2;
wire   [8:0] tmp_190_16_fu_29821_p2;
wire   [8:0] tmp_201_10_fu_29955_p2;
wire   [8:0] tmp_201_11_fu_29969_p2;
wire   [8:0] tmp_190_17_fu_30099_p2;
wire   [8:0] tmp_201_12_fu_30353_p2;
wire   [8:0] tmp_201_13_fu_30367_p2;
wire   [8:0] tmp_190_18_fu_30377_p2;
wire   [8:0] tmp_185_cast_fu_30626_p1;
wire   [8:0] tmp_190_14_fu_30630_p2;
wire   [8:0] tmp_201_14_fu_30644_p2;
wire   [8:0] tmp_190_19_fu_30654_p2;
wire   [8:0] tmp_189_cast_fu_30903_p1;
wire   [8:0] tmp_190_15_fu_30907_p2;
wire   [8:0] tmp_201_15_fu_30921_p2;
wire   [8:0] tmp_190_20_fu_30931_p2;
wire   [8:0] tmp_201_16_fu_31304_p2;
wire   [8:0] tmp_201_17_fu_31318_p2;
wire   [8:0] tmp_190_21_fu_31328_p2;
wire   [8:0] tmp_201_18_fu_31701_p2;
wire   [8:0] tmp_201_19_fu_31715_p2;
wire   [8:0] tmp_190_24_fu_31725_p2;
wire   [8:0] tmp_201_20_fu_32098_p2;
wire   [8:0] tmp_201_21_fu_32112_p2;
wire   [8:0] tmp_190_25_fu_32122_p2;
wire   [8:0] tmp_185_8_cast_fu_32491_p1;
wire   [8:0] tmp_190_22_fu_32495_p2;
wire   [8:0] tmp_201_22_fu_32509_p2;
wire   [8:0] tmp_190_26_fu_32519_p2;
wire   [8:0] tmp_189_2_cast_fu_32888_p1;
wire   [8:0] tmp_190_23_fu_32892_p2;
wire   [8:0] tmp_201_23_fu_32906_p2;
wire   [8:0] tmp_190_27_fu_32916_p2;
wire   [8:0] tmp_201_24_fu_33289_p2;
wire   [8:0] tmp_201_25_fu_33303_p2;
wire   [8:0] tmp_190_28_fu_33313_p2;
wire   [8:0] tmp_201_26_fu_33686_p2;
wire   [8:0] tmp_201_27_fu_33700_p2;
wire   [8:0] tmp_190_29_fu_33710_p2;
wire   [8:0] tmp_201_28_fu_34083_p2;
wire   [8:0] tmp_201_29_fu_34097_p2;
wire   [8:0] tmp_190_32_fu_34107_p2;
wire   [8:0] tmp_185_9_cast_fu_34476_p1;
wire   [8:0] tmp_190_30_fu_34480_p2;
wire   [8:0] tmp_201_30_fu_34494_p2;
wire   [8:0] tmp_190_33_fu_34504_p2;
wire   [8:0] tmp_189_3_cast_fu_34873_p1;
wire   [8:0] tmp_190_31_fu_34877_p2;
wire   [8:0] tmp_201_31_fu_34891_p2;
wire   [8:0] tmp_190_34_fu_34901_p2;
wire   [8:0] tmp_201_32_fu_35274_p2;
wire   [8:0] tmp_201_33_fu_35288_p2;
wire   [8:0] tmp_190_35_fu_35298_p2;
wire   [8:0] tmp_201_34_fu_35671_p2;
wire   [8:0] tmp_201_35_fu_35685_p2;
wire   [8:0] tmp_190_36_fu_35695_p2;
wire   [8:0] tmp_201_36_fu_36068_p2;
wire   [8:0] tmp_190_37_fu_36078_p2;
wire   [8:0] tmp_201_37_fu_36091_p2;
wire   [8:0] tmp_185_10_cast_fu_36461_p1;
wire   [8:0] tmp_190_38_fu_36465_p2;
wire   [8:0] tmp_201_38_fu_36479_p2;
wire   [8:0] tmp_190_40_fu_36489_p2;
wire   [8:0] tmp_189_4_cast_fu_36858_p1;
wire   [8:0] tmp_190_39_fu_36862_p2;
wire   [8:0] tmp_201_39_fu_36876_p2;
wire   [8:0] tmp_190_41_fu_36886_p2;
wire   [8:0] tmp_201_40_fu_37259_p2;
wire   [8:0] tmp_201_41_fu_37273_p2;
wire   [8:0] tmp_190_42_fu_37283_p2;
wire   [8:0] tmp_201_42_fu_37656_p2;
wire   [8:0] tmp_190_43_fu_37666_p2;
wire   [8:0] tmp_201_43_fu_37679_p2;
wire   [8:0] tmp_190_44_fu_38049_p2;
wire   [8:0] tmp_201_44_fu_38062_p2;
wire   [8:0] tmp_190_45_fu_38072_p2;
wire   [8:0] tmp_201_45_fu_38445_p2;
wire   [8:0] tmp_185_11_cast_fu_38455_p1;
wire   [8:0] tmp_190_46_fu_38459_p2;
wire   [8:0] tmp_201_46_fu_38473_p2;
wire   [8:0] tmp_189_5_cast_fu_38843_p1;
wire   [8:0] tmp_190_47_fu_38847_p2;
wire   [8:0] tmp_201_47_fu_38861_p2;
wire   [8:0] tmp_190_48_fu_38871_p2;
wire   [8:0] tmp_201_48_fu_39244_p2;
wire   [8:0] tmp_190_49_fu_39254_p2;
wire   [8:0] tmp_201_49_fu_39267_p2;
wire   [8:0] tmp_190_50_fu_39637_p2;
wire   [8:0] tmp_201_50_fu_39650_p2;
wire   [8:0] tmp_190_51_fu_39660_p2;
wire   [8:0] tmp_201_51_fu_40033_p2;
wire   [8:0] tmp_190_52_fu_40043_p2;
wire   [8:0] tmp_201_52_fu_40056_p2;
wire   [8:0] tmp_190_53_fu_40426_p2;
wire   [8:0] tmp_201_53_fu_40439_p2;
wire   [8:0] tmp_185_12_cast_fu_40449_p1;
wire   [8:0] tmp_190_54_fu_40453_p2;
wire   [8:0] tmp_196_55_cast_fu_40463_p1;
wire   [8:0] tmp_201_54_fu_40836_p2;
wire   [8:0] tmp_189_6_cast_fu_40846_p1;
wire   [8:0] tmp_190_55_fu_40850_p2;
wire   [8:0] tmp_196_56_cast_fu_40864_p1;
wire   [8:0] tmp_196_57_cast_fu_40873_p1;
wire   [8:0] tmp_190_56_fu_41242_p2;
wire   [8:0] tmp_190_57_fu_41255_p2;
wire   [8:0] tmp_196_58_cast_fu_41264_p1;
wire   [8:0] tmp_196_59_cast_fu_41273_p1;
wire   [8:0] tmp_190_58_fu_41646_p2;
wire   [8:0] tmp_196_60_cast_fu_41659_p1;
wire   [8:0] tmp_196_61_cast_fu_41668_p1;
wire   [8:0] tmp_190_59_fu_42037_p2;
wire   [8:0] tmp_190_60_fu_42050_p2;
wire   [8:0] tmp_185_13_cast_fu_42059_p1;
wire   [8:0] tmp_196_62_cast_fu_42068_p1;
wire   [8:0] tmp_190_61_fu_42441_p2;
wire   [31:0] tmp_168_to_int_fu_44502_p1;
wire   [31:0] tmp_177_to_int_fu_44515_p1;
reg   [1:0] grp_fu_25144_opcode;
wire    ap_block_pp4_stage24_00001;
wire    ap_block_pp4_stage25_00001;
wire    ap_block_pp4_stage26_00001;
wire    ap_block_pp4_stage28_00001;
wire    ap_block_pp4_stage30_00001;
wire    ap_block_pp4_stage31_00001;
wire    ap_block_pp4_stage32_00001;
wire    ap_block_pp4_stage33_00001;
wire    ap_block_pp4_stage34_00001;
wire    ap_block_pp4_stage35_00001;
wire    ap_block_pp4_stage36_00001;
wire    ap_block_pp4_stage37_00001;
wire    ap_block_pp4_stage38_00001;
wire    ap_block_pp4_stage39_00001;
wire    ap_block_pp4_stage40_00001;
wire    ap_block_pp4_stage41_00001;
wire    ap_block_pp4_stage42_00001;
wire    ap_block_pp4_stage43_00001;
wire    ap_block_pp4_stage44_00001;
wire    ap_block_pp4_stage45_00001;
wire    ap_block_pp4_stage46_00001;
wire    ap_block_pp4_stage47_00001;
wire    ap_block_pp4_stage0_00001;
wire    ap_block_pp4_stage1_00001;
wire    ap_block_pp4_stage2_00001;
wire    ap_block_pp4_stage3_00001;
wire    ap_block_pp4_stage4_00001;
wire    ap_block_pp4_stage5_00001;
wire    ap_block_pp4_stage6_00001;
wire    ap_block_pp4_stage7_00001;
wire    ap_block_pp4_stage8_00001;
wire    ap_block_pp4_stage9_00001;
wire    ap_block_pp4_stage10_00001;
wire    ap_block_pp4_stage11_00001;
wire    ap_block_pp4_stage12_00001;
wire    ap_block_pp4_stage14_00001;
wire    ap_block_pp4_stage15_00001;
wire    ap_block_pp4_stage16_00001;
wire    ap_block_pp4_stage19_00001;
wire    ap_block_pp4_stage20_00001;
wire    ap_block_pp4_stage21_00001;
wire    ap_block_pp4_stage22_00001;
wire    ap_block_pp4_stage27_00001;
wire    ap_block_pp4_stage29_00001;
wire    ap_block_pp4_stage13_00001;
wire    ap_block_pp4_stage17_00001;
wire    ap_block_pp4_stage18_00001;
wire    ap_block_pp4_stage23_00001;
reg   [1:0] grp_fu_25148_opcode;
reg   [1:0] grp_fu_25152_opcode;
reg   [90:0] ap_NS_fsm;
wire    ap_block_pp4_stage1_subdone;
wire    ap_block_pp4_stage2_subdone;
wire    ap_block_pp4_stage3_subdone;
wire    ap_block_pp4_stage4_subdone;
wire    ap_block_pp4_stage5_subdone;
wire    ap_block_pp4_stage6_subdone;
wire    ap_block_pp4_stage7_subdone;
wire    ap_block_pp4_stage8_subdone;
wire    ap_block_pp4_stage9_subdone;
wire    ap_block_pp4_stage10_subdone;
wire    ap_block_pp4_stage11_subdone;
wire    ap_block_pp4_stage12_subdone;
wire    ap_block_pp4_stage13_subdone;
wire    ap_block_pp4_stage14_subdone;
wire    ap_block_pp4_stage15_subdone;
wire    ap_block_pp4_stage16_subdone;
wire    ap_block_pp4_stage17_subdone;
wire    ap_block_pp4_stage18_subdone;
wire    ap_block_pp4_stage19_subdone;
wire    ap_block_pp4_stage20_subdone;
wire    ap_block_pp4_stage21_subdone;
wire    ap_block_pp4_stage22_subdone;
wire    ap_block_pp4_stage23_subdone;
wire    ap_block_pp4_stage24_subdone;
wire    ap_block_pp4_stage25_subdone;
wire    ap_block_pp4_stage26_subdone;
wire    ap_block_pp4_stage27_subdone;
wire    ap_block_pp4_stage28_subdone;
wire    ap_block_pp4_stage29_subdone;
wire    ap_block_pp4_stage30_subdone;
wire    ap_block_pp4_stage31_subdone;
wire    ap_block_pp4_stage32_subdone;
wire    ap_block_pp4_stage33_subdone;
wire    ap_block_pp4_stage34_subdone;
wire    ap_block_pp4_stage35_subdone;
wire    ap_block_pp4_stage36_subdone;
wire    ap_block_pp4_stage37_subdone;
wire    ap_block_pp4_stage38_subdone;
wire    ap_block_pp4_stage39_subdone;
wire    ap_block_pp4_stage40_subdone;
wire    ap_block_pp4_stage41_subdone;
wire    ap_block_pp4_stage42_subdone;
wire    ap_block_pp4_stage43_subdone;
wire    ap_block_pp4_stage44_subdone;
wire    ap_block_pp4_stage45_subdone;
wire    ap_block_pp4_stage46_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_condition_30132;

// power-on initialization
initial begin
#0 ap_CS_fsm = 91'd1;
#0 pyr_region_fcoord_0_s = 8'd0;
#0 pyr_region_fcoord_0_1 = 8'd0;
#0 cur_px_estimate_0_0 = 32'd0;
#0 cur_px_estimate_0_1 = 32'd0;
#0 pyr_region_fcoord_1_s = 8'd0;
#0 pyr_region_fcoord_1_1 = 8'd0;
#0 cur_px_estimate_1_0 = 32'd0;
#0 cur_px_estimate_1_1 = 32'd0;
#0 pyr_region_fcoord_2_s = 8'd0;
#0 pyr_region_fcoord_2_1 = 8'd0;
#0 cur_px_estimate_2_0 = 32'd0;
#0 cur_px_estimate_2_1 = 32'd0;
#0 pyr_region_fcoord_3_s = 8'd0;
#0 pyr_region_fcoord_3_1 = 8'd0;
#0 cur_px_estimate_3_0 = 32'd0;
#0 cur_px_estimate_3_1 = 32'd0;
#0 pyr_region_fcoord_4_s = 8'd0;
#0 pyr_region_fcoord_4_1 = 8'd0;
#0 cur_px_estimate_4_0 = 32'd0;
#0 cur_px_estimate_4_1 = 32'd0;
#0 pyr_region_fcoord_5_s = 8'd0;
#0 pyr_region_fcoord_5_1 = 8'd0;
#0 cur_px_estimate_5_0 = 32'd0;
#0 cur_px_estimate_5_1 = 32'd0;
#0 pyr_region_fcoord_6_s = 8'd0;
#0 pyr_region_fcoord_6_1 = 8'd0;
#0 cur_px_estimate_6_0 = 32'd0;
#0 cur_px_estimate_6_1 = 32'd0;
#0 pyr_region_fcoord_7_s = 8'd0;
#0 pyr_region_fcoord_7_1 = 8'd0;
#0 cur_px_estimate_7_0 = 32'd0;
#0 cur_px_estimate_7_1 = 32'd0;
#0 pyr_region_fcoord_8_s = 8'd0;
#0 pyr_region_fcoord_8_1 = 8'd0;
#0 cur_px_estimate_8_0 = 32'd0;
#0 cur_px_estimate_8_1 = 32'd0;
#0 pyr_region_fcoord_9_s = 8'd0;
#0 pyr_region_fcoord_9_1 = 8'd0;
#0 cur_px_estimate_9_0 = 32'd0;
#0 cur_px_estimate_9_1 = 32'd0;
#0 pyr_region_fcoord_10 = 8'd0;
#0 pyr_region_fcoord_10_1 = 8'd0;
#0 cur_px_estimate_10_0 = 32'd0;
#0 cur_px_estimate_10_1 = 32'd0;
#0 pyr_region_fcoord_11 = 8'd0;
#0 pyr_region_fcoord_11_1 = 8'd0;
#0 cur_px_estimate_11_0 = 32'd0;
#0 cur_px_estimate_11_1 = 32'd0;
#0 pyr_region_fcoord_12 = 8'd0;
#0 pyr_region_fcoord_12_1 = 8'd0;
#0 cur_px_estimate_12_0 = 32'd0;
#0 cur_px_estimate_12_1 = 32'd0;
#0 pyr_region_fcoord_13 = 8'd0;
#0 pyr_region_fcoord_13_1 = 8'd0;
#0 cur_px_estimate_13_0 = 32'd0;
#0 cur_px_estimate_13_1 = 32'd0;
#0 pyr_region_fcoord_14 = 8'd0;
#0 pyr_region_fcoord_14_1 = 8'd0;
#0 cur_px_estimate_14_0 = 32'd0;
#0 cur_px_estimate_14_1 = 32'd0;
#0 pyr_region_fcoord_15 = 8'd0;
#0 pyr_region_fcoord_15_1 = 8'd0;
#0 cur_px_estimate_15_0 = 32'd0;
#0 cur_px_estimate_15_1 = 32'd0;
#0 pyr_region_fcoord_16 = 8'd0;
#0 pyr_region_fcoord_16_1 = 8'd0;
#0 cur_px_estimate_16_0 = 32'd0;
#0 cur_px_estimate_16_1 = 32'd0;
#0 pyr_region_fcoord_17 = 8'd0;
#0 pyr_region_fcoord_17_1 = 8'd0;
#0 cur_px_estimate_17_0 = 32'd0;
#0 cur_px_estimate_17_1 = 32'd0;
#0 pyr_region_fcoord_18 = 8'd0;
#0 pyr_region_fcoord_18_1 = 8'd0;
#0 cur_px_estimate_18_0 = 32'd0;
#0 cur_px_estimate_18_1 = 32'd0;
#0 pyr_region_fcoord_19 = 8'd0;
#0 pyr_region_fcoord_19_1 = 8'd0;
#0 cur_px_estimate_19_0 = 32'd0;
#0 cur_px_estimate_19_1 = 32'd0;
#0 pyr_region_fcoord_20 = 8'd0;
#0 pyr_region_fcoord_20_1 = 8'd0;
#0 cur_px_estimate_20_0 = 32'd0;
#0 cur_px_estimate_20_1 = 32'd0;
#0 pyr_region_fcoord_21 = 8'd0;
#0 pyr_region_fcoord_21_1 = 8'd0;
#0 cur_px_estimate_21_0 = 32'd0;
#0 cur_px_estimate_21_1 = 32'd0;
#0 pyr_region_fcoord_22 = 8'd0;
#0 pyr_region_fcoord_22_1 = 8'd0;
#0 cur_px_estimate_22_0 = 32'd0;
#0 cur_px_estimate_22_1 = 32'd0;
#0 pyr_region_fcoord_23 = 8'd0;
#0 pyr_region_fcoord_23_1 = 8'd0;
#0 cur_px_estimate_23_0 = 32'd0;
#0 cur_px_estimate_23_1 = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 grp_gauss_newton_optim_r_fu_21504_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_21655_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_21806_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_21957_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_22108_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_22259_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_22410_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_22561_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_22712_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_22863_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23014_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23165_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23316_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23467_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23618_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23769_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_23920_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24071_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24222_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24373_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24524_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24675_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24826_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_24977_ap_start_reg = 1'b0;
#0 ap_reg_ioackin_my_region_data_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_region_fcoord_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_patches_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_pos_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_pos_AWREADY = 1'b0;
#0 ap_reg_ioackin_my_pos_WREADY = 1'b0;
end

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_0_address0),
    .ce0(pyr_region_data_0_ce0),
    .we0(pyr_region_data_0_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_0_q0),
    .address1(grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1),
    .ce1(pyr_region_data_0_ce1),
    .q1(pyr_region_data_0_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_23_address0),
    .ce0(ref_patch_with_borde_23_ce0),
    .we0(ref_patch_with_borde_23_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_23_q0),
    .address1(ref_patch_with_borde_23_address1),
    .ce1(ref_patch_with_borde_23_ce1),
    .q1(ref_patch_with_borde_23_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_1_address0),
    .ce0(pyr_region_data_1_ce0),
    .we0(pyr_region_data_1_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_1_q0),
    .address1(grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1),
    .ce1(pyr_region_data_1_ce1),
    .q1(pyr_region_data_1_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_22_address0),
    .ce0(ref_patch_with_borde_22_ce0),
    .we0(ref_patch_with_borde_22_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_22_q0),
    .address1(ref_patch_with_borde_22_address1),
    .ce1(ref_patch_with_borde_22_ce1),
    .q1(ref_patch_with_borde_22_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_2_address0),
    .ce0(pyr_region_data_2_ce0),
    .we0(pyr_region_data_2_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_2_q0),
    .address1(grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1),
    .ce1(pyr_region_data_2_ce1),
    .q1(pyr_region_data_2_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_11_address0),
    .ce0(ref_patch_with_borde_11_ce0),
    .we0(ref_patch_with_borde_11_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_11_q0),
    .address1(ref_patch_with_borde_11_address1),
    .ce1(ref_patch_with_borde_11_ce1),
    .q1(ref_patch_with_borde_11_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_3_address0),
    .ce0(pyr_region_data_3_ce0),
    .we0(pyr_region_data_3_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_3_q0),
    .address1(grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1),
    .ce1(pyr_region_data_3_ce1),
    .q1(pyr_region_data_3_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_6_address0),
    .ce0(ref_patch_with_borde_6_ce0),
    .we0(ref_patch_with_borde_6_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_6_q0),
    .address1(ref_patch_with_borde_6_address1),
    .ce1(ref_patch_with_borde_6_ce1),
    .q1(ref_patch_with_borde_6_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_4_address0),
    .ce0(pyr_region_data_4_ce0),
    .we0(pyr_region_data_4_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_4_q0),
    .address1(grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1),
    .ce1(pyr_region_data_4_ce1),
    .q1(pyr_region_data_4_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_5_address0),
    .ce0(ref_patch_with_borde_5_ce0),
    .we0(ref_patch_with_borde_5_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_5_q0),
    .address1(ref_patch_with_borde_5_address1),
    .ce1(ref_patch_with_borde_5_ce1),
    .q1(ref_patch_with_borde_5_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_5_address0),
    .ce0(pyr_region_data_5_ce0),
    .we0(pyr_region_data_5_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_5_q0),
    .address1(grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1),
    .ce1(pyr_region_data_5_ce1),
    .q1(pyr_region_data_5_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_4_address0),
    .ce0(ref_patch_with_borde_4_ce0),
    .we0(ref_patch_with_borde_4_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_4_q0),
    .address1(ref_patch_with_borde_4_address1),
    .ce1(ref_patch_with_borde_4_ce1),
    .q1(ref_patch_with_borde_4_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_6_address0),
    .ce0(pyr_region_data_6_ce0),
    .we0(pyr_region_data_6_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_6_q0),
    .address1(grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1),
    .ce1(pyr_region_data_6_ce1),
    .q1(pyr_region_data_6_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_3_address0),
    .ce0(ref_patch_with_borde_3_ce0),
    .we0(ref_patch_with_borde_3_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_3_q0),
    .address1(ref_patch_with_borde_3_address1),
    .ce1(ref_patch_with_borde_3_ce1),
    .q1(ref_patch_with_borde_3_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_7_address0),
    .ce0(pyr_region_data_7_ce0),
    .we0(pyr_region_data_7_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_7_q0),
    .address1(grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1),
    .ce1(pyr_region_data_7_ce1),
    .q1(pyr_region_data_7_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_2_address0),
    .ce0(ref_patch_with_borde_2_ce0),
    .we0(ref_patch_with_borde_2_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_2_q0),
    .address1(ref_patch_with_borde_2_address1),
    .ce1(ref_patch_with_borde_2_ce1),
    .q1(ref_patch_with_borde_2_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_8_address0),
    .ce0(pyr_region_data_8_ce0),
    .we0(pyr_region_data_8_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_8_q0),
    .address1(grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1),
    .ce1(pyr_region_data_8_ce1),
    .q1(pyr_region_data_8_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_1_address0),
    .ce0(ref_patch_with_borde_1_ce0),
    .we0(ref_patch_with_borde_1_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_1_q0),
    .address1(ref_patch_with_borde_1_address1),
    .ce1(ref_patch_with_borde_1_ce1),
    .q1(ref_patch_with_borde_1_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_9_address0),
    .ce0(pyr_region_data_9_ce0),
    .we0(pyr_region_data_9_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_9_q0),
    .address1(grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1),
    .ce1(pyr_region_data_9_ce1),
    .q1(pyr_region_data_9_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_address0),
    .ce0(ref_patch_with_borde_ce0),
    .we0(ref_patch_with_borde_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_q0),
    .address1(ref_patch_with_borde_address1),
    .ce1(ref_patch_with_borde_ce1),
    .q1(ref_patch_with_borde_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_10_address0),
    .ce0(pyr_region_data_10_ce0),
    .we0(pyr_region_data_10_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_10_q0),
    .address1(grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1),
    .ce1(pyr_region_data_10_ce1),
    .q1(pyr_region_data_10_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_21_address0),
    .ce0(ref_patch_with_borde_21_ce0),
    .we0(ref_patch_with_borde_21_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_21_q0),
    .address1(ref_patch_with_borde_21_address1),
    .ce1(ref_patch_with_borde_21_ce1),
    .q1(ref_patch_with_borde_21_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_11_address0),
    .ce0(pyr_region_data_11_ce0),
    .we0(pyr_region_data_11_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_11_q0),
    .address1(grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1),
    .ce1(pyr_region_data_11_ce1),
    .q1(pyr_region_data_11_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_20_address0),
    .ce0(ref_patch_with_borde_20_ce0),
    .we0(ref_patch_with_borde_20_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_20_q0),
    .address1(ref_patch_with_borde_20_address1),
    .ce1(ref_patch_with_borde_20_ce1),
    .q1(ref_patch_with_borde_20_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_12_address0),
    .ce0(pyr_region_data_12_ce0),
    .we0(pyr_region_data_12_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_12_q0),
    .address1(grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1),
    .ce1(pyr_region_data_12_ce1),
    .q1(pyr_region_data_12_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_19_address0),
    .ce0(ref_patch_with_borde_19_ce0),
    .we0(ref_patch_with_borde_19_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_19_q0),
    .address1(ref_patch_with_borde_19_address1),
    .ce1(ref_patch_with_borde_19_ce1),
    .q1(ref_patch_with_borde_19_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_13_address0),
    .ce0(pyr_region_data_13_ce0),
    .we0(pyr_region_data_13_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_13_q0),
    .address1(grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1),
    .ce1(pyr_region_data_13_ce1),
    .q1(pyr_region_data_13_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_18_address0),
    .ce0(ref_patch_with_borde_18_ce0),
    .we0(ref_patch_with_borde_18_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_18_q0),
    .address1(ref_patch_with_borde_18_address1),
    .ce1(ref_patch_with_borde_18_ce1),
    .q1(ref_patch_with_borde_18_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_14_address0),
    .ce0(pyr_region_data_14_ce0),
    .we0(pyr_region_data_14_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_14_q0),
    .address1(grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1),
    .ce1(pyr_region_data_14_ce1),
    .q1(pyr_region_data_14_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_17_address0),
    .ce0(ref_patch_with_borde_17_ce0),
    .we0(ref_patch_with_borde_17_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_17_q0),
    .address1(ref_patch_with_borde_17_address1),
    .ce1(ref_patch_with_borde_17_ce1),
    .q1(ref_patch_with_borde_17_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_15_address0),
    .ce0(pyr_region_data_15_ce0),
    .we0(pyr_region_data_15_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_15_q0),
    .address1(grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1),
    .ce1(pyr_region_data_15_ce1),
    .q1(pyr_region_data_15_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_16_address0),
    .ce0(ref_patch_with_borde_16_ce0),
    .we0(ref_patch_with_borde_16_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_16_q0),
    .address1(ref_patch_with_borde_16_address1),
    .ce1(ref_patch_with_borde_16_ce1),
    .q1(ref_patch_with_borde_16_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_16_address0),
    .ce0(pyr_region_data_16_ce0),
    .we0(pyr_region_data_16_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_16_q0),
    .address1(grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1),
    .ce1(pyr_region_data_16_ce1),
    .q1(pyr_region_data_16_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_15_address0),
    .ce0(ref_patch_with_borde_15_ce0),
    .we0(ref_patch_with_borde_15_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_15_q0),
    .address1(ref_patch_with_borde_15_address1),
    .ce1(ref_patch_with_borde_15_ce1),
    .q1(ref_patch_with_borde_15_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_17_address0),
    .ce0(pyr_region_data_17_ce0),
    .we0(pyr_region_data_17_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_17_q0),
    .address1(grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1),
    .ce1(pyr_region_data_17_ce1),
    .q1(pyr_region_data_17_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_14_address0),
    .ce0(ref_patch_with_borde_14_ce0),
    .we0(ref_patch_with_borde_14_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_14_q0),
    .address1(ref_patch_with_borde_14_address1),
    .ce1(ref_patch_with_borde_14_ce1),
    .q1(ref_patch_with_borde_14_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_18_address0),
    .ce0(pyr_region_data_18_ce0),
    .we0(pyr_region_data_18_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_18_q0),
    .address1(grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1),
    .ce1(pyr_region_data_18_ce1),
    .q1(pyr_region_data_18_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_13_address0),
    .ce0(ref_patch_with_borde_13_ce0),
    .we0(ref_patch_with_borde_13_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_13_q0),
    .address1(ref_patch_with_borde_13_address1),
    .ce1(ref_patch_with_borde_13_ce1),
    .q1(ref_patch_with_borde_13_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_19_address0),
    .ce0(pyr_region_data_19_ce0),
    .we0(pyr_region_data_19_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_19_q0),
    .address1(grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1),
    .ce1(pyr_region_data_19_ce1),
    .q1(pyr_region_data_19_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_12_address0),
    .ce0(ref_patch_with_borde_12_ce0),
    .we0(ref_patch_with_borde_12_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_12_q0),
    .address1(ref_patch_with_borde_12_address1),
    .ce1(ref_patch_with_borde_12_ce1),
    .q1(ref_patch_with_borde_12_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_20_address0),
    .ce0(pyr_region_data_20_ce0),
    .we0(pyr_region_data_20_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_20_q0),
    .address1(grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1),
    .ce1(pyr_region_data_20_ce1),
    .q1(pyr_region_data_20_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_10_address0),
    .ce0(ref_patch_with_borde_10_ce0),
    .we0(ref_patch_with_borde_10_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_10_q0),
    .address1(ref_patch_with_borde_10_address1),
    .ce1(ref_patch_with_borde_10_ce1),
    .q1(ref_patch_with_borde_10_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_21_address0),
    .ce0(pyr_region_data_21_ce0),
    .we0(pyr_region_data_21_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_21_q0),
    .address1(grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1),
    .ce1(pyr_region_data_21_ce1),
    .q1(pyr_region_data_21_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_9_address0),
    .ce0(ref_patch_with_borde_9_ce0),
    .we0(ref_patch_with_borde_9_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_9_q0),
    .address1(ref_patch_with_borde_9_address1),
    .ce1(ref_patch_with_borde_9_ce1),
    .q1(ref_patch_with_borde_9_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_22_address0),
    .ce0(pyr_region_data_22_ce0),
    .we0(pyr_region_data_22_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_22_q0),
    .address1(grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1),
    .ce1(pyr_region_data_22_ce1),
    .q1(pyr_region_data_22_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_8_address0),
    .ce0(ref_patch_with_borde_8_ce0),
    .we0(ref_patch_with_borde_8_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_8_q0),
    .address1(ref_patch_with_borde_8_address1),
    .ce1(ref_patch_with_borde_8_ce1),
    .q1(ref_patch_with_borde_8_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_23_address0),
    .ce0(pyr_region_data_23_ce0),
    .we0(pyr_region_data_23_we0),
    .d0(my_region_data_addr_1_reg_59602),
    .q0(pyr_region_data_23_q0),
    .address1(grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1),
    .ce1(pyr_region_data_23_ce1),
    .q1(pyr_region_data_23_q1)
);

batch_align2D_region_ref_patch_with_borde_23 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_7_address0),
    .ce0(ref_patch_with_borde_7_ce0),
    .we0(ref_patch_with_borde_7_we0),
    .d0(my_patches_addr_read_reg_59665),
    .q0(ref_patch_with_borde_7_q0),
    .address1(ref_patch_with_borde_7_address1),
    .ce1(ref_patch_with_borde_7_ce1),
    .q1(ref_patch_with_borde_7_q1)
);

batch_align2D_region_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
batch_align2D_region_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .myRegion_data_ptr(myRegion_data_ptr),
    .myRegion_fcoord_ptr(myRegion_fcoord_ptr),
    .my_ref_patch_with_border_ptr(my_ref_patch_with_border_ptr),
    .my_cur_px_estimate_ptr(my_cur_px_estimate_ptr),
    .my_inv_out(my_inv_out)
);

batch_align2D_region_param_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_PARAM_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_PARAM_DATA_WIDTH ))
batch_align2D_region_param_s_axi_U(
    .AWVALID(s_axi_param_AWVALID),
    .AWREADY(s_axi_param_AWREADY),
    .AWADDR(s_axi_param_AWADDR),
    .WVALID(s_axi_param_WVALID),
    .WREADY(s_axi_param_WREADY),
    .WDATA(s_axi_param_WDATA),
    .WSTRB(s_axi_param_WSTRB),
    .ARVALID(s_axi_param_ARVALID),
    .ARREADY(s_axi_param_ARREADY),
    .ARADDR(s_axi_param_ARADDR),
    .RVALID(s_axi_param_RVALID),
    .RREADY(s_axi_param_RREADY),
    .RDATA(s_axi_param_RDATA),
    .RRESP(s_axi_param_RRESP),
    .BVALID(s_axi_param_BVALID),
    .BREADY(s_axi_param_BREADY),
    .BRESP(s_axi_param_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .my_converged(64'd0),
    .my_converged_ap_vld(my_converged_ap_vld),
    .n_iter(n_iter)
);

batch_align2D_region_my_region_data_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_REGION_DATA_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_REGION_DATA_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_REGION_DATA_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_REGION_DATA_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_REGION_DATA_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_REGION_DATA_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_REGION_DATA_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_REGION_DATA_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_REGION_DATA_CACHE_VALUE ))
batch_align2D_region_my_region_data_m_axi_U(
    .AWVALID(m_axi_my_region_data_AWVALID),
    .AWREADY(m_axi_my_region_data_AWREADY),
    .AWADDR(m_axi_my_region_data_AWADDR),
    .AWID(m_axi_my_region_data_AWID),
    .AWLEN(m_axi_my_region_data_AWLEN),
    .AWSIZE(m_axi_my_region_data_AWSIZE),
    .AWBURST(m_axi_my_region_data_AWBURST),
    .AWLOCK(m_axi_my_region_data_AWLOCK),
    .AWCACHE(m_axi_my_region_data_AWCACHE),
    .AWPROT(m_axi_my_region_data_AWPROT),
    .AWQOS(m_axi_my_region_data_AWQOS),
    .AWREGION(m_axi_my_region_data_AWREGION),
    .AWUSER(m_axi_my_region_data_AWUSER),
    .WVALID(m_axi_my_region_data_WVALID),
    .WREADY(m_axi_my_region_data_WREADY),
    .WDATA(m_axi_my_region_data_WDATA),
    .WSTRB(m_axi_my_region_data_WSTRB),
    .WLAST(m_axi_my_region_data_WLAST),
    .WID(m_axi_my_region_data_WID),
    .WUSER(m_axi_my_region_data_WUSER),
    .ARVALID(m_axi_my_region_data_ARVALID),
    .ARREADY(m_axi_my_region_data_ARREADY),
    .ARADDR(m_axi_my_region_data_ARADDR),
    .ARID(m_axi_my_region_data_ARID),
    .ARLEN(m_axi_my_region_data_ARLEN),
    .ARSIZE(m_axi_my_region_data_ARSIZE),
    .ARBURST(m_axi_my_region_data_ARBURST),
    .ARLOCK(m_axi_my_region_data_ARLOCK),
    .ARCACHE(m_axi_my_region_data_ARCACHE),
    .ARPROT(m_axi_my_region_data_ARPROT),
    .ARQOS(m_axi_my_region_data_ARQOS),
    .ARREGION(m_axi_my_region_data_ARREGION),
    .ARUSER(m_axi_my_region_data_ARUSER),
    .RVALID(m_axi_my_region_data_RVALID),
    .RREADY(m_axi_my_region_data_RREADY),
    .RDATA(m_axi_my_region_data_RDATA),
    .RLAST(m_axi_my_region_data_RLAST),
    .RID(m_axi_my_region_data_RID),
    .RUSER(m_axi_my_region_data_RUSER),
    .RRESP(m_axi_my_region_data_RRESP),
    .BVALID(m_axi_my_region_data_BVALID),
    .BREADY(m_axi_my_region_data_BREADY),
    .BRESP(m_axi_my_region_data_BRESP),
    .BID(m_axi_my_region_data_BID),
    .BUSER(m_axi_my_region_data_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_region_data_ARVALID),
    .I_ARREADY(my_region_data_ARREADY),
    .I_ARADDR(my_region_data_addr_reg_59571),
    .I_ARID(1'd0),
    .I_ARLEN(32'd98304),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_region_data_RVALID),
    .I_RREADY(my_region_data_RREADY),
    .I_RDATA(my_region_data_RDATA),
    .I_RID(my_region_data_RID),
    .I_RUSER(my_region_data_RUSER),
    .I_RRESP(my_region_data_RRESP),
    .I_RLAST(my_region_data_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(my_region_data_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(my_region_data_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(my_region_data_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(my_region_data_BRESP),
    .I_BID(my_region_data_BID),
    .I_BUSER(my_region_data_BUSER)
);

batch_align2D_region_my_region_fcoord_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_REGION_FCOORD_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_REGION_FCOORD_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_REGION_FCOORD_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE ))
batch_align2D_region_my_region_fcoord_m_axi_U(
    .AWVALID(m_axi_my_region_fcoord_AWVALID),
    .AWREADY(m_axi_my_region_fcoord_AWREADY),
    .AWADDR(m_axi_my_region_fcoord_AWADDR),
    .AWID(m_axi_my_region_fcoord_AWID),
    .AWLEN(m_axi_my_region_fcoord_AWLEN),
    .AWSIZE(m_axi_my_region_fcoord_AWSIZE),
    .AWBURST(m_axi_my_region_fcoord_AWBURST),
    .AWLOCK(m_axi_my_region_fcoord_AWLOCK),
    .AWCACHE(m_axi_my_region_fcoord_AWCACHE),
    .AWPROT(m_axi_my_region_fcoord_AWPROT),
    .AWQOS(m_axi_my_region_fcoord_AWQOS),
    .AWREGION(m_axi_my_region_fcoord_AWREGION),
    .AWUSER(m_axi_my_region_fcoord_AWUSER),
    .WVALID(m_axi_my_region_fcoord_WVALID),
    .WREADY(m_axi_my_region_fcoord_WREADY),
    .WDATA(m_axi_my_region_fcoord_WDATA),
    .WSTRB(m_axi_my_region_fcoord_WSTRB),
    .WLAST(m_axi_my_region_fcoord_WLAST),
    .WID(m_axi_my_region_fcoord_WID),
    .WUSER(m_axi_my_region_fcoord_WUSER),
    .ARVALID(m_axi_my_region_fcoord_ARVALID),
    .ARREADY(m_axi_my_region_fcoord_ARREADY),
    .ARADDR(m_axi_my_region_fcoord_ARADDR),
    .ARID(m_axi_my_region_fcoord_ARID),
    .ARLEN(m_axi_my_region_fcoord_ARLEN),
    .ARSIZE(m_axi_my_region_fcoord_ARSIZE),
    .ARBURST(m_axi_my_region_fcoord_ARBURST),
    .ARLOCK(m_axi_my_region_fcoord_ARLOCK),
    .ARCACHE(m_axi_my_region_fcoord_ARCACHE),
    .ARPROT(m_axi_my_region_fcoord_ARPROT),
    .ARQOS(m_axi_my_region_fcoord_ARQOS),
    .ARREGION(m_axi_my_region_fcoord_ARREGION),
    .ARUSER(m_axi_my_region_fcoord_ARUSER),
    .RVALID(m_axi_my_region_fcoord_RVALID),
    .RREADY(m_axi_my_region_fcoord_RREADY),
    .RDATA(m_axi_my_region_fcoord_RDATA),
    .RLAST(m_axi_my_region_fcoord_RLAST),
    .RID(m_axi_my_region_fcoord_RID),
    .RUSER(m_axi_my_region_fcoord_RUSER),
    .RRESP(m_axi_my_region_fcoord_RRESP),
    .BVALID(m_axi_my_region_fcoord_BVALID),
    .BREADY(m_axi_my_region_fcoord_BREADY),
    .BRESP(m_axi_my_region_fcoord_BRESP),
    .BID(m_axi_my_region_fcoord_BID),
    .BUSER(m_axi_my_region_fcoord_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_region_fcoord_ARVALID),
    .I_ARREADY(my_region_fcoord_ARREADY),
    .I_ARADDR(my_region_fcoord_add_reg_59565),
    .I_ARID(1'd0),
    .I_ARLEN(32'd48),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_region_fcoord_RVALID),
    .I_RREADY(my_region_fcoord_RREADY),
    .I_RDATA(my_region_fcoord_RDATA),
    .I_RID(my_region_fcoord_RID),
    .I_RUSER(my_region_fcoord_RUSER),
    .I_RRESP(my_region_fcoord_RRESP),
    .I_RLAST(my_region_fcoord_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(my_region_fcoord_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(my_region_fcoord_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(my_region_fcoord_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(my_region_fcoord_BRESP),
    .I_BID(my_region_fcoord_BID),
    .I_BUSER(my_region_fcoord_BUSER)
);

batch_align2D_region_my_patches_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_PATCHES_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_PATCHES_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_PATCHES_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_PATCHES_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_PATCHES_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_PATCHES_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_PATCHES_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_PATCHES_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_PATCHES_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_PATCHES_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_PATCHES_CACHE_VALUE ))
batch_align2D_region_my_patches_m_axi_U(
    .AWVALID(m_axi_my_patches_AWVALID),
    .AWREADY(m_axi_my_patches_AWREADY),
    .AWADDR(m_axi_my_patches_AWADDR),
    .AWID(m_axi_my_patches_AWID),
    .AWLEN(m_axi_my_patches_AWLEN),
    .AWSIZE(m_axi_my_patches_AWSIZE),
    .AWBURST(m_axi_my_patches_AWBURST),
    .AWLOCK(m_axi_my_patches_AWLOCK),
    .AWCACHE(m_axi_my_patches_AWCACHE),
    .AWPROT(m_axi_my_patches_AWPROT),
    .AWQOS(m_axi_my_patches_AWQOS),
    .AWREGION(m_axi_my_patches_AWREGION),
    .AWUSER(m_axi_my_patches_AWUSER),
    .WVALID(m_axi_my_patches_WVALID),
    .WREADY(m_axi_my_patches_WREADY),
    .WDATA(m_axi_my_patches_WDATA),
    .WSTRB(m_axi_my_patches_WSTRB),
    .WLAST(m_axi_my_patches_WLAST),
    .WID(m_axi_my_patches_WID),
    .WUSER(m_axi_my_patches_WUSER),
    .ARVALID(m_axi_my_patches_ARVALID),
    .ARREADY(m_axi_my_patches_ARREADY),
    .ARADDR(m_axi_my_patches_ARADDR),
    .ARID(m_axi_my_patches_ARID),
    .ARLEN(m_axi_my_patches_ARLEN),
    .ARSIZE(m_axi_my_patches_ARSIZE),
    .ARBURST(m_axi_my_patches_ARBURST),
    .ARLOCK(m_axi_my_patches_ARLOCK),
    .ARCACHE(m_axi_my_patches_ARCACHE),
    .ARPROT(m_axi_my_patches_ARPROT),
    .ARQOS(m_axi_my_patches_ARQOS),
    .ARREGION(m_axi_my_patches_ARREGION),
    .ARUSER(m_axi_my_patches_ARUSER),
    .RVALID(m_axi_my_patches_RVALID),
    .RREADY(m_axi_my_patches_RREADY),
    .RDATA(m_axi_my_patches_RDATA),
    .RLAST(m_axi_my_patches_RLAST),
    .RID(m_axi_my_patches_RID),
    .RUSER(m_axi_my_patches_RUSER),
    .RRESP(m_axi_my_patches_RRESP),
    .BVALID(m_axi_my_patches_BVALID),
    .BREADY(m_axi_my_patches_BREADY),
    .BRESP(m_axi_my_patches_BRESP),
    .BID(m_axi_my_patches_BID),
    .BUSER(m_axi_my_patches_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_patches_ARVALID),
    .I_ARREADY(my_patches_ARREADY),
    .I_ARADDR(my_patches_addr_reg_59559),
    .I_ARID(1'd0),
    .I_ARLEN(32'd2400),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_patches_RVALID),
    .I_RREADY(my_patches_RREADY),
    .I_RDATA(my_patches_RDATA),
    .I_RID(my_patches_RID),
    .I_RUSER(my_patches_RUSER),
    .I_RRESP(my_patches_RRESP),
    .I_RLAST(my_patches_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(my_patches_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(my_patches_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(my_patches_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(my_patches_BRESP),
    .I_BID(my_patches_BID),
    .I_BUSER(my_patches_BUSER)
);

batch_align2D_region_my_pos_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_POS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_POS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_POS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_POS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_POS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_POS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_POS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_POS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_POS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_POS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_POS_CACHE_VALUE ))
batch_align2D_region_my_pos_m_axi_U(
    .AWVALID(m_axi_my_pos_AWVALID),
    .AWREADY(m_axi_my_pos_AWREADY),
    .AWADDR(m_axi_my_pos_AWADDR),
    .AWID(m_axi_my_pos_AWID),
    .AWLEN(m_axi_my_pos_AWLEN),
    .AWSIZE(m_axi_my_pos_AWSIZE),
    .AWBURST(m_axi_my_pos_AWBURST),
    .AWLOCK(m_axi_my_pos_AWLOCK),
    .AWCACHE(m_axi_my_pos_AWCACHE),
    .AWPROT(m_axi_my_pos_AWPROT),
    .AWQOS(m_axi_my_pos_AWQOS),
    .AWREGION(m_axi_my_pos_AWREGION),
    .AWUSER(m_axi_my_pos_AWUSER),
    .WVALID(m_axi_my_pos_WVALID),
    .WREADY(m_axi_my_pos_WREADY),
    .WDATA(m_axi_my_pos_WDATA),
    .WSTRB(m_axi_my_pos_WSTRB),
    .WLAST(m_axi_my_pos_WLAST),
    .WID(m_axi_my_pos_WID),
    .WUSER(m_axi_my_pos_WUSER),
    .ARVALID(m_axi_my_pos_ARVALID),
    .ARREADY(m_axi_my_pos_ARREADY),
    .ARADDR(m_axi_my_pos_ARADDR),
    .ARID(m_axi_my_pos_ARID),
    .ARLEN(m_axi_my_pos_ARLEN),
    .ARSIZE(m_axi_my_pos_ARSIZE),
    .ARBURST(m_axi_my_pos_ARBURST),
    .ARLOCK(m_axi_my_pos_ARLOCK),
    .ARCACHE(m_axi_my_pos_ARCACHE),
    .ARPROT(m_axi_my_pos_ARPROT),
    .ARQOS(m_axi_my_pos_ARQOS),
    .ARREGION(m_axi_my_pos_ARREGION),
    .ARUSER(m_axi_my_pos_ARUSER),
    .RVALID(m_axi_my_pos_RVALID),
    .RREADY(m_axi_my_pos_RREADY),
    .RDATA(m_axi_my_pos_RDATA),
    .RLAST(m_axi_my_pos_RLAST),
    .RID(m_axi_my_pos_RID),
    .RUSER(m_axi_my_pos_RUSER),
    .RRESP(m_axi_my_pos_RRESP),
    .BVALID(m_axi_my_pos_BVALID),
    .BREADY(m_axi_my_pos_BREADY),
    .BRESP(m_axi_my_pos_BRESP),
    .BID(m_axi_my_pos_BID),
    .BUSER(m_axi_my_pos_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_pos_ARVALID),
    .I_ARREADY(my_pos_ARREADY),
    .I_ARADDR(my_pos_addr_reg_59577),
    .I_ARID(1'd0),
    .I_ARLEN(32'd48),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_pos_RVALID),
    .I_RREADY(my_pos_RREADY),
    .I_RDATA(my_pos_RDATA),
    .I_RID(my_pos_RID),
    .I_RUSER(my_pos_RUSER),
    .I_RRESP(my_pos_RRESP),
    .I_RLAST(my_pos_RLAST),
    .I_AWVALID(my_pos_AWVALID),
    .I_AWREADY(my_pos_AWREADY),
    .I_AWADDR(my_pos_addr_reg_59577),
    .I_AWID(1'd0),
    .I_AWLEN(32'd48),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(my_pos_WVALID),
    .I_WREADY(my_pos_WREADY),
    .I_WDATA(tmp_116_reg_98065),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(my_pos_BVALID),
    .I_BREADY(my_pos_BREADY),
    .I_BRESP(my_pos_BRESP),
    .I_BID(my_pos_BID),
    .I_BUSER(my_pos_BUSER)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_21504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_21504_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_21504_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_21504_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_21504_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_0_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_0_q1),
    .p_read(pyr_region_fcoord_0_s),
    .p_read1(pyr_region_fcoord_0_1),
    .p_read2(H_inv_23_0_fu_17436),
    .p_read3(H_inv_23_3_fu_17440),
    .p_read4(H_inv_23_6_fu_17444),
    .p_read5(H_inv_23_3_1_fu_17448),
    .p_read6(H_inv_23_4_fu_17452),
    .p_read7(H_inv_23_7_fu_17456),
    .p_read8(H_inv_23_6_1_fu_17460),
    .p_read9(H_inv_23_7_1_fu_17464),
    .p_read10(H_inv_23_8_fu_17468),
    .p_read11(ref_patch_dx_23_0_fu_5148),
    .p_read12(ref_patch_dx_23_1_fu_5152),
    .p_read13(ref_patch_dx_23_2_fu_5156),
    .p_read14(ref_patch_dx_23_3_fu_5160),
    .p_read15(ref_patch_dx_23_4_fu_5164),
    .p_read16(ref_patch_dx_23_5_fu_5168),
    .p_read17(ref_patch_dx_23_6_fu_5172),
    .p_read18(ref_patch_dx_23_7_fu_5176),
    .p_read19(ref_patch_dx_23_8_fu_5180),
    .p_read20(ref_patch_dx_23_9_fu_5184),
    .p_read21(ref_patch_dx_23_10_1_fu_5188),
    .p_read22(ref_patch_dx_23_11_1_fu_5192),
    .p_read23(ref_patch_dx_23_12_1_fu_5196),
    .p_read24(ref_patch_dx_23_13_1_fu_5200),
    .p_read25(ref_patch_dx_23_14_1_fu_5204),
    .p_read26(ref_patch_dx_23_15_1_fu_5208),
    .p_read27(ref_patch_dx_23_16_1_fu_5212),
    .p_read28(ref_patch_dx_23_17_1_fu_5216),
    .p_read29(ref_patch_dx_23_18_1_fu_5220),
    .p_read30(ref_patch_dx_23_19_1_fu_5224),
    .p_read31(ref_patch_dx_23_20_1_fu_5228),
    .p_read32(ref_patch_dx_23_21_1_fu_5232),
    .p_read33(ref_patch_dx_23_22_1_fu_5236),
    .p_read34(ref_patch_dx_23_23_1_fu_5240),
    .p_read35(ref_patch_dx_23_24_1_fu_5244),
    .p_read36(ref_patch_dx_23_25_1_fu_5248),
    .p_read37(ref_patch_dx_23_26_1_fu_5252),
    .p_read38(ref_patch_dx_23_27_1_fu_5256),
    .p_read39(ref_patch_dx_23_28_1_fu_5260),
    .p_read40(ref_patch_dx_23_29_1_fu_5264),
    .p_read41(ref_patch_dx_23_30_1_fu_5268),
    .p_read42(ref_patch_dx_23_31_1_fu_5272),
    .p_read43(ref_patch_dx_23_32_1_fu_5276),
    .p_read44(ref_patch_dx_23_33_1_fu_5280),
    .p_read45(ref_patch_dx_23_34_1_fu_5284),
    .p_read46(ref_patch_dx_23_35_1_fu_5288),
    .p_read47(ref_patch_dx_23_36_1_fu_5292),
    .p_read48(ref_patch_dx_23_37_1_fu_5296),
    .p_read49(ref_patch_dx_23_38_1_fu_5300),
    .p_read50(ref_patch_dx_23_39_1_fu_5304),
    .p_read51(ref_patch_dx_23_40_1_fu_5308),
    .p_read52(ref_patch_dx_23_41_1_fu_5312),
    .p_read53(ref_patch_dx_23_42_1_fu_5316),
    .p_read54(ref_patch_dx_23_43_1_fu_5320),
    .p_read55(ref_patch_dx_23_44_1_fu_5324),
    .p_read56(ref_patch_dx_23_45_1_fu_5328),
    .p_read57(ref_patch_dx_23_46_1_fu_5332),
    .p_read58(ref_patch_dx_23_47_1_fu_5336),
    .p_read59(ref_patch_dx_23_48_1_fu_5340),
    .p_read60(ref_patch_dx_23_49_1_fu_5344),
    .p_read61(ref_patch_dx_23_50_1_fu_5348),
    .p_read62(ref_patch_dx_23_51_1_fu_5352),
    .p_read63(ref_patch_dx_23_52_1_fu_5356),
    .p_read64(ref_patch_dx_23_53_1_fu_5360),
    .p_read65(ref_patch_dx_23_54_1_fu_5364),
    .p_read66(ref_patch_dx_23_55_1_fu_5368),
    .p_read67(ref_patch_dx_23_56_1_fu_5372),
    .p_read68(ref_patch_dx_23_57_1_fu_5376),
    .p_read69(ref_patch_dx_23_58_1_fu_5380),
    .p_read70(ref_patch_dx_23_59_1_fu_5384),
    .p_read71(ref_patch_dx_23_60_1_fu_5388),
    .p_read72(ref_patch_dx_23_61_1_fu_5392),
    .p_read73(ref_patch_dx_23_62_1_fu_5396),
    .p_read74(ref_patch_dx_23_63_1_fu_5400),
    .p_read75(ref_patch_dy_23_0_fu_11292),
    .p_read76(ref_patch_dy_23_1_fu_11296),
    .p_read77(ref_patch_dy_23_2_fu_11300),
    .p_read78(ref_patch_dy_23_3_fu_11304),
    .p_read79(ref_patch_dy_23_4_fu_11308),
    .p_read80(ref_patch_dy_23_5_fu_11312),
    .p_read81(ref_patch_dy_23_6_fu_11316),
    .p_read82(ref_patch_dy_23_7_fu_11320),
    .p_read83(ref_patch_dy_23_8_fu_11324),
    .p_read84(ref_patch_dy_23_9_fu_11328),
    .p_read85(ref_patch_dy_23_10_1_fu_11332),
    .p_read86(ref_patch_dy_23_11_1_fu_11336),
    .p_read87(ref_patch_dy_23_12_1_fu_11340),
    .p_read88(ref_patch_dy_23_13_1_fu_11344),
    .p_read89(ref_patch_dy_23_14_1_fu_11348),
    .p_read90(ref_patch_dy_23_15_1_fu_11352),
    .p_read91(ref_patch_dy_23_16_1_fu_11356),
    .p_read92(ref_patch_dy_23_17_1_fu_11360),
    .p_read93(ref_patch_dy_23_18_1_fu_11364),
    .p_read94(ref_patch_dy_23_19_1_fu_11368),
    .p_read95(ref_patch_dy_23_20_1_fu_11372),
    .p_read96(ref_patch_dy_23_21_1_fu_11376),
    .p_read97(ref_patch_dy_23_22_1_fu_11380),
    .p_read98(ref_patch_dy_23_23_1_fu_11384),
    .p_read99(ref_patch_dy_23_24_1_fu_11388),
    .p_read100(ref_patch_dy_23_25_1_fu_11392),
    .p_read101(ref_patch_dy_23_26_1_fu_11396),
    .p_read102(ref_patch_dy_23_27_1_fu_11400),
    .p_read103(ref_patch_dy_23_28_1_fu_11404),
    .p_read104(ref_patch_dy_23_29_1_fu_11408),
    .p_read105(ref_patch_dy_23_30_1_fu_11412),
    .p_read106(ref_patch_dy_23_31_1_fu_11416),
    .p_read107(ref_patch_dy_23_32_1_fu_11420),
    .p_read108(ref_patch_dy_23_33_1_fu_11424),
    .p_read109(ref_patch_dy_23_34_1_fu_11428),
    .p_read110(ref_patch_dy_23_35_1_fu_11432),
    .p_read111(ref_patch_dy_23_36_1_fu_11436),
    .p_read112(ref_patch_dy_23_37_1_fu_11440),
    .p_read113(ref_patch_dy_23_38_1_fu_11444),
    .p_read114(ref_patch_dy_23_39_1_fu_11448),
    .p_read115(ref_patch_dy_23_40_1_fu_11452),
    .p_read116(ref_patch_dy_23_41_1_fu_11456),
    .p_read117(ref_patch_dy_23_42_1_fu_11460),
    .p_read118(ref_patch_dy_23_43_1_fu_11464),
    .p_read119(ref_patch_dy_23_44_1_fu_11468),
    .p_read120(ref_patch_dy_23_45_1_fu_11472),
    .p_read121(ref_patch_dy_23_46_1_fu_11476),
    .p_read122(ref_patch_dy_23_47_1_fu_11480),
    .p_read123(ref_patch_dy_23_48_1_fu_11484),
    .p_read124(ref_patch_dy_23_49_1_fu_11488),
    .p_read125(ref_patch_dy_23_50_1_fu_11492),
    .p_read126(ref_patch_dy_23_51_1_fu_11496),
    .p_read127(ref_patch_dy_23_52_1_fu_11500),
    .p_read128(ref_patch_dy_23_53_1_fu_11504),
    .p_read129(ref_patch_dy_23_54_1_fu_11508),
    .p_read130(ref_patch_dy_23_55_1_fu_11512),
    .p_read131(ref_patch_dy_23_56_1_fu_11516),
    .p_read132(ref_patch_dy_23_57_1_fu_11520),
    .p_read133(ref_patch_dy_23_58_1_fu_11524),
    .p_read134(ref_patch_dy_23_59_1_fu_11528),
    .p_read135(ref_patch_dy_23_60_1_fu_11532),
    .p_read136(ref_patch_dy_23_61_1_fu_11536),
    .p_read137(ref_patch_dy_23_62_1_fu_11540),
    .p_read138(ref_patch_dy_23_63_1_fu_11544),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_23_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_23_q1),
    .cur_px_estimate_0_read(cur_px_estimate_0_0),
    .cur_px_estimate_1_read(cur_px_estimate_0_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_21504_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_21504_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_21655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_21655_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_21655_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_21655_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_21655_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_1_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_1_q1),
    .p_read(pyr_region_fcoord_1_s),
    .p_read1(pyr_region_fcoord_1_1),
    .p_read2(H_inv_23_0_1_fu_17472),
    .p_read3(H_inv_23_3_2_fu_17476),
    .p_read4(H_inv_23_6_2_fu_17480),
    .p_read5(H_inv_23_3_3_fu_17484),
    .p_read6(H_inv_23_4_1_fu_17488),
    .p_read7(H_inv_23_7_2_fu_17492),
    .p_read8(H_inv_23_6_3_fu_17496),
    .p_read9(H_inv_23_7_3_fu_17500),
    .p_read10(H_inv_23_8_1_fu_17504),
    .p_read11(ref_patch_dx_23_0_1_fu_5404),
    .p_read12(ref_patch_dx_23_1_1_fu_5408),
    .p_read13(ref_patch_dx_23_2_1_fu_5412),
    .p_read14(ref_patch_dx_23_3_1_fu_5416),
    .p_read15(ref_patch_dx_23_4_1_fu_5420),
    .p_read16(ref_patch_dx_23_5_1_fu_5424),
    .p_read17(ref_patch_dx_23_6_1_fu_5428),
    .p_read18(ref_patch_dx_23_7_1_fu_5432),
    .p_read19(ref_patch_dx_23_8_1_fu_5436),
    .p_read20(ref_patch_dx_23_9_1_fu_5440),
    .p_read21(ref_patch_dx_23_10_2_fu_5444),
    .p_read22(ref_patch_dx_23_11_2_fu_5448),
    .p_read23(ref_patch_dx_23_12_2_fu_5452),
    .p_read24(ref_patch_dx_23_13_2_fu_5456),
    .p_read25(ref_patch_dx_23_14_2_fu_5460),
    .p_read26(ref_patch_dx_23_15_2_fu_5464),
    .p_read27(ref_patch_dx_23_16_2_fu_5468),
    .p_read28(ref_patch_dx_23_17_2_fu_5472),
    .p_read29(ref_patch_dx_23_18_2_fu_5476),
    .p_read30(ref_patch_dx_23_19_2_fu_5480),
    .p_read31(ref_patch_dx_23_20_2_fu_5484),
    .p_read32(ref_patch_dx_23_21_2_fu_5488),
    .p_read33(ref_patch_dx_23_22_2_fu_5492),
    .p_read34(ref_patch_dx_23_23_2_fu_5496),
    .p_read35(ref_patch_dx_23_24_2_fu_5500),
    .p_read36(ref_patch_dx_23_25_2_fu_5504),
    .p_read37(ref_patch_dx_23_26_2_fu_5508),
    .p_read38(ref_patch_dx_23_27_2_fu_5512),
    .p_read39(ref_patch_dx_23_28_2_fu_5516),
    .p_read40(ref_patch_dx_23_29_2_fu_5520),
    .p_read41(ref_patch_dx_23_30_2_fu_5524),
    .p_read42(ref_patch_dx_23_31_2_fu_5528),
    .p_read43(ref_patch_dx_23_32_2_fu_5532),
    .p_read44(ref_patch_dx_23_33_2_fu_5536),
    .p_read45(ref_patch_dx_23_34_2_fu_5540),
    .p_read46(ref_patch_dx_23_35_2_fu_5544),
    .p_read47(ref_patch_dx_23_36_2_fu_5548),
    .p_read48(ref_patch_dx_23_37_2_fu_5552),
    .p_read49(ref_patch_dx_23_38_2_fu_5556),
    .p_read50(ref_patch_dx_23_39_2_fu_5560),
    .p_read51(ref_patch_dx_23_40_2_fu_5564),
    .p_read52(ref_patch_dx_23_41_2_fu_5568),
    .p_read53(ref_patch_dx_23_42_2_fu_5572),
    .p_read54(ref_patch_dx_23_43_2_fu_5576),
    .p_read55(ref_patch_dx_23_44_2_fu_5580),
    .p_read56(ref_patch_dx_23_45_2_fu_5584),
    .p_read57(ref_patch_dx_23_46_2_fu_5588),
    .p_read58(ref_patch_dx_23_47_2_fu_5592),
    .p_read59(ref_patch_dx_23_48_2_fu_5596),
    .p_read60(ref_patch_dx_23_49_2_fu_5600),
    .p_read61(ref_patch_dx_23_50_2_fu_5604),
    .p_read62(ref_patch_dx_23_51_2_fu_5608),
    .p_read63(ref_patch_dx_23_52_2_fu_5612),
    .p_read64(ref_patch_dx_23_53_2_fu_5616),
    .p_read65(ref_patch_dx_23_54_2_fu_5620),
    .p_read66(ref_patch_dx_23_55_2_fu_5624),
    .p_read67(ref_patch_dx_23_56_2_fu_5628),
    .p_read68(ref_patch_dx_23_57_2_fu_5632),
    .p_read69(ref_patch_dx_23_58_2_fu_5636),
    .p_read70(ref_patch_dx_23_59_2_fu_5640),
    .p_read71(ref_patch_dx_23_60_2_fu_5644),
    .p_read72(ref_patch_dx_23_61_2_fu_5648),
    .p_read73(ref_patch_dx_23_62_2_fu_5652),
    .p_read74(ref_patch_dx_23_63_2_fu_5656),
    .p_read75(ref_patch_dy_23_0_1_fu_11548),
    .p_read76(ref_patch_dy_23_1_1_fu_11552),
    .p_read77(ref_patch_dy_23_2_1_fu_11556),
    .p_read78(ref_patch_dy_23_3_1_fu_11560),
    .p_read79(ref_patch_dy_23_4_1_fu_11564),
    .p_read80(ref_patch_dy_23_5_1_fu_11568),
    .p_read81(ref_patch_dy_23_6_1_fu_11572),
    .p_read82(ref_patch_dy_23_7_1_fu_11576),
    .p_read83(ref_patch_dy_23_8_1_fu_11580),
    .p_read84(ref_patch_dy_23_9_1_fu_11584),
    .p_read85(ref_patch_dy_23_10_2_fu_11588),
    .p_read86(ref_patch_dy_23_11_2_fu_11592),
    .p_read87(ref_patch_dy_23_12_2_fu_11596),
    .p_read88(ref_patch_dy_23_13_2_fu_11600),
    .p_read89(ref_patch_dy_23_14_2_fu_11604),
    .p_read90(ref_patch_dy_23_15_2_fu_11608),
    .p_read91(ref_patch_dy_23_16_2_fu_11612),
    .p_read92(ref_patch_dy_23_17_2_fu_11616),
    .p_read93(ref_patch_dy_23_18_2_fu_11620),
    .p_read94(ref_patch_dy_23_19_2_fu_11624),
    .p_read95(ref_patch_dy_23_20_2_fu_11628),
    .p_read96(ref_patch_dy_23_21_2_fu_11632),
    .p_read97(ref_patch_dy_23_22_2_fu_11636),
    .p_read98(ref_patch_dy_23_23_2_fu_11640),
    .p_read99(ref_patch_dy_23_24_2_fu_11644),
    .p_read100(ref_patch_dy_23_25_2_fu_11648),
    .p_read101(ref_patch_dy_23_26_2_fu_11652),
    .p_read102(ref_patch_dy_23_27_2_fu_11656),
    .p_read103(ref_patch_dy_23_28_2_fu_11660),
    .p_read104(ref_patch_dy_23_29_2_fu_11664),
    .p_read105(ref_patch_dy_23_30_2_fu_11668),
    .p_read106(ref_patch_dy_23_31_2_fu_11672),
    .p_read107(ref_patch_dy_23_32_2_fu_11676),
    .p_read108(ref_patch_dy_23_33_2_fu_11680),
    .p_read109(ref_patch_dy_23_34_2_fu_11684),
    .p_read110(ref_patch_dy_23_35_2_fu_11688),
    .p_read111(ref_patch_dy_23_36_2_fu_11692),
    .p_read112(ref_patch_dy_23_37_2_fu_11696),
    .p_read113(ref_patch_dy_23_38_2_fu_11700),
    .p_read114(ref_patch_dy_23_39_2_fu_11704),
    .p_read115(ref_patch_dy_23_40_2_fu_11708),
    .p_read116(ref_patch_dy_23_41_2_fu_11712),
    .p_read117(ref_patch_dy_23_42_2_fu_11716),
    .p_read118(ref_patch_dy_23_43_2_fu_11720),
    .p_read119(ref_patch_dy_23_44_2_fu_11724),
    .p_read120(ref_patch_dy_23_45_2_fu_11728),
    .p_read121(ref_patch_dy_23_46_2_fu_11732),
    .p_read122(ref_patch_dy_23_47_2_fu_11736),
    .p_read123(ref_patch_dy_23_48_2_fu_11740),
    .p_read124(ref_patch_dy_23_49_2_fu_11744),
    .p_read125(ref_patch_dy_23_50_2_fu_11748),
    .p_read126(ref_patch_dy_23_51_2_fu_11752),
    .p_read127(ref_patch_dy_23_52_2_fu_11756),
    .p_read128(ref_patch_dy_23_53_2_fu_11760),
    .p_read129(ref_patch_dy_23_54_2_fu_11764),
    .p_read130(ref_patch_dy_23_55_2_fu_11768),
    .p_read131(ref_patch_dy_23_56_2_fu_11772),
    .p_read132(ref_patch_dy_23_57_2_fu_11776),
    .p_read133(ref_patch_dy_23_58_2_fu_11780),
    .p_read134(ref_patch_dy_23_59_2_fu_11784),
    .p_read135(ref_patch_dy_23_60_2_fu_11788),
    .p_read136(ref_patch_dy_23_61_2_fu_11792),
    .p_read137(ref_patch_dy_23_62_2_fu_11796),
    .p_read138(ref_patch_dy_23_63_2_fu_11800),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_22_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_22_q1),
    .cur_px_estimate_0_read(cur_px_estimate_1_0),
    .cur_px_estimate_1_read(cur_px_estimate_1_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_21655_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_21655_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_21806(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_21806_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_21806_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_21806_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_21806_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_2_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_2_q1),
    .p_read(pyr_region_fcoord_2_s),
    .p_read1(pyr_region_fcoord_2_1),
    .p_read2(H_inv_23_0_2_fu_17508),
    .p_read3(H_inv_23_3_4_fu_17512),
    .p_read4(H_inv_23_6_4_fu_17516),
    .p_read5(H_inv_23_3_5_fu_17520),
    .p_read6(H_inv_23_4_2_fu_17524),
    .p_read7(H_inv_23_7_4_fu_17528),
    .p_read8(H_inv_23_6_5_fu_17532),
    .p_read9(H_inv_23_7_5_fu_17536),
    .p_read10(H_inv_23_8_2_fu_17540),
    .p_read11(ref_patch_dx_23_0_2_fu_5660),
    .p_read12(ref_patch_dx_23_1_2_fu_5664),
    .p_read13(ref_patch_dx_23_2_2_fu_5668),
    .p_read14(ref_patch_dx_23_3_2_fu_5672),
    .p_read15(ref_patch_dx_23_4_2_fu_5676),
    .p_read16(ref_patch_dx_23_5_2_fu_5680),
    .p_read17(ref_patch_dx_23_6_2_fu_5684),
    .p_read18(ref_patch_dx_23_7_2_fu_5688),
    .p_read19(ref_patch_dx_23_8_2_fu_5692),
    .p_read20(ref_patch_dx_23_9_2_fu_5696),
    .p_read21(ref_patch_dx_23_10_3_fu_5700),
    .p_read22(ref_patch_dx_23_11_3_fu_5704),
    .p_read23(ref_patch_dx_23_12_3_fu_5708),
    .p_read24(ref_patch_dx_23_13_3_fu_5712),
    .p_read25(ref_patch_dx_23_14_3_fu_5716),
    .p_read26(ref_patch_dx_23_15_3_fu_5720),
    .p_read27(ref_patch_dx_23_16_3_fu_5724),
    .p_read28(ref_patch_dx_23_17_3_fu_5728),
    .p_read29(ref_patch_dx_23_18_3_fu_5732),
    .p_read30(ref_patch_dx_23_19_3_fu_5736),
    .p_read31(ref_patch_dx_23_20_3_fu_5740),
    .p_read32(ref_patch_dx_23_21_3_fu_5744),
    .p_read33(ref_patch_dx_23_22_3_fu_5748),
    .p_read34(ref_patch_dx_23_23_3_fu_5752),
    .p_read35(ref_patch_dx_23_24_3_fu_5756),
    .p_read36(ref_patch_dx_23_25_3_fu_5760),
    .p_read37(ref_patch_dx_23_26_3_fu_5764),
    .p_read38(ref_patch_dx_23_27_3_fu_5768),
    .p_read39(ref_patch_dx_23_28_3_fu_5772),
    .p_read40(ref_patch_dx_23_29_3_fu_5776),
    .p_read41(ref_patch_dx_23_30_3_fu_5780),
    .p_read42(ref_patch_dx_23_31_3_fu_5784),
    .p_read43(ref_patch_dx_23_32_3_fu_5788),
    .p_read44(ref_patch_dx_23_33_3_fu_5792),
    .p_read45(ref_patch_dx_23_34_3_fu_5796),
    .p_read46(ref_patch_dx_23_35_3_fu_5800),
    .p_read47(ref_patch_dx_23_36_3_fu_5804),
    .p_read48(ref_patch_dx_23_37_3_fu_5808),
    .p_read49(ref_patch_dx_23_38_3_fu_5812),
    .p_read50(ref_patch_dx_23_39_3_fu_5816),
    .p_read51(ref_patch_dx_23_40_3_fu_5820),
    .p_read52(ref_patch_dx_23_41_3_fu_5824),
    .p_read53(ref_patch_dx_23_42_3_fu_5828),
    .p_read54(ref_patch_dx_23_43_3_fu_5832),
    .p_read55(ref_patch_dx_23_44_3_fu_5836),
    .p_read56(ref_patch_dx_23_45_3_fu_5840),
    .p_read57(ref_patch_dx_23_46_3_fu_5844),
    .p_read58(ref_patch_dx_23_47_3_fu_5848),
    .p_read59(ref_patch_dx_23_48_3_fu_5852),
    .p_read60(ref_patch_dx_23_49_3_fu_5856),
    .p_read61(ref_patch_dx_23_50_3_fu_5860),
    .p_read62(ref_patch_dx_23_51_3_fu_5864),
    .p_read63(ref_patch_dx_23_52_3_fu_5868),
    .p_read64(ref_patch_dx_23_53_3_fu_5872),
    .p_read65(ref_patch_dx_23_54_3_fu_5876),
    .p_read66(ref_patch_dx_23_55_3_fu_5880),
    .p_read67(ref_patch_dx_23_56_3_fu_5884),
    .p_read68(ref_patch_dx_23_57_3_fu_5888),
    .p_read69(ref_patch_dx_23_58_3_fu_5892),
    .p_read70(ref_patch_dx_23_59_3_fu_5896),
    .p_read71(ref_patch_dx_23_60_3_fu_5900),
    .p_read72(ref_patch_dx_23_61_3_fu_5904),
    .p_read73(ref_patch_dx_23_62_3_fu_5908),
    .p_read74(ref_patch_dx_23_63_3_fu_5912),
    .p_read75(ref_patch_dy_23_0_2_fu_11804),
    .p_read76(ref_patch_dy_23_1_2_fu_11808),
    .p_read77(ref_patch_dy_23_2_2_fu_11812),
    .p_read78(ref_patch_dy_23_3_2_fu_11816),
    .p_read79(ref_patch_dy_23_4_2_fu_11820),
    .p_read80(ref_patch_dy_23_5_2_fu_11824),
    .p_read81(ref_patch_dy_23_6_2_fu_11828),
    .p_read82(ref_patch_dy_23_7_2_fu_11832),
    .p_read83(ref_patch_dy_23_8_2_fu_11836),
    .p_read84(ref_patch_dy_23_9_2_fu_11840),
    .p_read85(ref_patch_dy_23_10_3_fu_11844),
    .p_read86(ref_patch_dy_23_11_3_fu_11848),
    .p_read87(ref_patch_dy_23_12_3_fu_11852),
    .p_read88(ref_patch_dy_23_13_3_fu_11856),
    .p_read89(ref_patch_dy_23_14_3_fu_11860),
    .p_read90(ref_patch_dy_23_15_3_fu_11864),
    .p_read91(ref_patch_dy_23_16_3_fu_11868),
    .p_read92(ref_patch_dy_23_17_3_fu_11872),
    .p_read93(ref_patch_dy_23_18_3_fu_11876),
    .p_read94(ref_patch_dy_23_19_3_fu_11880),
    .p_read95(ref_patch_dy_23_20_3_fu_11884),
    .p_read96(ref_patch_dy_23_21_3_fu_11888),
    .p_read97(ref_patch_dy_23_22_3_fu_11892),
    .p_read98(ref_patch_dy_23_23_3_fu_11896),
    .p_read99(ref_patch_dy_23_24_3_fu_11900),
    .p_read100(ref_patch_dy_23_25_3_fu_11904),
    .p_read101(ref_patch_dy_23_26_3_fu_11908),
    .p_read102(ref_patch_dy_23_27_3_fu_11912),
    .p_read103(ref_patch_dy_23_28_3_fu_11916),
    .p_read104(ref_patch_dy_23_29_3_fu_11920),
    .p_read105(ref_patch_dy_23_30_3_fu_11924),
    .p_read106(ref_patch_dy_23_31_3_fu_11928),
    .p_read107(ref_patch_dy_23_32_3_fu_11932),
    .p_read108(ref_patch_dy_23_33_3_fu_11936),
    .p_read109(ref_patch_dy_23_34_3_fu_11940),
    .p_read110(ref_patch_dy_23_35_3_fu_11944),
    .p_read111(ref_patch_dy_23_36_3_fu_11948),
    .p_read112(ref_patch_dy_23_37_3_fu_11952),
    .p_read113(ref_patch_dy_23_38_3_fu_11956),
    .p_read114(ref_patch_dy_23_39_3_fu_11960),
    .p_read115(ref_patch_dy_23_40_3_fu_11964),
    .p_read116(ref_patch_dy_23_41_3_fu_11968),
    .p_read117(ref_patch_dy_23_42_3_fu_11972),
    .p_read118(ref_patch_dy_23_43_3_fu_11976),
    .p_read119(ref_patch_dy_23_44_3_fu_11980),
    .p_read120(ref_patch_dy_23_45_3_fu_11984),
    .p_read121(ref_patch_dy_23_46_3_fu_11988),
    .p_read122(ref_patch_dy_23_47_3_fu_11992),
    .p_read123(ref_patch_dy_23_48_3_fu_11996),
    .p_read124(ref_patch_dy_23_49_3_fu_12000),
    .p_read125(ref_patch_dy_23_50_3_fu_12004),
    .p_read126(ref_patch_dy_23_51_3_fu_12008),
    .p_read127(ref_patch_dy_23_52_3_fu_12012),
    .p_read128(ref_patch_dy_23_53_3_fu_12016),
    .p_read129(ref_patch_dy_23_54_3_fu_12020),
    .p_read130(ref_patch_dy_23_55_3_fu_12024),
    .p_read131(ref_patch_dy_23_56_3_fu_12028),
    .p_read132(ref_patch_dy_23_57_3_fu_12032),
    .p_read133(ref_patch_dy_23_58_3_fu_12036),
    .p_read134(ref_patch_dy_23_59_3_fu_12040),
    .p_read135(ref_patch_dy_23_60_3_fu_12044),
    .p_read136(ref_patch_dy_23_61_3_fu_12048),
    .p_read137(ref_patch_dy_23_62_3_fu_12052),
    .p_read138(ref_patch_dy_23_63_3_fu_12056),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_11_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_11_q1),
    .cur_px_estimate_0_read(cur_px_estimate_2_0),
    .cur_px_estimate_1_read(cur_px_estimate_2_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_21806_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_21806_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_21957(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_21957_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_21957_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_21957_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_21957_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_3_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_3_q1),
    .p_read(pyr_region_fcoord_3_s),
    .p_read1(pyr_region_fcoord_3_1),
    .p_read2(H_inv_23_0_3_fu_17544),
    .p_read3(H_inv_23_3_6_fu_17548),
    .p_read4(H_inv_23_6_6_fu_17552),
    .p_read5(H_inv_23_3_7_fu_17556),
    .p_read6(H_inv_23_4_3_fu_17560),
    .p_read7(H_inv_23_7_6_fu_17564),
    .p_read8(H_inv_23_6_7_fu_17568),
    .p_read9(H_inv_23_7_7_fu_17572),
    .p_read10(H_inv_23_8_3_fu_17576),
    .p_read11(ref_patch_dx_23_0_3_fu_5916),
    .p_read12(ref_patch_dx_23_1_3_fu_5920),
    .p_read13(ref_patch_dx_23_2_3_fu_5924),
    .p_read14(ref_patch_dx_23_3_3_fu_5928),
    .p_read15(ref_patch_dx_23_4_3_fu_5932),
    .p_read16(ref_patch_dx_23_5_3_fu_5936),
    .p_read17(ref_patch_dx_23_6_3_fu_5940),
    .p_read18(ref_patch_dx_23_7_3_fu_5944),
    .p_read19(ref_patch_dx_23_8_3_fu_5948),
    .p_read20(ref_patch_dx_23_9_3_fu_5952),
    .p_read21(ref_patch_dx_23_10_4_fu_5956),
    .p_read22(ref_patch_dx_23_11_4_fu_5960),
    .p_read23(ref_patch_dx_23_12_4_fu_5964),
    .p_read24(ref_patch_dx_23_13_4_fu_5968),
    .p_read25(ref_patch_dx_23_14_4_fu_5972),
    .p_read26(ref_patch_dx_23_15_4_fu_5976),
    .p_read27(ref_patch_dx_23_16_4_fu_5980),
    .p_read28(ref_patch_dx_23_17_4_fu_5984),
    .p_read29(ref_patch_dx_23_18_4_fu_5988),
    .p_read30(ref_patch_dx_23_19_4_fu_5992),
    .p_read31(ref_patch_dx_23_20_4_fu_5996),
    .p_read32(ref_patch_dx_23_21_4_fu_6000),
    .p_read33(ref_patch_dx_23_22_4_fu_6004),
    .p_read34(ref_patch_dx_23_23_4_fu_6008),
    .p_read35(ref_patch_dx_23_24_4_fu_6012),
    .p_read36(ref_patch_dx_23_25_4_fu_6016),
    .p_read37(ref_patch_dx_23_26_4_fu_6020),
    .p_read38(ref_patch_dx_23_27_4_fu_6024),
    .p_read39(ref_patch_dx_23_28_4_fu_6028),
    .p_read40(ref_patch_dx_23_29_4_fu_6032),
    .p_read41(ref_patch_dx_23_30_4_fu_6036),
    .p_read42(ref_patch_dx_23_31_4_fu_6040),
    .p_read43(ref_patch_dx_23_32_4_fu_6044),
    .p_read44(ref_patch_dx_23_33_4_fu_6048),
    .p_read45(ref_patch_dx_23_34_4_fu_6052),
    .p_read46(ref_patch_dx_23_35_4_fu_6056),
    .p_read47(ref_patch_dx_23_36_4_fu_6060),
    .p_read48(ref_patch_dx_23_37_4_fu_6064),
    .p_read49(ref_patch_dx_23_38_4_fu_6068),
    .p_read50(ref_patch_dx_23_39_4_fu_6072),
    .p_read51(ref_patch_dx_23_40_4_fu_6076),
    .p_read52(ref_patch_dx_23_41_4_fu_6080),
    .p_read53(ref_patch_dx_23_42_4_fu_6084),
    .p_read54(ref_patch_dx_23_43_4_fu_6088),
    .p_read55(ref_patch_dx_23_44_4_fu_6092),
    .p_read56(ref_patch_dx_23_45_4_fu_6096),
    .p_read57(ref_patch_dx_23_46_4_fu_6100),
    .p_read58(ref_patch_dx_23_47_4_fu_6104),
    .p_read59(ref_patch_dx_23_48_4_fu_6108),
    .p_read60(ref_patch_dx_23_49_4_fu_6112),
    .p_read61(ref_patch_dx_23_50_4_fu_6116),
    .p_read62(ref_patch_dx_23_51_4_fu_6120),
    .p_read63(ref_patch_dx_23_52_4_fu_6124),
    .p_read64(ref_patch_dx_23_53_4_fu_6128),
    .p_read65(ref_patch_dx_23_54_4_fu_6132),
    .p_read66(ref_patch_dx_23_55_4_fu_6136),
    .p_read67(ref_patch_dx_23_56_4_fu_6140),
    .p_read68(ref_patch_dx_23_57_4_fu_6144),
    .p_read69(ref_patch_dx_23_58_4_fu_6148),
    .p_read70(ref_patch_dx_23_59_4_fu_6152),
    .p_read71(ref_patch_dx_23_60_4_fu_6156),
    .p_read72(ref_patch_dx_23_61_4_fu_6160),
    .p_read73(ref_patch_dx_23_62_4_fu_6164),
    .p_read74(ref_patch_dx_23_63_4_fu_6168),
    .p_read75(ref_patch_dy_23_0_3_fu_12060),
    .p_read76(ref_patch_dy_23_1_3_fu_12064),
    .p_read77(ref_patch_dy_23_2_3_fu_12068),
    .p_read78(ref_patch_dy_23_3_3_fu_12072),
    .p_read79(ref_patch_dy_23_4_3_fu_12076),
    .p_read80(ref_patch_dy_23_5_3_fu_12080),
    .p_read81(ref_patch_dy_23_6_3_fu_12084),
    .p_read82(ref_patch_dy_23_7_3_fu_12088),
    .p_read83(ref_patch_dy_23_8_3_fu_12092),
    .p_read84(ref_patch_dy_23_9_3_fu_12096),
    .p_read85(ref_patch_dy_23_10_4_fu_12100),
    .p_read86(ref_patch_dy_23_11_4_fu_12104),
    .p_read87(ref_patch_dy_23_12_4_fu_12108),
    .p_read88(ref_patch_dy_23_13_4_fu_12112),
    .p_read89(ref_patch_dy_23_14_4_fu_12116),
    .p_read90(ref_patch_dy_23_15_4_fu_12120),
    .p_read91(ref_patch_dy_23_16_4_fu_12124),
    .p_read92(ref_patch_dy_23_17_4_fu_12128),
    .p_read93(ref_patch_dy_23_18_4_fu_12132),
    .p_read94(ref_patch_dy_23_19_4_fu_12136),
    .p_read95(ref_patch_dy_23_20_4_fu_12140),
    .p_read96(ref_patch_dy_23_21_4_fu_12144),
    .p_read97(ref_patch_dy_23_22_4_fu_12148),
    .p_read98(ref_patch_dy_23_23_4_fu_12152),
    .p_read99(ref_patch_dy_23_24_4_fu_12156),
    .p_read100(ref_patch_dy_23_25_4_fu_12160),
    .p_read101(ref_patch_dy_23_26_4_fu_12164),
    .p_read102(ref_patch_dy_23_27_4_fu_12168),
    .p_read103(ref_patch_dy_23_28_4_fu_12172),
    .p_read104(ref_patch_dy_23_29_4_fu_12176),
    .p_read105(ref_patch_dy_23_30_4_fu_12180),
    .p_read106(ref_patch_dy_23_31_4_fu_12184),
    .p_read107(ref_patch_dy_23_32_4_fu_12188),
    .p_read108(ref_patch_dy_23_33_4_fu_12192),
    .p_read109(ref_patch_dy_23_34_4_fu_12196),
    .p_read110(ref_patch_dy_23_35_4_fu_12200),
    .p_read111(ref_patch_dy_23_36_4_fu_12204),
    .p_read112(ref_patch_dy_23_37_4_fu_12208),
    .p_read113(ref_patch_dy_23_38_4_fu_12212),
    .p_read114(ref_patch_dy_23_39_4_fu_12216),
    .p_read115(ref_patch_dy_23_40_4_fu_12220),
    .p_read116(ref_patch_dy_23_41_4_fu_12224),
    .p_read117(ref_patch_dy_23_42_4_fu_12228),
    .p_read118(ref_patch_dy_23_43_4_fu_12232),
    .p_read119(ref_patch_dy_23_44_4_fu_12236),
    .p_read120(ref_patch_dy_23_45_4_fu_12240),
    .p_read121(ref_patch_dy_23_46_4_fu_12244),
    .p_read122(ref_patch_dy_23_47_4_fu_12248),
    .p_read123(ref_patch_dy_23_48_4_fu_12252),
    .p_read124(ref_patch_dy_23_49_4_fu_12256),
    .p_read125(ref_patch_dy_23_50_4_fu_12260),
    .p_read126(ref_patch_dy_23_51_4_fu_12264),
    .p_read127(ref_patch_dy_23_52_4_fu_12268),
    .p_read128(ref_patch_dy_23_53_4_fu_12272),
    .p_read129(ref_patch_dy_23_54_4_fu_12276),
    .p_read130(ref_patch_dy_23_55_4_fu_12280),
    .p_read131(ref_patch_dy_23_56_4_fu_12284),
    .p_read132(ref_patch_dy_23_57_4_fu_12288),
    .p_read133(ref_patch_dy_23_58_4_fu_12292),
    .p_read134(ref_patch_dy_23_59_4_fu_12296),
    .p_read135(ref_patch_dy_23_60_4_fu_12300),
    .p_read136(ref_patch_dy_23_61_4_fu_12304),
    .p_read137(ref_patch_dy_23_62_4_fu_12308),
    .p_read138(ref_patch_dy_23_63_4_fu_12312),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_6_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_6_q1),
    .cur_px_estimate_0_read(cur_px_estimate_3_0),
    .cur_px_estimate_1_read(cur_px_estimate_3_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_21957_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_21957_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_22108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_22108_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_22108_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_22108_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_22108_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_4_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_4_q1),
    .p_read(pyr_region_fcoord_4_s),
    .p_read1(pyr_region_fcoord_4_1),
    .p_read2(H_inv_23_0_4_fu_17580),
    .p_read3(H_inv_23_3_8_fu_17584),
    .p_read4(H_inv_23_6_8_fu_17588),
    .p_read5(H_inv_23_3_9_fu_17592),
    .p_read6(H_inv_23_4_4_fu_17596),
    .p_read7(H_inv_23_7_8_fu_17600),
    .p_read8(H_inv_23_6_9_fu_17604),
    .p_read9(H_inv_23_7_9_fu_17608),
    .p_read10(H_inv_23_8_4_fu_17612),
    .p_read11(ref_patch_dx_23_0_4_fu_6172),
    .p_read12(ref_patch_dx_23_1_4_fu_6176),
    .p_read13(ref_patch_dx_23_2_4_fu_6180),
    .p_read14(ref_patch_dx_23_3_4_fu_6184),
    .p_read15(ref_patch_dx_23_4_4_fu_6188),
    .p_read16(ref_patch_dx_23_5_4_fu_6192),
    .p_read17(ref_patch_dx_23_6_4_fu_6196),
    .p_read18(ref_patch_dx_23_7_4_fu_6200),
    .p_read19(ref_patch_dx_23_8_4_fu_6204),
    .p_read20(ref_patch_dx_23_9_4_fu_6208),
    .p_read21(ref_patch_dx_23_10_5_fu_6212),
    .p_read22(ref_patch_dx_23_11_5_fu_6216),
    .p_read23(ref_patch_dx_23_12_5_fu_6220),
    .p_read24(ref_patch_dx_23_13_5_fu_6224),
    .p_read25(ref_patch_dx_23_14_5_fu_6228),
    .p_read26(ref_patch_dx_23_15_5_fu_6232),
    .p_read27(ref_patch_dx_23_16_5_fu_6236),
    .p_read28(ref_patch_dx_23_17_5_fu_6240),
    .p_read29(ref_patch_dx_23_18_5_fu_6244),
    .p_read30(ref_patch_dx_23_19_5_fu_6248),
    .p_read31(ref_patch_dx_23_20_5_fu_6252),
    .p_read32(ref_patch_dx_23_21_5_fu_6256),
    .p_read33(ref_patch_dx_23_22_5_fu_6260),
    .p_read34(ref_patch_dx_23_23_5_fu_6264),
    .p_read35(ref_patch_dx_23_24_5_fu_6268),
    .p_read36(ref_patch_dx_23_25_5_fu_6272),
    .p_read37(ref_patch_dx_23_26_5_fu_6276),
    .p_read38(ref_patch_dx_23_27_5_fu_6280),
    .p_read39(ref_patch_dx_23_28_5_fu_6284),
    .p_read40(ref_patch_dx_23_29_5_fu_6288),
    .p_read41(ref_patch_dx_23_30_5_fu_6292),
    .p_read42(ref_patch_dx_23_31_5_fu_6296),
    .p_read43(ref_patch_dx_23_32_5_fu_6300),
    .p_read44(ref_patch_dx_23_33_5_fu_6304),
    .p_read45(ref_patch_dx_23_34_5_fu_6308),
    .p_read46(ref_patch_dx_23_35_5_fu_6312),
    .p_read47(ref_patch_dx_23_36_5_fu_6316),
    .p_read48(ref_patch_dx_23_37_5_fu_6320),
    .p_read49(ref_patch_dx_23_38_5_fu_6324),
    .p_read50(ref_patch_dx_23_39_5_fu_6328),
    .p_read51(ref_patch_dx_23_40_5_fu_6332),
    .p_read52(ref_patch_dx_23_41_5_fu_6336),
    .p_read53(ref_patch_dx_23_42_5_fu_6340),
    .p_read54(ref_patch_dx_23_43_5_fu_6344),
    .p_read55(ref_patch_dx_23_44_5_fu_6348),
    .p_read56(ref_patch_dx_23_45_5_fu_6352),
    .p_read57(ref_patch_dx_23_46_5_fu_6356),
    .p_read58(ref_patch_dx_23_47_5_fu_6360),
    .p_read59(ref_patch_dx_23_48_5_fu_6364),
    .p_read60(ref_patch_dx_23_49_5_fu_6368),
    .p_read61(ref_patch_dx_23_50_5_fu_6372),
    .p_read62(ref_patch_dx_23_51_5_fu_6376),
    .p_read63(ref_patch_dx_23_52_5_fu_6380),
    .p_read64(ref_patch_dx_23_53_5_fu_6384),
    .p_read65(ref_patch_dx_23_54_5_fu_6388),
    .p_read66(ref_patch_dx_23_55_5_fu_6392),
    .p_read67(ref_patch_dx_23_56_5_fu_6396),
    .p_read68(ref_patch_dx_23_57_5_fu_6400),
    .p_read69(ref_patch_dx_23_58_5_fu_6404),
    .p_read70(ref_patch_dx_23_59_5_fu_6408),
    .p_read71(ref_patch_dx_23_60_5_fu_6412),
    .p_read72(ref_patch_dx_23_61_5_fu_6416),
    .p_read73(ref_patch_dx_23_62_5_fu_6420),
    .p_read74(ref_patch_dx_23_63_5_fu_6424),
    .p_read75(ref_patch_dy_23_0_4_fu_12316),
    .p_read76(ref_patch_dy_23_1_4_fu_12320),
    .p_read77(ref_patch_dy_23_2_4_fu_12324),
    .p_read78(ref_patch_dy_23_3_4_fu_12328),
    .p_read79(ref_patch_dy_23_4_4_fu_12332),
    .p_read80(ref_patch_dy_23_5_4_fu_12336),
    .p_read81(ref_patch_dy_23_6_4_fu_12340),
    .p_read82(ref_patch_dy_23_7_4_fu_12344),
    .p_read83(ref_patch_dy_23_8_4_fu_12348),
    .p_read84(ref_patch_dy_23_9_4_fu_12352),
    .p_read85(ref_patch_dy_23_10_5_fu_12356),
    .p_read86(ref_patch_dy_23_11_5_fu_12360),
    .p_read87(ref_patch_dy_23_12_5_fu_12364),
    .p_read88(ref_patch_dy_23_13_5_fu_12368),
    .p_read89(ref_patch_dy_23_14_5_fu_12372),
    .p_read90(ref_patch_dy_23_15_5_fu_12376),
    .p_read91(ref_patch_dy_23_16_5_fu_12380),
    .p_read92(ref_patch_dy_23_17_5_fu_12384),
    .p_read93(ref_patch_dy_23_18_5_fu_12388),
    .p_read94(ref_patch_dy_23_19_5_fu_12392),
    .p_read95(ref_patch_dy_23_20_5_fu_12396),
    .p_read96(ref_patch_dy_23_21_5_fu_12400),
    .p_read97(ref_patch_dy_23_22_5_fu_12404),
    .p_read98(ref_patch_dy_23_23_5_fu_12408),
    .p_read99(ref_patch_dy_23_24_5_fu_12412),
    .p_read100(ref_patch_dy_23_25_5_fu_12416),
    .p_read101(ref_patch_dy_23_26_5_fu_12420),
    .p_read102(ref_patch_dy_23_27_5_fu_12424),
    .p_read103(ref_patch_dy_23_28_5_fu_12428),
    .p_read104(ref_patch_dy_23_29_5_fu_12432),
    .p_read105(ref_patch_dy_23_30_5_fu_12436),
    .p_read106(ref_patch_dy_23_31_5_fu_12440),
    .p_read107(ref_patch_dy_23_32_5_fu_12444),
    .p_read108(ref_patch_dy_23_33_5_fu_12448),
    .p_read109(ref_patch_dy_23_34_5_fu_12452),
    .p_read110(ref_patch_dy_23_35_5_fu_12456),
    .p_read111(ref_patch_dy_23_36_5_fu_12460),
    .p_read112(ref_patch_dy_23_37_5_fu_12464),
    .p_read113(ref_patch_dy_23_38_5_fu_12468),
    .p_read114(ref_patch_dy_23_39_5_fu_12472),
    .p_read115(ref_patch_dy_23_40_5_fu_12476),
    .p_read116(ref_patch_dy_23_41_5_fu_12480),
    .p_read117(ref_patch_dy_23_42_5_fu_12484),
    .p_read118(ref_patch_dy_23_43_5_fu_12488),
    .p_read119(ref_patch_dy_23_44_5_fu_12492),
    .p_read120(ref_patch_dy_23_45_5_fu_12496),
    .p_read121(ref_patch_dy_23_46_5_fu_12500),
    .p_read122(ref_patch_dy_23_47_5_fu_12504),
    .p_read123(ref_patch_dy_23_48_5_fu_12508),
    .p_read124(ref_patch_dy_23_49_5_fu_12512),
    .p_read125(ref_patch_dy_23_50_5_fu_12516),
    .p_read126(ref_patch_dy_23_51_5_fu_12520),
    .p_read127(ref_patch_dy_23_52_5_fu_12524),
    .p_read128(ref_patch_dy_23_53_5_fu_12528),
    .p_read129(ref_patch_dy_23_54_5_fu_12532),
    .p_read130(ref_patch_dy_23_55_5_fu_12536),
    .p_read131(ref_patch_dy_23_56_5_fu_12540),
    .p_read132(ref_patch_dy_23_57_5_fu_12544),
    .p_read133(ref_patch_dy_23_58_5_fu_12548),
    .p_read134(ref_patch_dy_23_59_5_fu_12552),
    .p_read135(ref_patch_dy_23_60_5_fu_12556),
    .p_read136(ref_patch_dy_23_61_5_fu_12560),
    .p_read137(ref_patch_dy_23_62_5_fu_12564),
    .p_read138(ref_patch_dy_23_63_5_fu_12568),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_5_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_5_q1),
    .cur_px_estimate_0_read(cur_px_estimate_4_0),
    .cur_px_estimate_1_read(cur_px_estimate_4_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_22108_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_22108_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_22259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_22259_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_22259_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_22259_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_22259_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_5_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_5_q1),
    .p_read(pyr_region_fcoord_5_s),
    .p_read1(pyr_region_fcoord_5_1),
    .p_read2(H_inv_23_0_5_fu_17616),
    .p_read3(H_inv_23_3_10_fu_17620),
    .p_read4(H_inv_23_6_10_fu_17624),
    .p_read5(H_inv_23_3_11_fu_17628),
    .p_read6(H_inv_23_4_5_fu_17632),
    .p_read7(H_inv_23_7_10_fu_17636),
    .p_read8(H_inv_23_6_11_fu_17640),
    .p_read9(H_inv_23_7_11_fu_17644),
    .p_read10(H_inv_23_8_5_fu_17648),
    .p_read11(ref_patch_dx_23_0_5_fu_6428),
    .p_read12(ref_patch_dx_23_1_5_fu_6432),
    .p_read13(ref_patch_dx_23_2_5_fu_6436),
    .p_read14(ref_patch_dx_23_3_5_fu_6440),
    .p_read15(ref_patch_dx_23_4_5_fu_6444),
    .p_read16(ref_patch_dx_23_5_5_fu_6448),
    .p_read17(ref_patch_dx_23_6_5_fu_6452),
    .p_read18(ref_patch_dx_23_7_5_fu_6456),
    .p_read19(ref_patch_dx_23_8_5_fu_6460),
    .p_read20(ref_patch_dx_23_9_5_fu_6464),
    .p_read21(ref_patch_dx_23_10_6_fu_6468),
    .p_read22(ref_patch_dx_23_11_6_fu_6472),
    .p_read23(ref_patch_dx_23_12_6_fu_6476),
    .p_read24(ref_patch_dx_23_13_6_fu_6480),
    .p_read25(ref_patch_dx_23_14_6_fu_6484),
    .p_read26(ref_patch_dx_23_15_6_fu_6488),
    .p_read27(ref_patch_dx_23_16_6_fu_6492),
    .p_read28(ref_patch_dx_23_17_6_fu_6496),
    .p_read29(ref_patch_dx_23_18_6_fu_6500),
    .p_read30(ref_patch_dx_23_19_6_fu_6504),
    .p_read31(ref_patch_dx_23_20_6_fu_6508),
    .p_read32(ref_patch_dx_23_21_6_fu_6512),
    .p_read33(ref_patch_dx_23_22_6_fu_6516),
    .p_read34(ref_patch_dx_23_23_6_fu_6520),
    .p_read35(ref_patch_dx_23_24_6_fu_6524),
    .p_read36(ref_patch_dx_23_25_6_fu_6528),
    .p_read37(ref_patch_dx_23_26_6_fu_6532),
    .p_read38(ref_patch_dx_23_27_6_fu_6536),
    .p_read39(ref_patch_dx_23_28_6_fu_6540),
    .p_read40(ref_patch_dx_23_29_6_fu_6544),
    .p_read41(ref_patch_dx_23_30_6_fu_6548),
    .p_read42(ref_patch_dx_23_31_6_fu_6552),
    .p_read43(ref_patch_dx_23_32_6_fu_6556),
    .p_read44(ref_patch_dx_23_33_6_fu_6560),
    .p_read45(ref_patch_dx_23_34_6_fu_6564),
    .p_read46(ref_patch_dx_23_35_6_fu_6568),
    .p_read47(ref_patch_dx_23_36_6_fu_6572),
    .p_read48(ref_patch_dx_23_37_6_fu_6576),
    .p_read49(ref_patch_dx_23_38_6_fu_6580),
    .p_read50(ref_patch_dx_23_39_6_fu_6584),
    .p_read51(ref_patch_dx_23_40_6_fu_6588),
    .p_read52(ref_patch_dx_23_41_6_fu_6592),
    .p_read53(ref_patch_dx_23_42_6_fu_6596),
    .p_read54(ref_patch_dx_23_43_6_fu_6600),
    .p_read55(ref_patch_dx_23_44_6_fu_6604),
    .p_read56(ref_patch_dx_23_45_6_fu_6608),
    .p_read57(ref_patch_dx_23_46_6_fu_6612),
    .p_read58(ref_patch_dx_23_47_6_fu_6616),
    .p_read59(ref_patch_dx_23_48_6_fu_6620),
    .p_read60(ref_patch_dx_23_49_6_fu_6624),
    .p_read61(ref_patch_dx_23_50_6_fu_6628),
    .p_read62(ref_patch_dx_23_51_6_fu_6632),
    .p_read63(ref_patch_dx_23_52_6_fu_6636),
    .p_read64(ref_patch_dx_23_53_6_fu_6640),
    .p_read65(ref_patch_dx_23_54_6_fu_6644),
    .p_read66(ref_patch_dx_23_55_6_fu_6648),
    .p_read67(ref_patch_dx_23_56_6_fu_6652),
    .p_read68(ref_patch_dx_23_57_6_fu_6656),
    .p_read69(ref_patch_dx_23_58_6_fu_6660),
    .p_read70(ref_patch_dx_23_59_6_fu_6664),
    .p_read71(ref_patch_dx_23_60_6_fu_6668),
    .p_read72(ref_patch_dx_23_61_6_fu_6672),
    .p_read73(ref_patch_dx_23_62_6_fu_6676),
    .p_read74(ref_patch_dx_23_63_6_fu_6680),
    .p_read75(ref_patch_dy_23_0_5_fu_12572),
    .p_read76(ref_patch_dy_23_1_5_fu_12576),
    .p_read77(ref_patch_dy_23_2_5_fu_12580),
    .p_read78(ref_patch_dy_23_3_5_fu_12584),
    .p_read79(ref_patch_dy_23_4_5_fu_12588),
    .p_read80(ref_patch_dy_23_5_5_fu_12592),
    .p_read81(ref_patch_dy_23_6_5_fu_12596),
    .p_read82(ref_patch_dy_23_7_5_fu_12600),
    .p_read83(ref_patch_dy_23_8_5_fu_12604),
    .p_read84(ref_patch_dy_23_9_5_fu_12608),
    .p_read85(ref_patch_dy_23_10_6_fu_12612),
    .p_read86(ref_patch_dy_23_11_6_fu_12616),
    .p_read87(ref_patch_dy_23_12_6_fu_12620),
    .p_read88(ref_patch_dy_23_13_6_fu_12624),
    .p_read89(ref_patch_dy_23_14_6_fu_12628),
    .p_read90(ref_patch_dy_23_15_6_fu_12632),
    .p_read91(ref_patch_dy_23_16_6_fu_12636),
    .p_read92(ref_patch_dy_23_17_6_fu_12640),
    .p_read93(ref_patch_dy_23_18_6_fu_12644),
    .p_read94(ref_patch_dy_23_19_6_fu_12648),
    .p_read95(ref_patch_dy_23_20_6_fu_12652),
    .p_read96(ref_patch_dy_23_21_6_fu_12656),
    .p_read97(ref_patch_dy_23_22_6_fu_12660),
    .p_read98(ref_patch_dy_23_23_6_fu_12664),
    .p_read99(ref_patch_dy_23_24_6_fu_12668),
    .p_read100(ref_patch_dy_23_25_6_fu_12672),
    .p_read101(ref_patch_dy_23_26_6_fu_12676),
    .p_read102(ref_patch_dy_23_27_6_fu_12680),
    .p_read103(ref_patch_dy_23_28_6_fu_12684),
    .p_read104(ref_patch_dy_23_29_6_fu_12688),
    .p_read105(ref_patch_dy_23_30_6_fu_12692),
    .p_read106(ref_patch_dy_23_31_6_fu_12696),
    .p_read107(ref_patch_dy_23_32_6_fu_12700),
    .p_read108(ref_patch_dy_23_33_6_fu_12704),
    .p_read109(ref_patch_dy_23_34_6_fu_12708),
    .p_read110(ref_patch_dy_23_35_6_fu_12712),
    .p_read111(ref_patch_dy_23_36_6_fu_12716),
    .p_read112(ref_patch_dy_23_37_6_fu_12720),
    .p_read113(ref_patch_dy_23_38_6_fu_12724),
    .p_read114(ref_patch_dy_23_39_6_fu_12728),
    .p_read115(ref_patch_dy_23_40_6_fu_12732),
    .p_read116(ref_patch_dy_23_41_6_fu_12736),
    .p_read117(ref_patch_dy_23_42_6_fu_12740),
    .p_read118(ref_patch_dy_23_43_6_fu_12744),
    .p_read119(ref_patch_dy_23_44_6_fu_12748),
    .p_read120(ref_patch_dy_23_45_6_fu_12752),
    .p_read121(ref_patch_dy_23_46_6_fu_12756),
    .p_read122(ref_patch_dy_23_47_6_fu_12760),
    .p_read123(ref_patch_dy_23_48_6_fu_12764),
    .p_read124(ref_patch_dy_23_49_6_fu_12768),
    .p_read125(ref_patch_dy_23_50_6_fu_12772),
    .p_read126(ref_patch_dy_23_51_6_fu_12776),
    .p_read127(ref_patch_dy_23_52_6_fu_12780),
    .p_read128(ref_patch_dy_23_53_6_fu_12784),
    .p_read129(ref_patch_dy_23_54_6_fu_12788),
    .p_read130(ref_patch_dy_23_55_6_fu_12792),
    .p_read131(ref_patch_dy_23_56_6_fu_12796),
    .p_read132(ref_patch_dy_23_57_6_fu_12800),
    .p_read133(ref_patch_dy_23_58_6_fu_12804),
    .p_read134(ref_patch_dy_23_59_6_fu_12808),
    .p_read135(ref_patch_dy_23_60_6_fu_12812),
    .p_read136(ref_patch_dy_23_61_6_fu_12816),
    .p_read137(ref_patch_dy_23_62_6_fu_12820),
    .p_read138(ref_patch_dy_23_63_6_fu_12824),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_4_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_4_q1),
    .cur_px_estimate_0_read(cur_px_estimate_5_0),
    .cur_px_estimate_1_read(cur_px_estimate_5_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_22259_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_22259_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_22410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_22410_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_22410_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_22410_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_22410_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_6_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_6_q1),
    .p_read(pyr_region_fcoord_6_s),
    .p_read1(pyr_region_fcoord_6_1),
    .p_read2(H_inv_23_0_6_fu_17652),
    .p_read3(H_inv_23_3_12_fu_17656),
    .p_read4(H_inv_23_6_12_fu_17660),
    .p_read5(H_inv_23_3_13_fu_17664),
    .p_read6(H_inv_23_4_6_fu_17668),
    .p_read7(H_inv_23_7_12_fu_17672),
    .p_read8(H_inv_23_6_13_fu_17676),
    .p_read9(H_inv_23_7_13_fu_17680),
    .p_read10(H_inv_23_8_6_fu_17684),
    .p_read11(ref_patch_dx_23_0_6_fu_6684),
    .p_read12(ref_patch_dx_23_1_6_fu_6688),
    .p_read13(ref_patch_dx_23_2_6_fu_6692),
    .p_read14(ref_patch_dx_23_3_6_fu_6696),
    .p_read15(ref_patch_dx_23_4_6_fu_6700),
    .p_read16(ref_patch_dx_23_5_6_fu_6704),
    .p_read17(ref_patch_dx_23_6_6_fu_6708),
    .p_read18(ref_patch_dx_23_7_6_fu_6712),
    .p_read19(ref_patch_dx_23_8_6_fu_6716),
    .p_read20(ref_patch_dx_23_9_6_fu_6720),
    .p_read21(ref_patch_dx_23_10_7_fu_6724),
    .p_read22(ref_patch_dx_23_11_7_fu_6728),
    .p_read23(ref_patch_dx_23_12_7_fu_6732),
    .p_read24(ref_patch_dx_23_13_7_fu_6736),
    .p_read25(ref_patch_dx_23_14_7_fu_6740),
    .p_read26(ref_patch_dx_23_15_7_fu_6744),
    .p_read27(ref_patch_dx_23_16_7_fu_6748),
    .p_read28(ref_patch_dx_23_17_7_fu_6752),
    .p_read29(ref_patch_dx_23_18_7_fu_6756),
    .p_read30(ref_patch_dx_23_19_7_fu_6760),
    .p_read31(ref_patch_dx_23_20_7_fu_6764),
    .p_read32(ref_patch_dx_23_21_7_fu_6768),
    .p_read33(ref_patch_dx_23_22_7_fu_6772),
    .p_read34(ref_patch_dx_23_23_7_fu_6776),
    .p_read35(ref_patch_dx_23_24_7_fu_6780),
    .p_read36(ref_patch_dx_23_25_7_fu_6784),
    .p_read37(ref_patch_dx_23_26_7_fu_6788),
    .p_read38(ref_patch_dx_23_27_7_fu_6792),
    .p_read39(ref_patch_dx_23_28_7_fu_6796),
    .p_read40(ref_patch_dx_23_29_7_fu_6800),
    .p_read41(ref_patch_dx_23_30_7_fu_6804),
    .p_read42(ref_patch_dx_23_31_7_fu_6808),
    .p_read43(ref_patch_dx_23_32_7_fu_6812),
    .p_read44(ref_patch_dx_23_33_7_fu_6816),
    .p_read45(ref_patch_dx_23_34_7_fu_6820),
    .p_read46(ref_patch_dx_23_35_7_fu_6824),
    .p_read47(ref_patch_dx_23_36_7_fu_6828),
    .p_read48(ref_patch_dx_23_37_7_fu_6832),
    .p_read49(ref_patch_dx_23_38_7_fu_6836),
    .p_read50(ref_patch_dx_23_39_7_fu_6840),
    .p_read51(ref_patch_dx_23_40_7_fu_6844),
    .p_read52(ref_patch_dx_23_41_7_fu_6848),
    .p_read53(ref_patch_dx_23_42_7_fu_6852),
    .p_read54(ref_patch_dx_23_43_7_fu_6856),
    .p_read55(ref_patch_dx_23_44_7_fu_6860),
    .p_read56(ref_patch_dx_23_45_7_fu_6864),
    .p_read57(ref_patch_dx_23_46_7_fu_6868),
    .p_read58(ref_patch_dx_23_47_7_fu_6872),
    .p_read59(ref_patch_dx_23_48_7_fu_6876),
    .p_read60(ref_patch_dx_23_49_7_fu_6880),
    .p_read61(ref_patch_dx_23_50_7_fu_6884),
    .p_read62(ref_patch_dx_23_51_7_fu_6888),
    .p_read63(ref_patch_dx_23_52_7_fu_6892),
    .p_read64(ref_patch_dx_23_53_7_fu_6896),
    .p_read65(ref_patch_dx_23_54_7_fu_6900),
    .p_read66(ref_patch_dx_23_55_7_fu_6904),
    .p_read67(ref_patch_dx_23_56_7_fu_6908),
    .p_read68(ref_patch_dx_23_57_7_fu_6912),
    .p_read69(ref_patch_dx_23_58_7_fu_6916),
    .p_read70(ref_patch_dx_23_59_7_fu_6920),
    .p_read71(ref_patch_dx_23_60_7_fu_6924),
    .p_read72(ref_patch_dx_23_61_7_fu_6928),
    .p_read73(ref_patch_dx_23_62_7_fu_6932),
    .p_read74(ref_patch_dx_23_63_7_fu_6936),
    .p_read75(ref_patch_dy_23_0_6_fu_12828),
    .p_read76(ref_patch_dy_23_1_6_fu_12832),
    .p_read77(ref_patch_dy_23_2_6_fu_12836),
    .p_read78(ref_patch_dy_23_3_6_fu_12840),
    .p_read79(ref_patch_dy_23_4_6_fu_12844),
    .p_read80(ref_patch_dy_23_5_6_fu_12848),
    .p_read81(ref_patch_dy_23_6_6_fu_12852),
    .p_read82(ref_patch_dy_23_7_6_fu_12856),
    .p_read83(ref_patch_dy_23_8_6_fu_12860),
    .p_read84(ref_patch_dy_23_9_6_fu_12864),
    .p_read85(ref_patch_dy_23_10_7_fu_12868),
    .p_read86(ref_patch_dy_23_11_7_fu_12872),
    .p_read87(ref_patch_dy_23_12_7_fu_12876),
    .p_read88(ref_patch_dy_23_13_7_fu_12880),
    .p_read89(ref_patch_dy_23_14_7_fu_12884),
    .p_read90(ref_patch_dy_23_15_7_fu_12888),
    .p_read91(ref_patch_dy_23_16_7_fu_12892),
    .p_read92(ref_patch_dy_23_17_7_fu_12896),
    .p_read93(ref_patch_dy_23_18_7_fu_12900),
    .p_read94(ref_patch_dy_23_19_7_fu_12904),
    .p_read95(ref_patch_dy_23_20_7_fu_12908),
    .p_read96(ref_patch_dy_23_21_7_fu_12912),
    .p_read97(ref_patch_dy_23_22_7_fu_12916),
    .p_read98(ref_patch_dy_23_23_7_fu_12920),
    .p_read99(ref_patch_dy_23_24_7_fu_12924),
    .p_read100(ref_patch_dy_23_25_7_fu_12928),
    .p_read101(ref_patch_dy_23_26_7_fu_12932),
    .p_read102(ref_patch_dy_23_27_7_fu_12936),
    .p_read103(ref_patch_dy_23_28_7_fu_12940),
    .p_read104(ref_patch_dy_23_29_7_fu_12944),
    .p_read105(ref_patch_dy_23_30_7_fu_12948),
    .p_read106(ref_patch_dy_23_31_7_fu_12952),
    .p_read107(ref_patch_dy_23_32_7_fu_12956),
    .p_read108(ref_patch_dy_23_33_7_fu_12960),
    .p_read109(ref_patch_dy_23_34_7_fu_12964),
    .p_read110(ref_patch_dy_23_35_7_fu_12968),
    .p_read111(ref_patch_dy_23_36_7_fu_12972),
    .p_read112(ref_patch_dy_23_37_7_fu_12976),
    .p_read113(ref_patch_dy_23_38_7_fu_12980),
    .p_read114(ref_patch_dy_23_39_7_fu_12984),
    .p_read115(ref_patch_dy_23_40_7_fu_12988),
    .p_read116(ref_patch_dy_23_41_7_fu_12992),
    .p_read117(ref_patch_dy_23_42_7_fu_12996),
    .p_read118(ref_patch_dy_23_43_7_fu_13000),
    .p_read119(ref_patch_dy_23_44_7_fu_13004),
    .p_read120(ref_patch_dy_23_45_7_fu_13008),
    .p_read121(ref_patch_dy_23_46_7_fu_13012),
    .p_read122(ref_patch_dy_23_47_7_fu_13016),
    .p_read123(ref_patch_dy_23_48_7_fu_13020),
    .p_read124(ref_patch_dy_23_49_7_fu_13024),
    .p_read125(ref_patch_dy_23_50_7_fu_13028),
    .p_read126(ref_patch_dy_23_51_7_fu_13032),
    .p_read127(ref_patch_dy_23_52_7_fu_13036),
    .p_read128(ref_patch_dy_23_53_7_fu_13040),
    .p_read129(ref_patch_dy_23_54_7_fu_13044),
    .p_read130(ref_patch_dy_23_55_7_fu_13048),
    .p_read131(ref_patch_dy_23_56_7_fu_13052),
    .p_read132(ref_patch_dy_23_57_7_fu_13056),
    .p_read133(ref_patch_dy_23_58_7_fu_13060),
    .p_read134(ref_patch_dy_23_59_7_fu_13064),
    .p_read135(ref_patch_dy_23_60_7_fu_13068),
    .p_read136(ref_patch_dy_23_61_7_fu_13072),
    .p_read137(ref_patch_dy_23_62_7_fu_13076),
    .p_read138(ref_patch_dy_23_63_7_fu_13080),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_3_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_3_q1),
    .cur_px_estimate_0_read(cur_px_estimate_6_0),
    .cur_px_estimate_1_read(cur_px_estimate_6_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_22410_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_22410_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_22561(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_22561_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_22561_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_22561_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_22561_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_7_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_7_q1),
    .p_read(pyr_region_fcoord_7_s),
    .p_read1(pyr_region_fcoord_7_1),
    .p_read2(H_inv_23_0_7_fu_17688),
    .p_read3(H_inv_23_3_14_fu_17692),
    .p_read4(H_inv_23_6_14_fu_17696),
    .p_read5(H_inv_23_3_15_fu_17700),
    .p_read6(H_inv_23_4_7_fu_17704),
    .p_read7(H_inv_23_7_14_fu_17708),
    .p_read8(H_inv_23_6_15_fu_17712),
    .p_read9(H_inv_23_7_15_fu_17716),
    .p_read10(H_inv_23_8_7_fu_17720),
    .p_read11(ref_patch_dx_23_0_7_fu_6940),
    .p_read12(ref_patch_dx_23_1_7_fu_6944),
    .p_read13(ref_patch_dx_23_2_7_fu_6948),
    .p_read14(ref_patch_dx_23_3_7_fu_6952),
    .p_read15(ref_patch_dx_23_4_7_fu_6956),
    .p_read16(ref_patch_dx_23_5_7_fu_6960),
    .p_read17(ref_patch_dx_23_6_7_fu_6964),
    .p_read18(ref_patch_dx_23_7_7_fu_6968),
    .p_read19(ref_patch_dx_23_8_7_fu_6972),
    .p_read20(ref_patch_dx_23_9_7_fu_6976),
    .p_read21(ref_patch_dx_23_10_8_fu_6980),
    .p_read22(ref_patch_dx_23_11_8_fu_6984),
    .p_read23(ref_patch_dx_23_12_8_fu_6988),
    .p_read24(ref_patch_dx_23_13_8_fu_6992),
    .p_read25(ref_patch_dx_23_14_8_fu_6996),
    .p_read26(ref_patch_dx_23_15_8_fu_7000),
    .p_read27(ref_patch_dx_23_16_8_fu_7004),
    .p_read28(ref_patch_dx_23_17_8_fu_7008),
    .p_read29(ref_patch_dx_23_18_8_fu_7012),
    .p_read30(ref_patch_dx_23_19_8_fu_7016),
    .p_read31(ref_patch_dx_23_20_8_fu_7020),
    .p_read32(ref_patch_dx_23_21_8_fu_7024),
    .p_read33(ref_patch_dx_23_22_8_fu_7028),
    .p_read34(ref_patch_dx_23_23_8_fu_7032),
    .p_read35(ref_patch_dx_23_24_8_fu_7036),
    .p_read36(ref_patch_dx_23_25_8_fu_7040),
    .p_read37(ref_patch_dx_23_26_8_fu_7044),
    .p_read38(ref_patch_dx_23_27_8_fu_7048),
    .p_read39(ref_patch_dx_23_28_8_fu_7052),
    .p_read40(ref_patch_dx_23_29_8_fu_7056),
    .p_read41(ref_patch_dx_23_30_8_fu_7060),
    .p_read42(ref_patch_dx_23_31_8_fu_7064),
    .p_read43(ref_patch_dx_23_32_8_fu_7068),
    .p_read44(ref_patch_dx_23_33_8_fu_7072),
    .p_read45(ref_patch_dx_23_34_8_fu_7076),
    .p_read46(ref_patch_dx_23_35_8_fu_7080),
    .p_read47(ref_patch_dx_23_36_8_fu_7084),
    .p_read48(ref_patch_dx_23_37_8_fu_7088),
    .p_read49(ref_patch_dx_23_38_8_fu_7092),
    .p_read50(ref_patch_dx_23_39_8_fu_7096),
    .p_read51(ref_patch_dx_23_40_8_fu_7100),
    .p_read52(ref_patch_dx_23_41_8_fu_7104),
    .p_read53(ref_patch_dx_23_42_8_fu_7108),
    .p_read54(ref_patch_dx_23_43_8_fu_7112),
    .p_read55(ref_patch_dx_23_44_8_fu_7116),
    .p_read56(ref_patch_dx_23_45_8_fu_7120),
    .p_read57(ref_patch_dx_23_46_8_fu_7124),
    .p_read58(ref_patch_dx_23_47_8_fu_7128),
    .p_read59(ref_patch_dx_23_48_8_fu_7132),
    .p_read60(ref_patch_dx_23_49_8_fu_7136),
    .p_read61(ref_patch_dx_23_50_8_fu_7140),
    .p_read62(ref_patch_dx_23_51_8_fu_7144),
    .p_read63(ref_patch_dx_23_52_8_fu_7148),
    .p_read64(ref_patch_dx_23_53_8_fu_7152),
    .p_read65(ref_patch_dx_23_54_8_fu_7156),
    .p_read66(ref_patch_dx_23_55_8_fu_7160),
    .p_read67(ref_patch_dx_23_56_8_fu_7164),
    .p_read68(ref_patch_dx_23_57_8_fu_7168),
    .p_read69(ref_patch_dx_23_58_8_fu_7172),
    .p_read70(ref_patch_dx_23_59_8_fu_7176),
    .p_read71(ref_patch_dx_23_60_8_fu_7180),
    .p_read72(ref_patch_dx_23_61_8_fu_7184),
    .p_read73(ref_patch_dx_23_62_8_fu_7188),
    .p_read74(ref_patch_dx_23_63_8_fu_7192),
    .p_read75(ref_patch_dy_23_0_7_fu_13084),
    .p_read76(ref_patch_dy_23_1_7_fu_13088),
    .p_read77(ref_patch_dy_23_2_7_fu_13092),
    .p_read78(ref_patch_dy_23_3_7_fu_13096),
    .p_read79(ref_patch_dy_23_4_7_fu_13100),
    .p_read80(ref_patch_dy_23_5_7_fu_13104),
    .p_read81(ref_patch_dy_23_6_7_fu_13108),
    .p_read82(ref_patch_dy_23_7_7_fu_13112),
    .p_read83(ref_patch_dy_23_8_7_fu_13116),
    .p_read84(ref_patch_dy_23_9_7_fu_13120),
    .p_read85(ref_patch_dy_23_10_8_fu_13124),
    .p_read86(ref_patch_dy_23_11_8_fu_13128),
    .p_read87(ref_patch_dy_23_12_8_fu_13132),
    .p_read88(ref_patch_dy_23_13_8_fu_13136),
    .p_read89(ref_patch_dy_23_14_8_fu_13140),
    .p_read90(ref_patch_dy_23_15_8_fu_13144),
    .p_read91(ref_patch_dy_23_16_8_fu_13148),
    .p_read92(ref_patch_dy_23_17_8_fu_13152),
    .p_read93(ref_patch_dy_23_18_8_fu_13156),
    .p_read94(ref_patch_dy_23_19_8_fu_13160),
    .p_read95(ref_patch_dy_23_20_8_fu_13164),
    .p_read96(ref_patch_dy_23_21_8_fu_13168),
    .p_read97(ref_patch_dy_23_22_8_fu_13172),
    .p_read98(ref_patch_dy_23_23_8_fu_13176),
    .p_read99(ref_patch_dy_23_24_8_fu_13180),
    .p_read100(ref_patch_dy_23_25_8_fu_13184),
    .p_read101(ref_patch_dy_23_26_8_fu_13188),
    .p_read102(ref_patch_dy_23_27_8_fu_13192),
    .p_read103(ref_patch_dy_23_28_8_fu_13196),
    .p_read104(ref_patch_dy_23_29_8_fu_13200),
    .p_read105(ref_patch_dy_23_30_8_fu_13204),
    .p_read106(ref_patch_dy_23_31_8_fu_13208),
    .p_read107(ref_patch_dy_23_32_8_fu_13212),
    .p_read108(ref_patch_dy_23_33_8_fu_13216),
    .p_read109(ref_patch_dy_23_34_8_fu_13220),
    .p_read110(ref_patch_dy_23_35_8_fu_13224),
    .p_read111(ref_patch_dy_23_36_8_fu_13228),
    .p_read112(ref_patch_dy_23_37_8_fu_13232),
    .p_read113(ref_patch_dy_23_38_8_fu_13236),
    .p_read114(ref_patch_dy_23_39_8_fu_13240),
    .p_read115(ref_patch_dy_23_40_8_fu_13244),
    .p_read116(ref_patch_dy_23_41_8_fu_13248),
    .p_read117(ref_patch_dy_23_42_8_fu_13252),
    .p_read118(ref_patch_dy_23_43_8_fu_13256),
    .p_read119(ref_patch_dy_23_44_8_fu_13260),
    .p_read120(ref_patch_dy_23_45_8_fu_13264),
    .p_read121(ref_patch_dy_23_46_8_fu_13268),
    .p_read122(ref_patch_dy_23_47_8_fu_13272),
    .p_read123(ref_patch_dy_23_48_8_fu_13276),
    .p_read124(ref_patch_dy_23_49_8_fu_13280),
    .p_read125(ref_patch_dy_23_50_8_fu_13284),
    .p_read126(ref_patch_dy_23_51_8_fu_13288),
    .p_read127(ref_patch_dy_23_52_8_fu_13292),
    .p_read128(ref_patch_dy_23_53_8_fu_13296),
    .p_read129(ref_patch_dy_23_54_8_fu_13300),
    .p_read130(ref_patch_dy_23_55_8_fu_13304),
    .p_read131(ref_patch_dy_23_56_8_fu_13308),
    .p_read132(ref_patch_dy_23_57_8_fu_13312),
    .p_read133(ref_patch_dy_23_58_8_fu_13316),
    .p_read134(ref_patch_dy_23_59_8_fu_13320),
    .p_read135(ref_patch_dy_23_60_8_fu_13324),
    .p_read136(ref_patch_dy_23_61_8_fu_13328),
    .p_read137(ref_patch_dy_23_62_8_fu_13332),
    .p_read138(ref_patch_dy_23_63_8_fu_13336),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_2_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_2_q1),
    .cur_px_estimate_0_read(cur_px_estimate_7_0),
    .cur_px_estimate_1_read(cur_px_estimate_7_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_22561_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_22561_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_22712(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_22712_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_22712_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_22712_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_22712_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_8_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_8_q1),
    .p_read(pyr_region_fcoord_8_s),
    .p_read1(pyr_region_fcoord_8_1),
    .p_read2(H_inv_23_0_8_fu_17724),
    .p_read3(H_inv_23_3_16_fu_17728),
    .p_read4(H_inv_23_6_16_fu_17732),
    .p_read5(H_inv_23_3_17_fu_17736),
    .p_read6(H_inv_23_4_8_fu_17740),
    .p_read7(H_inv_23_7_16_fu_17744),
    .p_read8(H_inv_23_6_17_fu_17748),
    .p_read9(H_inv_23_7_17_fu_17752),
    .p_read10(H_inv_23_8_8_fu_17756),
    .p_read11(ref_patch_dx_23_0_8_fu_7196),
    .p_read12(ref_patch_dx_23_1_8_fu_7200),
    .p_read13(ref_patch_dx_23_2_8_fu_7204),
    .p_read14(ref_patch_dx_23_3_8_fu_7208),
    .p_read15(ref_patch_dx_23_4_8_fu_7212),
    .p_read16(ref_patch_dx_23_5_8_fu_7216),
    .p_read17(ref_patch_dx_23_6_8_fu_7220),
    .p_read18(ref_patch_dx_23_7_8_fu_7224),
    .p_read19(ref_patch_dx_23_8_8_fu_7228),
    .p_read20(ref_patch_dx_23_9_8_fu_7232),
    .p_read21(ref_patch_dx_23_10_9_fu_7236),
    .p_read22(ref_patch_dx_23_11_9_fu_7240),
    .p_read23(ref_patch_dx_23_12_9_fu_7244),
    .p_read24(ref_patch_dx_23_13_9_fu_7248),
    .p_read25(ref_patch_dx_23_14_9_fu_7252),
    .p_read26(ref_patch_dx_23_15_9_fu_7256),
    .p_read27(ref_patch_dx_23_16_9_fu_7260),
    .p_read28(ref_patch_dx_23_17_9_fu_7264),
    .p_read29(ref_patch_dx_23_18_9_fu_7268),
    .p_read30(ref_patch_dx_23_19_9_fu_7272),
    .p_read31(ref_patch_dx_23_20_9_fu_7276),
    .p_read32(ref_patch_dx_23_21_9_fu_7280),
    .p_read33(ref_patch_dx_23_22_9_fu_7284),
    .p_read34(ref_patch_dx_23_23_9_fu_7288),
    .p_read35(ref_patch_dx_23_24_9_fu_7292),
    .p_read36(ref_patch_dx_23_25_9_fu_7296),
    .p_read37(ref_patch_dx_23_26_9_fu_7300),
    .p_read38(ref_patch_dx_23_27_9_fu_7304),
    .p_read39(ref_patch_dx_23_28_9_fu_7308),
    .p_read40(ref_patch_dx_23_29_9_fu_7312),
    .p_read41(ref_patch_dx_23_30_9_fu_7316),
    .p_read42(ref_patch_dx_23_31_9_fu_7320),
    .p_read43(ref_patch_dx_23_32_9_fu_7324),
    .p_read44(ref_patch_dx_23_33_9_fu_7328),
    .p_read45(ref_patch_dx_23_34_9_fu_7332),
    .p_read46(ref_patch_dx_23_35_9_fu_7336),
    .p_read47(ref_patch_dx_23_36_9_fu_7340),
    .p_read48(ref_patch_dx_23_37_9_fu_7344),
    .p_read49(ref_patch_dx_23_38_9_fu_7348),
    .p_read50(ref_patch_dx_23_39_9_fu_7352),
    .p_read51(ref_patch_dx_23_40_9_fu_7356),
    .p_read52(ref_patch_dx_23_41_9_fu_7360),
    .p_read53(ref_patch_dx_23_42_9_fu_7364),
    .p_read54(ref_patch_dx_23_43_9_fu_7368),
    .p_read55(ref_patch_dx_23_44_9_fu_7372),
    .p_read56(ref_patch_dx_23_45_9_fu_7376),
    .p_read57(ref_patch_dx_23_46_9_fu_7380),
    .p_read58(ref_patch_dx_23_47_9_fu_7384),
    .p_read59(ref_patch_dx_23_48_9_fu_7388),
    .p_read60(ref_patch_dx_23_49_9_fu_7392),
    .p_read61(ref_patch_dx_23_50_9_fu_7396),
    .p_read62(ref_patch_dx_23_51_9_fu_7400),
    .p_read63(ref_patch_dx_23_52_9_fu_7404),
    .p_read64(ref_patch_dx_23_53_9_fu_7408),
    .p_read65(ref_patch_dx_23_54_9_fu_7412),
    .p_read66(ref_patch_dx_23_55_9_fu_7416),
    .p_read67(ref_patch_dx_23_56_9_fu_7420),
    .p_read68(ref_patch_dx_23_57_9_fu_7424),
    .p_read69(ref_patch_dx_23_58_9_fu_7428),
    .p_read70(ref_patch_dx_23_59_9_fu_7432),
    .p_read71(ref_patch_dx_23_60_9_fu_7436),
    .p_read72(ref_patch_dx_23_61_9_fu_7440),
    .p_read73(ref_patch_dx_23_62_9_fu_7444),
    .p_read74(ref_patch_dx_23_63_9_fu_7448),
    .p_read75(ref_patch_dy_23_0_8_fu_13340),
    .p_read76(ref_patch_dy_23_1_8_fu_13344),
    .p_read77(ref_patch_dy_23_2_8_fu_13348),
    .p_read78(ref_patch_dy_23_3_8_fu_13352),
    .p_read79(ref_patch_dy_23_4_8_fu_13356),
    .p_read80(ref_patch_dy_23_5_8_fu_13360),
    .p_read81(ref_patch_dy_23_6_8_fu_13364),
    .p_read82(ref_patch_dy_23_7_8_fu_13368),
    .p_read83(ref_patch_dy_23_8_8_fu_13372),
    .p_read84(ref_patch_dy_23_9_8_fu_13376),
    .p_read85(ref_patch_dy_23_10_9_fu_13380),
    .p_read86(ref_patch_dy_23_11_9_fu_13384),
    .p_read87(ref_patch_dy_23_12_9_fu_13388),
    .p_read88(ref_patch_dy_23_13_9_fu_13392),
    .p_read89(ref_patch_dy_23_14_9_fu_13396),
    .p_read90(ref_patch_dy_23_15_9_fu_13400),
    .p_read91(ref_patch_dy_23_16_9_fu_13404),
    .p_read92(ref_patch_dy_23_17_9_fu_13408),
    .p_read93(ref_patch_dy_23_18_9_fu_13412),
    .p_read94(ref_patch_dy_23_19_9_fu_13416),
    .p_read95(ref_patch_dy_23_20_9_fu_13420),
    .p_read96(ref_patch_dy_23_21_9_fu_13424),
    .p_read97(ref_patch_dy_23_22_9_fu_13428),
    .p_read98(ref_patch_dy_23_23_9_fu_13432),
    .p_read99(ref_patch_dy_23_24_9_fu_13436),
    .p_read100(ref_patch_dy_23_25_9_fu_13440),
    .p_read101(ref_patch_dy_23_26_9_fu_13444),
    .p_read102(ref_patch_dy_23_27_9_fu_13448),
    .p_read103(ref_patch_dy_23_28_9_fu_13452),
    .p_read104(ref_patch_dy_23_29_9_fu_13456),
    .p_read105(ref_patch_dy_23_30_9_fu_13460),
    .p_read106(ref_patch_dy_23_31_9_fu_13464),
    .p_read107(ref_patch_dy_23_32_9_fu_13468),
    .p_read108(ref_patch_dy_23_33_9_fu_13472),
    .p_read109(ref_patch_dy_23_34_9_fu_13476),
    .p_read110(ref_patch_dy_23_35_9_fu_13480),
    .p_read111(ref_patch_dy_23_36_9_fu_13484),
    .p_read112(ref_patch_dy_23_37_9_fu_13488),
    .p_read113(ref_patch_dy_23_38_9_fu_13492),
    .p_read114(ref_patch_dy_23_39_9_fu_13496),
    .p_read115(ref_patch_dy_23_40_9_fu_13500),
    .p_read116(ref_patch_dy_23_41_9_fu_13504),
    .p_read117(ref_patch_dy_23_42_9_fu_13508),
    .p_read118(ref_patch_dy_23_43_9_fu_13512),
    .p_read119(ref_patch_dy_23_44_9_fu_13516),
    .p_read120(ref_patch_dy_23_45_9_fu_13520),
    .p_read121(ref_patch_dy_23_46_9_fu_13524),
    .p_read122(ref_patch_dy_23_47_9_fu_13528),
    .p_read123(ref_patch_dy_23_48_9_fu_13532),
    .p_read124(ref_patch_dy_23_49_9_fu_13536),
    .p_read125(ref_patch_dy_23_50_9_fu_13540),
    .p_read126(ref_patch_dy_23_51_9_fu_13544),
    .p_read127(ref_patch_dy_23_52_9_fu_13548),
    .p_read128(ref_patch_dy_23_53_9_fu_13552),
    .p_read129(ref_patch_dy_23_54_9_fu_13556),
    .p_read130(ref_patch_dy_23_55_9_fu_13560),
    .p_read131(ref_patch_dy_23_56_9_fu_13564),
    .p_read132(ref_patch_dy_23_57_9_fu_13568),
    .p_read133(ref_patch_dy_23_58_9_fu_13572),
    .p_read134(ref_patch_dy_23_59_9_fu_13576),
    .p_read135(ref_patch_dy_23_60_9_fu_13580),
    .p_read136(ref_patch_dy_23_61_9_fu_13584),
    .p_read137(ref_patch_dy_23_62_9_fu_13588),
    .p_read138(ref_patch_dy_23_63_9_fu_13592),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_1_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_1_q1),
    .cur_px_estimate_0_read(cur_px_estimate_8_0),
    .cur_px_estimate_1_read(cur_px_estimate_8_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_22712_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_22712_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_22863(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_22863_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_22863_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_22863_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_22863_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_9_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_9_q1),
    .p_read(pyr_region_fcoord_9_s),
    .p_read1(pyr_region_fcoord_9_1),
    .p_read2(H_inv_23_0_9_fu_17760),
    .p_read3(H_inv_23_3_18_fu_17764),
    .p_read4(H_inv_23_6_18_fu_17768),
    .p_read5(H_inv_23_3_19_fu_17772),
    .p_read6(H_inv_23_4_9_fu_17776),
    .p_read7(H_inv_23_7_18_fu_17780),
    .p_read8(H_inv_23_6_19_fu_17784),
    .p_read9(H_inv_23_7_19_fu_17788),
    .p_read10(H_inv_23_8_9_fu_17792),
    .p_read11(ref_patch_dx_23_0_9_fu_7452),
    .p_read12(ref_patch_dx_23_1_9_fu_7456),
    .p_read13(ref_patch_dx_23_2_9_fu_7460),
    .p_read14(ref_patch_dx_23_3_9_fu_7464),
    .p_read15(ref_patch_dx_23_4_9_fu_7468),
    .p_read16(ref_patch_dx_23_5_9_fu_7472),
    .p_read17(ref_patch_dx_23_6_9_fu_7476),
    .p_read18(ref_patch_dx_23_7_9_fu_7480),
    .p_read19(ref_patch_dx_23_8_9_fu_7484),
    .p_read20(ref_patch_dx_23_9_9_fu_7488),
    .p_read21(ref_patch_dx_23_10_10_fu_7492),
    .p_read22(ref_patch_dx_23_11_10_fu_7496),
    .p_read23(ref_patch_dx_23_12_10_fu_7500),
    .p_read24(ref_patch_dx_23_13_10_fu_7504),
    .p_read25(ref_patch_dx_23_14_10_fu_7508),
    .p_read26(ref_patch_dx_23_15_10_fu_7512),
    .p_read27(ref_patch_dx_23_16_10_fu_7516),
    .p_read28(ref_patch_dx_23_17_10_fu_7520),
    .p_read29(ref_patch_dx_23_18_10_fu_7524),
    .p_read30(ref_patch_dx_23_19_10_fu_7528),
    .p_read31(ref_patch_dx_23_20_10_fu_7532),
    .p_read32(ref_patch_dx_23_21_10_fu_7536),
    .p_read33(ref_patch_dx_23_22_10_fu_7540),
    .p_read34(ref_patch_dx_23_23_10_fu_7544),
    .p_read35(ref_patch_dx_23_24_10_fu_7548),
    .p_read36(ref_patch_dx_23_25_10_fu_7552),
    .p_read37(ref_patch_dx_23_26_10_fu_7556),
    .p_read38(ref_patch_dx_23_27_10_fu_7560),
    .p_read39(ref_patch_dx_23_28_10_fu_7564),
    .p_read40(ref_patch_dx_23_29_10_fu_7568),
    .p_read41(ref_patch_dx_23_30_10_fu_7572),
    .p_read42(ref_patch_dx_23_31_10_fu_7576),
    .p_read43(ref_patch_dx_23_32_10_fu_7580),
    .p_read44(ref_patch_dx_23_33_10_fu_7584),
    .p_read45(ref_patch_dx_23_34_10_fu_7588),
    .p_read46(ref_patch_dx_23_35_10_fu_7592),
    .p_read47(ref_patch_dx_23_36_10_fu_7596),
    .p_read48(ref_patch_dx_23_37_10_fu_7600),
    .p_read49(ref_patch_dx_23_38_10_fu_7604),
    .p_read50(ref_patch_dx_23_39_10_fu_7608),
    .p_read51(ref_patch_dx_23_40_10_fu_7612),
    .p_read52(ref_patch_dx_23_41_10_fu_7616),
    .p_read53(ref_patch_dx_23_42_10_fu_7620),
    .p_read54(ref_patch_dx_23_43_10_fu_7624),
    .p_read55(ref_patch_dx_23_44_10_fu_7628),
    .p_read56(ref_patch_dx_23_45_10_fu_7632),
    .p_read57(ref_patch_dx_23_46_10_fu_7636),
    .p_read58(ref_patch_dx_23_47_10_fu_7640),
    .p_read59(ref_patch_dx_23_48_10_fu_7644),
    .p_read60(ref_patch_dx_23_49_10_fu_7648),
    .p_read61(ref_patch_dx_23_50_10_fu_7652),
    .p_read62(ref_patch_dx_23_51_10_fu_7656),
    .p_read63(ref_patch_dx_23_52_10_fu_7660),
    .p_read64(ref_patch_dx_23_53_10_fu_7664),
    .p_read65(ref_patch_dx_23_54_10_fu_7668),
    .p_read66(ref_patch_dx_23_55_10_fu_7672),
    .p_read67(ref_patch_dx_23_56_10_fu_7676),
    .p_read68(ref_patch_dx_23_57_10_fu_7680),
    .p_read69(ref_patch_dx_23_58_10_fu_7684),
    .p_read70(ref_patch_dx_23_59_10_fu_7688),
    .p_read71(ref_patch_dx_23_60_10_fu_7692),
    .p_read72(ref_patch_dx_23_61_10_fu_7696),
    .p_read73(ref_patch_dx_23_62_10_fu_7700),
    .p_read74(ref_patch_dx_23_63_10_fu_7704),
    .p_read75(ref_patch_dy_23_0_9_fu_13596),
    .p_read76(ref_patch_dy_23_1_9_fu_13600),
    .p_read77(ref_patch_dy_23_2_9_fu_13604),
    .p_read78(ref_patch_dy_23_3_9_fu_13608),
    .p_read79(ref_patch_dy_23_4_9_fu_13612),
    .p_read80(ref_patch_dy_23_5_9_fu_13616),
    .p_read81(ref_patch_dy_23_6_9_fu_13620),
    .p_read82(ref_patch_dy_23_7_9_fu_13624),
    .p_read83(ref_patch_dy_23_8_9_fu_13628),
    .p_read84(ref_patch_dy_23_9_9_fu_13632),
    .p_read85(ref_patch_dy_23_10_10_fu_13636),
    .p_read86(ref_patch_dy_23_11_10_fu_13640),
    .p_read87(ref_patch_dy_23_12_10_fu_13644),
    .p_read88(ref_patch_dy_23_13_10_fu_13648),
    .p_read89(ref_patch_dy_23_14_10_fu_13652),
    .p_read90(ref_patch_dy_23_15_10_fu_13656),
    .p_read91(ref_patch_dy_23_16_10_fu_13660),
    .p_read92(ref_patch_dy_23_17_10_fu_13664),
    .p_read93(ref_patch_dy_23_18_10_fu_13668),
    .p_read94(ref_patch_dy_23_19_10_fu_13672),
    .p_read95(ref_patch_dy_23_20_10_fu_13676),
    .p_read96(ref_patch_dy_23_21_10_fu_13680),
    .p_read97(ref_patch_dy_23_22_10_fu_13684),
    .p_read98(ref_patch_dy_23_23_10_fu_13688),
    .p_read99(ref_patch_dy_23_24_10_fu_13692),
    .p_read100(ref_patch_dy_23_25_10_fu_13696),
    .p_read101(ref_patch_dy_23_26_10_fu_13700),
    .p_read102(ref_patch_dy_23_27_10_fu_13704),
    .p_read103(ref_patch_dy_23_28_10_fu_13708),
    .p_read104(ref_patch_dy_23_29_10_fu_13712),
    .p_read105(ref_patch_dy_23_30_10_fu_13716),
    .p_read106(ref_patch_dy_23_31_10_fu_13720),
    .p_read107(ref_patch_dy_23_32_10_fu_13724),
    .p_read108(ref_patch_dy_23_33_10_fu_13728),
    .p_read109(ref_patch_dy_23_34_10_fu_13732),
    .p_read110(ref_patch_dy_23_35_10_fu_13736),
    .p_read111(ref_patch_dy_23_36_10_fu_13740),
    .p_read112(ref_patch_dy_23_37_10_fu_13744),
    .p_read113(ref_patch_dy_23_38_10_fu_13748),
    .p_read114(ref_patch_dy_23_39_10_fu_13752),
    .p_read115(ref_patch_dy_23_40_10_fu_13756),
    .p_read116(ref_patch_dy_23_41_10_fu_13760),
    .p_read117(ref_patch_dy_23_42_10_fu_13764),
    .p_read118(ref_patch_dy_23_43_10_fu_13768),
    .p_read119(ref_patch_dy_23_44_10_fu_13772),
    .p_read120(ref_patch_dy_23_45_10_fu_13776),
    .p_read121(ref_patch_dy_23_46_10_fu_13780),
    .p_read122(ref_patch_dy_23_47_10_fu_13784),
    .p_read123(ref_patch_dy_23_48_10_fu_13788),
    .p_read124(ref_patch_dy_23_49_10_fu_13792),
    .p_read125(ref_patch_dy_23_50_10_fu_13796),
    .p_read126(ref_patch_dy_23_51_10_fu_13800),
    .p_read127(ref_patch_dy_23_52_10_fu_13804),
    .p_read128(ref_patch_dy_23_53_10_fu_13808),
    .p_read129(ref_patch_dy_23_54_10_fu_13812),
    .p_read130(ref_patch_dy_23_55_10_fu_13816),
    .p_read131(ref_patch_dy_23_56_10_fu_13820),
    .p_read132(ref_patch_dy_23_57_10_fu_13824),
    .p_read133(ref_patch_dy_23_58_10_fu_13828),
    .p_read134(ref_patch_dy_23_59_10_fu_13832),
    .p_read135(ref_patch_dy_23_60_10_fu_13836),
    .p_read136(ref_patch_dy_23_61_10_fu_13840),
    .p_read137(ref_patch_dy_23_62_10_fu_13844),
    .p_read138(ref_patch_dy_23_63_10_fu_13848),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_q1),
    .cur_px_estimate_0_read(cur_px_estimate_9_0),
    .cur_px_estimate_1_read(cur_px_estimate_9_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_22863_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_22863_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23014(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23014_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23014_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23014_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23014_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_10_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_10_q1),
    .p_read(pyr_region_fcoord_10),
    .p_read1(pyr_region_fcoord_10_1),
    .p_read2(H_inv_23_0_10_fu_17796),
    .p_read3(H_inv_23_3_20_fu_17800),
    .p_read4(H_inv_23_6_20_fu_17804),
    .p_read5(H_inv_23_3_21_fu_17808),
    .p_read6(H_inv_23_4_10_fu_17812),
    .p_read7(H_inv_23_7_20_fu_17816),
    .p_read8(H_inv_23_6_21_fu_17820),
    .p_read9(H_inv_23_7_21_fu_17824),
    .p_read10(H_inv_23_8_10_fu_17828),
    .p_read11(ref_patch_dx_23_0_10_fu_7708),
    .p_read12(ref_patch_dx_23_1_10_fu_7712),
    .p_read13(ref_patch_dx_23_2_10_fu_7716),
    .p_read14(ref_patch_dx_23_3_10_fu_7720),
    .p_read15(ref_patch_dx_23_4_10_fu_7724),
    .p_read16(ref_patch_dx_23_5_10_fu_7728),
    .p_read17(ref_patch_dx_23_6_10_fu_7732),
    .p_read18(ref_patch_dx_23_7_10_fu_7736),
    .p_read19(ref_patch_dx_23_8_10_fu_7740),
    .p_read20(ref_patch_dx_23_9_10_fu_7744),
    .p_read21(ref_patch_dx_23_10_11_fu_7748),
    .p_read22(ref_patch_dx_23_11_11_fu_7752),
    .p_read23(ref_patch_dx_23_12_11_fu_7756),
    .p_read24(ref_patch_dx_23_13_11_fu_7760),
    .p_read25(ref_patch_dx_23_14_11_fu_7764),
    .p_read26(ref_patch_dx_23_15_11_fu_7768),
    .p_read27(ref_patch_dx_23_16_11_fu_7772),
    .p_read28(ref_patch_dx_23_17_11_fu_7776),
    .p_read29(ref_patch_dx_23_18_11_fu_7780),
    .p_read30(ref_patch_dx_23_19_11_fu_7784),
    .p_read31(ref_patch_dx_23_20_11_fu_7788),
    .p_read32(ref_patch_dx_23_21_11_fu_7792),
    .p_read33(ref_patch_dx_23_22_11_fu_7796),
    .p_read34(ref_patch_dx_23_23_11_fu_7800),
    .p_read35(ref_patch_dx_23_24_11_fu_7804),
    .p_read36(ref_patch_dx_23_25_11_fu_7808),
    .p_read37(ref_patch_dx_23_26_11_fu_7812),
    .p_read38(ref_patch_dx_23_27_11_fu_7816),
    .p_read39(ref_patch_dx_23_28_11_fu_7820),
    .p_read40(ref_patch_dx_23_29_11_fu_7824),
    .p_read41(ref_patch_dx_23_30_11_fu_7828),
    .p_read42(ref_patch_dx_23_31_11_fu_7832),
    .p_read43(ref_patch_dx_23_32_11_fu_7836),
    .p_read44(ref_patch_dx_23_33_11_fu_7840),
    .p_read45(ref_patch_dx_23_34_11_fu_7844),
    .p_read46(ref_patch_dx_23_35_11_fu_7848),
    .p_read47(ref_patch_dx_23_36_11_fu_7852),
    .p_read48(ref_patch_dx_23_37_11_fu_7856),
    .p_read49(ref_patch_dx_23_38_11_fu_7860),
    .p_read50(ref_patch_dx_23_39_11_fu_7864),
    .p_read51(ref_patch_dx_23_40_11_fu_7868),
    .p_read52(ref_patch_dx_23_41_11_fu_7872),
    .p_read53(ref_patch_dx_23_42_11_fu_7876),
    .p_read54(ref_patch_dx_23_43_11_fu_7880),
    .p_read55(ref_patch_dx_23_44_11_fu_7884),
    .p_read56(ref_patch_dx_23_45_11_fu_7888),
    .p_read57(ref_patch_dx_23_46_11_fu_7892),
    .p_read58(ref_patch_dx_23_47_11_fu_7896),
    .p_read59(ref_patch_dx_23_48_11_fu_7900),
    .p_read60(ref_patch_dx_23_49_11_fu_7904),
    .p_read61(ref_patch_dx_23_50_11_fu_7908),
    .p_read62(ref_patch_dx_23_51_11_fu_7912),
    .p_read63(ref_patch_dx_23_52_11_fu_7916),
    .p_read64(ref_patch_dx_23_53_11_fu_7920),
    .p_read65(ref_patch_dx_23_54_11_fu_7924),
    .p_read66(ref_patch_dx_23_55_11_fu_7928),
    .p_read67(ref_patch_dx_23_56_11_fu_7932),
    .p_read68(ref_patch_dx_23_57_11_fu_7936),
    .p_read69(ref_patch_dx_23_58_11_fu_7940),
    .p_read70(ref_patch_dx_23_59_11_fu_7944),
    .p_read71(ref_patch_dx_23_60_11_fu_7948),
    .p_read72(ref_patch_dx_23_61_11_fu_7952),
    .p_read73(ref_patch_dx_23_62_11_fu_7956),
    .p_read74(ref_patch_dx_23_63_11_fu_7960),
    .p_read75(ref_patch_dy_23_0_10_fu_13852),
    .p_read76(ref_patch_dy_23_1_10_fu_13856),
    .p_read77(ref_patch_dy_23_2_10_fu_13860),
    .p_read78(ref_patch_dy_23_3_10_fu_13864),
    .p_read79(ref_patch_dy_23_4_10_fu_13868),
    .p_read80(ref_patch_dy_23_5_10_fu_13872),
    .p_read81(ref_patch_dy_23_6_10_fu_13876),
    .p_read82(ref_patch_dy_23_7_10_fu_13880),
    .p_read83(ref_patch_dy_23_8_10_fu_13884),
    .p_read84(ref_patch_dy_23_9_10_fu_13888),
    .p_read85(ref_patch_dy_23_10_11_fu_13892),
    .p_read86(ref_patch_dy_23_11_11_fu_13896),
    .p_read87(ref_patch_dy_23_12_11_fu_13900),
    .p_read88(ref_patch_dy_23_13_11_fu_13904),
    .p_read89(ref_patch_dy_23_14_11_fu_13908),
    .p_read90(ref_patch_dy_23_15_11_fu_13912),
    .p_read91(ref_patch_dy_23_16_11_fu_13916),
    .p_read92(ref_patch_dy_23_17_11_fu_13920),
    .p_read93(ref_patch_dy_23_18_11_fu_13924),
    .p_read94(ref_patch_dy_23_19_11_fu_13928),
    .p_read95(ref_patch_dy_23_20_11_fu_13932),
    .p_read96(ref_patch_dy_23_21_11_fu_13936),
    .p_read97(ref_patch_dy_23_22_11_fu_13940),
    .p_read98(ref_patch_dy_23_23_11_fu_13944),
    .p_read99(ref_patch_dy_23_24_11_fu_13948),
    .p_read100(ref_patch_dy_23_25_11_fu_13952),
    .p_read101(ref_patch_dy_23_26_11_fu_13956),
    .p_read102(ref_patch_dy_23_27_11_fu_13960),
    .p_read103(ref_patch_dy_23_28_11_fu_13964),
    .p_read104(ref_patch_dy_23_29_11_fu_13968),
    .p_read105(ref_patch_dy_23_30_11_fu_13972),
    .p_read106(ref_patch_dy_23_31_11_fu_13976),
    .p_read107(ref_patch_dy_23_32_11_fu_13980),
    .p_read108(ref_patch_dy_23_33_11_fu_13984),
    .p_read109(ref_patch_dy_23_34_11_fu_13988),
    .p_read110(ref_patch_dy_23_35_11_fu_13992),
    .p_read111(ref_patch_dy_23_36_11_fu_13996),
    .p_read112(ref_patch_dy_23_37_11_fu_14000),
    .p_read113(ref_patch_dy_23_38_11_fu_14004),
    .p_read114(ref_patch_dy_23_39_11_fu_14008),
    .p_read115(ref_patch_dy_23_40_11_fu_14012),
    .p_read116(ref_patch_dy_23_41_11_fu_14016),
    .p_read117(ref_patch_dy_23_42_11_fu_14020),
    .p_read118(ref_patch_dy_23_43_11_fu_14024),
    .p_read119(ref_patch_dy_23_44_11_fu_14028),
    .p_read120(ref_patch_dy_23_45_11_fu_14032),
    .p_read121(ref_patch_dy_23_46_11_fu_14036),
    .p_read122(ref_patch_dy_23_47_11_fu_14040),
    .p_read123(ref_patch_dy_23_48_11_fu_14044),
    .p_read124(ref_patch_dy_23_49_11_fu_14048),
    .p_read125(ref_patch_dy_23_50_11_fu_14052),
    .p_read126(ref_patch_dy_23_51_11_fu_14056),
    .p_read127(ref_patch_dy_23_52_11_fu_14060),
    .p_read128(ref_patch_dy_23_53_11_fu_14064),
    .p_read129(ref_patch_dy_23_54_11_fu_14068),
    .p_read130(ref_patch_dy_23_55_11_fu_14072),
    .p_read131(ref_patch_dy_23_56_11_fu_14076),
    .p_read132(ref_patch_dy_23_57_11_fu_14080),
    .p_read133(ref_patch_dy_23_58_11_fu_14084),
    .p_read134(ref_patch_dy_23_59_11_fu_14088),
    .p_read135(ref_patch_dy_23_60_11_fu_14092),
    .p_read136(ref_patch_dy_23_61_11_fu_14096),
    .p_read137(ref_patch_dy_23_62_11_fu_14100),
    .p_read138(ref_patch_dy_23_63_11_fu_14104),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_21_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_21_q1),
    .cur_px_estimate_0_read(cur_px_estimate_10_0),
    .cur_px_estimate_1_read(cur_px_estimate_10_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23014_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23014_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23165(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23165_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23165_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23165_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23165_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_11_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_11_q1),
    .p_read(pyr_region_fcoord_11),
    .p_read1(pyr_region_fcoord_11_1),
    .p_read2(H_inv_23_0_11_fu_17832),
    .p_read3(H_inv_23_3_22_fu_17836),
    .p_read4(H_inv_23_6_22_fu_17840),
    .p_read5(H_inv_23_3_23_fu_17844),
    .p_read6(H_inv_23_4_11_fu_17848),
    .p_read7(H_inv_23_7_22_fu_17852),
    .p_read8(H_inv_23_6_23_fu_17856),
    .p_read9(H_inv_23_7_23_fu_17860),
    .p_read10(H_inv_23_8_11_fu_17864),
    .p_read11(ref_patch_dx_23_0_11_fu_7964),
    .p_read12(ref_patch_dx_23_1_11_fu_7968),
    .p_read13(ref_patch_dx_23_2_11_fu_7972),
    .p_read14(ref_patch_dx_23_3_11_fu_7976),
    .p_read15(ref_patch_dx_23_4_11_fu_7980),
    .p_read16(ref_patch_dx_23_5_11_fu_7984),
    .p_read17(ref_patch_dx_23_6_11_fu_7988),
    .p_read18(ref_patch_dx_23_7_11_fu_7992),
    .p_read19(ref_patch_dx_23_8_11_fu_7996),
    .p_read20(ref_patch_dx_23_9_11_fu_8000),
    .p_read21(ref_patch_dx_23_10_12_fu_8004),
    .p_read22(ref_patch_dx_23_11_12_fu_8008),
    .p_read23(ref_patch_dx_23_12_12_fu_8012),
    .p_read24(ref_patch_dx_23_13_12_fu_8016),
    .p_read25(ref_patch_dx_23_14_12_fu_8020),
    .p_read26(ref_patch_dx_23_15_12_fu_8024),
    .p_read27(ref_patch_dx_23_16_12_fu_8028),
    .p_read28(ref_patch_dx_23_17_12_fu_8032),
    .p_read29(ref_patch_dx_23_18_12_fu_8036),
    .p_read30(ref_patch_dx_23_19_12_fu_8040),
    .p_read31(ref_patch_dx_23_20_12_fu_8044),
    .p_read32(ref_patch_dx_23_21_12_fu_8048),
    .p_read33(ref_patch_dx_23_22_12_fu_8052),
    .p_read34(ref_patch_dx_23_23_12_fu_8056),
    .p_read35(ref_patch_dx_23_24_12_fu_8060),
    .p_read36(ref_patch_dx_23_25_12_fu_8064),
    .p_read37(ref_patch_dx_23_26_12_fu_8068),
    .p_read38(ref_patch_dx_23_27_12_fu_8072),
    .p_read39(ref_patch_dx_23_28_12_fu_8076),
    .p_read40(ref_patch_dx_23_29_12_fu_8080),
    .p_read41(ref_patch_dx_23_30_12_fu_8084),
    .p_read42(ref_patch_dx_23_31_12_fu_8088),
    .p_read43(ref_patch_dx_23_32_12_fu_8092),
    .p_read44(ref_patch_dx_23_33_12_fu_8096),
    .p_read45(ref_patch_dx_23_34_12_fu_8100),
    .p_read46(ref_patch_dx_23_35_12_fu_8104),
    .p_read47(ref_patch_dx_23_36_12_fu_8108),
    .p_read48(ref_patch_dx_23_37_12_fu_8112),
    .p_read49(ref_patch_dx_23_38_12_fu_8116),
    .p_read50(ref_patch_dx_23_39_12_fu_8120),
    .p_read51(ref_patch_dx_23_40_12_fu_8124),
    .p_read52(ref_patch_dx_23_41_12_fu_8128),
    .p_read53(ref_patch_dx_23_42_12_fu_8132),
    .p_read54(ref_patch_dx_23_43_12_fu_8136),
    .p_read55(ref_patch_dx_23_44_12_fu_8140),
    .p_read56(ref_patch_dx_23_45_12_fu_8144),
    .p_read57(ref_patch_dx_23_46_12_fu_8148),
    .p_read58(ref_patch_dx_23_47_12_fu_8152),
    .p_read59(ref_patch_dx_23_48_12_fu_8156),
    .p_read60(ref_patch_dx_23_49_12_fu_8160),
    .p_read61(ref_patch_dx_23_50_12_fu_8164),
    .p_read62(ref_patch_dx_23_51_12_fu_8168),
    .p_read63(ref_patch_dx_23_52_12_fu_8172),
    .p_read64(ref_patch_dx_23_53_12_fu_8176),
    .p_read65(ref_patch_dx_23_54_12_fu_8180),
    .p_read66(ref_patch_dx_23_55_12_fu_8184),
    .p_read67(ref_patch_dx_23_56_12_fu_8188),
    .p_read68(ref_patch_dx_23_57_12_fu_8192),
    .p_read69(ref_patch_dx_23_58_12_fu_8196),
    .p_read70(ref_patch_dx_23_59_12_fu_8200),
    .p_read71(ref_patch_dx_23_60_12_fu_8204),
    .p_read72(ref_patch_dx_23_61_12_fu_8208),
    .p_read73(ref_patch_dx_23_62_12_fu_8212),
    .p_read74(ref_patch_dx_23_63_12_fu_8216),
    .p_read75(ref_patch_dy_23_0_11_fu_14108),
    .p_read76(ref_patch_dy_23_1_11_fu_14112),
    .p_read77(ref_patch_dy_23_2_11_fu_14116),
    .p_read78(ref_patch_dy_23_3_11_fu_14120),
    .p_read79(ref_patch_dy_23_4_11_fu_14124),
    .p_read80(ref_patch_dy_23_5_11_fu_14128),
    .p_read81(ref_patch_dy_23_6_11_fu_14132),
    .p_read82(ref_patch_dy_23_7_11_fu_14136),
    .p_read83(ref_patch_dy_23_8_11_fu_14140),
    .p_read84(ref_patch_dy_23_9_11_fu_14144),
    .p_read85(ref_patch_dy_23_10_12_fu_14148),
    .p_read86(ref_patch_dy_23_11_12_fu_14152),
    .p_read87(ref_patch_dy_23_12_12_fu_14156),
    .p_read88(ref_patch_dy_23_13_12_fu_14160),
    .p_read89(ref_patch_dy_23_14_12_fu_14164),
    .p_read90(ref_patch_dy_23_15_12_fu_14168),
    .p_read91(ref_patch_dy_23_16_12_fu_14172),
    .p_read92(ref_patch_dy_23_17_12_fu_14176),
    .p_read93(ref_patch_dy_23_18_12_fu_14180),
    .p_read94(ref_patch_dy_23_19_12_fu_14184),
    .p_read95(ref_patch_dy_23_20_12_fu_14188),
    .p_read96(ref_patch_dy_23_21_12_fu_14192),
    .p_read97(ref_patch_dy_23_22_12_fu_14196),
    .p_read98(ref_patch_dy_23_23_12_fu_14200),
    .p_read99(ref_patch_dy_23_24_12_fu_14204),
    .p_read100(ref_patch_dy_23_25_12_fu_14208),
    .p_read101(ref_patch_dy_23_26_12_fu_14212),
    .p_read102(ref_patch_dy_23_27_12_fu_14216),
    .p_read103(ref_patch_dy_23_28_12_fu_14220),
    .p_read104(ref_patch_dy_23_29_12_fu_14224),
    .p_read105(ref_patch_dy_23_30_12_fu_14228),
    .p_read106(ref_patch_dy_23_31_12_fu_14232),
    .p_read107(ref_patch_dy_23_32_12_fu_14236),
    .p_read108(ref_patch_dy_23_33_12_fu_14240),
    .p_read109(ref_patch_dy_23_34_12_fu_14244),
    .p_read110(ref_patch_dy_23_35_12_fu_14248),
    .p_read111(ref_patch_dy_23_36_12_fu_14252),
    .p_read112(ref_patch_dy_23_37_12_fu_14256),
    .p_read113(ref_patch_dy_23_38_12_fu_14260),
    .p_read114(ref_patch_dy_23_39_12_fu_14264),
    .p_read115(ref_patch_dy_23_40_12_fu_14268),
    .p_read116(ref_patch_dy_23_41_12_fu_14272),
    .p_read117(ref_patch_dy_23_42_12_fu_14276),
    .p_read118(ref_patch_dy_23_43_12_fu_14280),
    .p_read119(ref_patch_dy_23_44_12_fu_14284),
    .p_read120(ref_patch_dy_23_45_12_fu_14288),
    .p_read121(ref_patch_dy_23_46_12_fu_14292),
    .p_read122(ref_patch_dy_23_47_12_fu_14296),
    .p_read123(ref_patch_dy_23_48_12_fu_14300),
    .p_read124(ref_patch_dy_23_49_12_fu_14304),
    .p_read125(ref_patch_dy_23_50_12_fu_14308),
    .p_read126(ref_patch_dy_23_51_12_fu_14312),
    .p_read127(ref_patch_dy_23_52_12_fu_14316),
    .p_read128(ref_patch_dy_23_53_12_fu_14320),
    .p_read129(ref_patch_dy_23_54_12_fu_14324),
    .p_read130(ref_patch_dy_23_55_12_fu_14328),
    .p_read131(ref_patch_dy_23_56_12_fu_14332),
    .p_read132(ref_patch_dy_23_57_12_fu_14336),
    .p_read133(ref_patch_dy_23_58_12_fu_14340),
    .p_read134(ref_patch_dy_23_59_12_fu_14344),
    .p_read135(ref_patch_dy_23_60_12_fu_14348),
    .p_read136(ref_patch_dy_23_61_12_fu_14352),
    .p_read137(ref_patch_dy_23_62_12_fu_14356),
    .p_read138(ref_patch_dy_23_63_12_fu_14360),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_20_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_20_q1),
    .cur_px_estimate_0_read(cur_px_estimate_11_0),
    .cur_px_estimate_1_read(cur_px_estimate_11_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23165_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23165_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23316_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23316_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23316_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23316_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_12_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_12_q1),
    .p_read(pyr_region_fcoord_12),
    .p_read1(pyr_region_fcoord_12_1),
    .p_read2(H_inv_23_0_12_fu_17868),
    .p_read3(H_inv_23_3_24_fu_17872),
    .p_read4(H_inv_23_6_24_fu_17876),
    .p_read5(H_inv_23_3_25_fu_17880),
    .p_read6(H_inv_23_4_12_fu_17884),
    .p_read7(H_inv_23_7_24_fu_17888),
    .p_read8(H_inv_23_6_25_fu_17892),
    .p_read9(H_inv_23_7_25_fu_17896),
    .p_read10(H_inv_23_8_12_fu_17900),
    .p_read11(ref_patch_dx_23_0_12_fu_8220),
    .p_read12(ref_patch_dx_23_1_12_fu_8224),
    .p_read13(ref_patch_dx_23_2_12_fu_8228),
    .p_read14(ref_patch_dx_23_3_12_fu_8232),
    .p_read15(ref_patch_dx_23_4_12_fu_8236),
    .p_read16(ref_patch_dx_23_5_12_fu_8240),
    .p_read17(ref_patch_dx_23_6_12_fu_8244),
    .p_read18(ref_patch_dx_23_7_12_fu_8248),
    .p_read19(ref_patch_dx_23_8_12_fu_8252),
    .p_read20(ref_patch_dx_23_9_12_fu_8256),
    .p_read21(ref_patch_dx_23_10_13_fu_8260),
    .p_read22(ref_patch_dx_23_11_13_fu_8264),
    .p_read23(ref_patch_dx_23_12_13_fu_8268),
    .p_read24(ref_patch_dx_23_13_13_fu_8272),
    .p_read25(ref_patch_dx_23_14_13_fu_8276),
    .p_read26(ref_patch_dx_23_15_13_fu_8280),
    .p_read27(ref_patch_dx_23_16_13_fu_8284),
    .p_read28(ref_patch_dx_23_17_13_fu_8288),
    .p_read29(ref_patch_dx_23_18_13_fu_8292),
    .p_read30(ref_patch_dx_23_19_13_fu_8296),
    .p_read31(ref_patch_dx_23_20_13_fu_8300),
    .p_read32(ref_patch_dx_23_21_13_fu_8304),
    .p_read33(ref_patch_dx_23_22_13_fu_8308),
    .p_read34(ref_patch_dx_23_23_13_fu_8312),
    .p_read35(ref_patch_dx_23_24_13_fu_8316),
    .p_read36(ref_patch_dx_23_25_13_fu_8320),
    .p_read37(ref_patch_dx_23_26_13_fu_8324),
    .p_read38(ref_patch_dx_23_27_13_fu_8328),
    .p_read39(ref_patch_dx_23_28_13_fu_8332),
    .p_read40(ref_patch_dx_23_29_13_fu_8336),
    .p_read41(ref_patch_dx_23_30_13_fu_8340),
    .p_read42(ref_patch_dx_23_31_13_fu_8344),
    .p_read43(ref_patch_dx_23_32_13_fu_8348),
    .p_read44(ref_patch_dx_23_33_13_fu_8352),
    .p_read45(ref_patch_dx_23_34_13_fu_8356),
    .p_read46(ref_patch_dx_23_35_13_fu_8360),
    .p_read47(ref_patch_dx_23_36_13_fu_8364),
    .p_read48(ref_patch_dx_23_37_13_fu_8368),
    .p_read49(ref_patch_dx_23_38_13_fu_8372),
    .p_read50(ref_patch_dx_23_39_13_fu_8376),
    .p_read51(ref_patch_dx_23_40_13_fu_8380),
    .p_read52(ref_patch_dx_23_41_13_fu_8384),
    .p_read53(ref_patch_dx_23_42_13_fu_8388),
    .p_read54(ref_patch_dx_23_43_13_fu_8392),
    .p_read55(ref_patch_dx_23_44_13_fu_8396),
    .p_read56(ref_patch_dx_23_45_13_fu_8400),
    .p_read57(ref_patch_dx_23_46_13_fu_8404),
    .p_read58(ref_patch_dx_23_47_13_fu_8408),
    .p_read59(ref_patch_dx_23_48_13_fu_8412),
    .p_read60(ref_patch_dx_23_49_13_fu_8416),
    .p_read61(ref_patch_dx_23_50_13_fu_8420),
    .p_read62(ref_patch_dx_23_51_13_fu_8424),
    .p_read63(ref_patch_dx_23_52_13_fu_8428),
    .p_read64(ref_patch_dx_23_53_13_fu_8432),
    .p_read65(ref_patch_dx_23_54_13_fu_8436),
    .p_read66(ref_patch_dx_23_55_13_fu_8440),
    .p_read67(ref_patch_dx_23_56_13_fu_8444),
    .p_read68(ref_patch_dx_23_57_13_fu_8448),
    .p_read69(ref_patch_dx_23_58_13_fu_8452),
    .p_read70(ref_patch_dx_23_59_13_fu_8456),
    .p_read71(ref_patch_dx_23_60_13_fu_8460),
    .p_read72(ref_patch_dx_23_61_13_fu_8464),
    .p_read73(ref_patch_dx_23_62_13_fu_8468),
    .p_read74(ref_patch_dx_23_63_13_fu_8472),
    .p_read75(ref_patch_dy_23_0_12_fu_14364),
    .p_read76(ref_patch_dy_23_1_12_fu_14368),
    .p_read77(ref_patch_dy_23_2_12_fu_14372),
    .p_read78(ref_patch_dy_23_3_12_fu_14376),
    .p_read79(ref_patch_dy_23_4_12_fu_14380),
    .p_read80(ref_patch_dy_23_5_12_fu_14384),
    .p_read81(ref_patch_dy_23_6_12_fu_14388),
    .p_read82(ref_patch_dy_23_7_12_fu_14392),
    .p_read83(ref_patch_dy_23_8_12_fu_14396),
    .p_read84(ref_patch_dy_23_9_12_fu_14400),
    .p_read85(ref_patch_dy_23_10_13_fu_14404),
    .p_read86(ref_patch_dy_23_11_13_fu_14408),
    .p_read87(ref_patch_dy_23_12_13_fu_14412),
    .p_read88(ref_patch_dy_23_13_13_fu_14416),
    .p_read89(ref_patch_dy_23_14_13_fu_14420),
    .p_read90(ref_patch_dy_23_15_13_fu_14424),
    .p_read91(ref_patch_dy_23_16_13_fu_14428),
    .p_read92(ref_patch_dy_23_17_13_fu_14432),
    .p_read93(ref_patch_dy_23_18_13_fu_14436),
    .p_read94(ref_patch_dy_23_19_13_fu_14440),
    .p_read95(ref_patch_dy_23_20_13_fu_14444),
    .p_read96(ref_patch_dy_23_21_13_fu_14448),
    .p_read97(ref_patch_dy_23_22_13_fu_14452),
    .p_read98(ref_patch_dy_23_23_13_fu_14456),
    .p_read99(ref_patch_dy_23_24_13_fu_14460),
    .p_read100(ref_patch_dy_23_25_13_fu_14464),
    .p_read101(ref_patch_dy_23_26_13_fu_14468),
    .p_read102(ref_patch_dy_23_27_13_fu_14472),
    .p_read103(ref_patch_dy_23_28_13_fu_14476),
    .p_read104(ref_patch_dy_23_29_13_fu_14480),
    .p_read105(ref_patch_dy_23_30_13_fu_14484),
    .p_read106(ref_patch_dy_23_31_13_fu_14488),
    .p_read107(ref_patch_dy_23_32_13_fu_14492),
    .p_read108(ref_patch_dy_23_33_13_fu_14496),
    .p_read109(ref_patch_dy_23_34_13_fu_14500),
    .p_read110(ref_patch_dy_23_35_13_fu_14504),
    .p_read111(ref_patch_dy_23_36_13_fu_14508),
    .p_read112(ref_patch_dy_23_37_13_fu_14512),
    .p_read113(ref_patch_dy_23_38_13_fu_14516),
    .p_read114(ref_patch_dy_23_39_13_fu_14520),
    .p_read115(ref_patch_dy_23_40_13_fu_14524),
    .p_read116(ref_patch_dy_23_41_13_fu_14528),
    .p_read117(ref_patch_dy_23_42_13_fu_14532),
    .p_read118(ref_patch_dy_23_43_13_fu_14536),
    .p_read119(ref_patch_dy_23_44_13_fu_14540),
    .p_read120(ref_patch_dy_23_45_13_fu_14544),
    .p_read121(ref_patch_dy_23_46_13_fu_14548),
    .p_read122(ref_patch_dy_23_47_13_fu_14552),
    .p_read123(ref_patch_dy_23_48_13_fu_14556),
    .p_read124(ref_patch_dy_23_49_13_fu_14560),
    .p_read125(ref_patch_dy_23_50_13_fu_14564),
    .p_read126(ref_patch_dy_23_51_13_fu_14568),
    .p_read127(ref_patch_dy_23_52_13_fu_14572),
    .p_read128(ref_patch_dy_23_53_13_fu_14576),
    .p_read129(ref_patch_dy_23_54_13_fu_14580),
    .p_read130(ref_patch_dy_23_55_13_fu_14584),
    .p_read131(ref_patch_dy_23_56_13_fu_14588),
    .p_read132(ref_patch_dy_23_57_13_fu_14592),
    .p_read133(ref_patch_dy_23_58_13_fu_14596),
    .p_read134(ref_patch_dy_23_59_13_fu_14600),
    .p_read135(ref_patch_dy_23_60_13_fu_14604),
    .p_read136(ref_patch_dy_23_61_13_fu_14608),
    .p_read137(ref_patch_dy_23_62_13_fu_14612),
    .p_read138(ref_patch_dy_23_63_13_fu_14616),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_19_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_19_q1),
    .cur_px_estimate_0_read(cur_px_estimate_12_0),
    .cur_px_estimate_1_read(cur_px_estimate_12_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23316_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23316_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23467(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23467_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23467_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23467_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23467_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_13_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_13_q1),
    .p_read(pyr_region_fcoord_13),
    .p_read1(pyr_region_fcoord_13_1),
    .p_read2(H_inv_23_0_13_fu_17904),
    .p_read3(H_inv_23_3_26_fu_17908),
    .p_read4(H_inv_23_6_26_fu_17912),
    .p_read5(H_inv_23_3_27_fu_17916),
    .p_read6(H_inv_23_4_13_fu_17920),
    .p_read7(H_inv_23_7_26_fu_17924),
    .p_read8(H_inv_23_6_27_fu_17928),
    .p_read9(H_inv_23_7_27_fu_17932),
    .p_read10(H_inv_23_8_13_fu_17936),
    .p_read11(ref_patch_dx_23_0_13_fu_8476),
    .p_read12(ref_patch_dx_23_1_13_fu_8480),
    .p_read13(ref_patch_dx_23_2_13_fu_8484),
    .p_read14(ref_patch_dx_23_3_13_fu_8488),
    .p_read15(ref_patch_dx_23_4_13_fu_8492),
    .p_read16(ref_patch_dx_23_5_13_fu_8496),
    .p_read17(ref_patch_dx_23_6_13_fu_8500),
    .p_read18(ref_patch_dx_23_7_13_fu_8504),
    .p_read19(ref_patch_dx_23_8_13_fu_8508),
    .p_read20(ref_patch_dx_23_9_13_fu_8512),
    .p_read21(ref_patch_dx_23_10_14_fu_8516),
    .p_read22(ref_patch_dx_23_11_14_fu_8520),
    .p_read23(ref_patch_dx_23_12_14_fu_8524),
    .p_read24(ref_patch_dx_23_13_14_fu_8528),
    .p_read25(ref_patch_dx_23_14_14_fu_8532),
    .p_read26(ref_patch_dx_23_15_14_fu_8536),
    .p_read27(ref_patch_dx_23_16_14_fu_8540),
    .p_read28(ref_patch_dx_23_17_14_fu_8544),
    .p_read29(ref_patch_dx_23_18_14_fu_8548),
    .p_read30(ref_patch_dx_23_19_14_fu_8552),
    .p_read31(ref_patch_dx_23_20_14_fu_8556),
    .p_read32(ref_patch_dx_23_21_14_fu_8560),
    .p_read33(ref_patch_dx_23_22_14_fu_8564),
    .p_read34(ref_patch_dx_23_23_14_fu_8568),
    .p_read35(ref_patch_dx_23_24_14_fu_8572),
    .p_read36(ref_patch_dx_23_25_14_fu_8576),
    .p_read37(ref_patch_dx_23_26_14_fu_8580),
    .p_read38(ref_patch_dx_23_27_14_fu_8584),
    .p_read39(ref_patch_dx_23_28_14_fu_8588),
    .p_read40(ref_patch_dx_23_29_14_fu_8592),
    .p_read41(ref_patch_dx_23_30_14_fu_8596),
    .p_read42(ref_patch_dx_23_31_14_fu_8600),
    .p_read43(ref_patch_dx_23_32_14_fu_8604),
    .p_read44(ref_patch_dx_23_33_14_fu_8608),
    .p_read45(ref_patch_dx_23_34_14_fu_8612),
    .p_read46(ref_patch_dx_23_35_14_fu_8616),
    .p_read47(ref_patch_dx_23_36_14_fu_8620),
    .p_read48(ref_patch_dx_23_37_14_fu_8624),
    .p_read49(ref_patch_dx_23_38_14_fu_8628),
    .p_read50(ref_patch_dx_23_39_14_fu_8632),
    .p_read51(ref_patch_dx_23_40_14_fu_8636),
    .p_read52(ref_patch_dx_23_41_14_fu_8640),
    .p_read53(ref_patch_dx_23_42_14_fu_8644),
    .p_read54(ref_patch_dx_23_43_14_fu_8648),
    .p_read55(ref_patch_dx_23_44_14_fu_8652),
    .p_read56(ref_patch_dx_23_45_14_fu_8656),
    .p_read57(ref_patch_dx_23_46_14_fu_8660),
    .p_read58(ref_patch_dx_23_47_14_fu_8664),
    .p_read59(ref_patch_dx_23_48_14_fu_8668),
    .p_read60(ref_patch_dx_23_49_14_fu_8672),
    .p_read61(ref_patch_dx_23_50_14_fu_8676),
    .p_read62(ref_patch_dx_23_51_14_fu_8680),
    .p_read63(ref_patch_dx_23_52_14_fu_8684),
    .p_read64(ref_patch_dx_23_53_14_fu_8688),
    .p_read65(ref_patch_dx_23_54_14_fu_8692),
    .p_read66(ref_patch_dx_23_55_14_fu_8696),
    .p_read67(ref_patch_dx_23_56_14_fu_8700),
    .p_read68(ref_patch_dx_23_57_14_fu_8704),
    .p_read69(ref_patch_dx_23_58_14_fu_8708),
    .p_read70(ref_patch_dx_23_59_14_fu_8712),
    .p_read71(ref_patch_dx_23_60_14_fu_8716),
    .p_read72(ref_patch_dx_23_61_14_fu_8720),
    .p_read73(ref_patch_dx_23_62_14_fu_8724),
    .p_read74(ref_patch_dx_23_63_14_fu_8728),
    .p_read75(ref_patch_dy_23_0_13_fu_14620),
    .p_read76(ref_patch_dy_23_1_13_fu_14624),
    .p_read77(ref_patch_dy_23_2_13_fu_14628),
    .p_read78(ref_patch_dy_23_3_13_fu_14632),
    .p_read79(ref_patch_dy_23_4_13_fu_14636),
    .p_read80(ref_patch_dy_23_5_13_fu_14640),
    .p_read81(ref_patch_dy_23_6_13_fu_14644),
    .p_read82(ref_patch_dy_23_7_13_fu_14648),
    .p_read83(ref_patch_dy_23_8_13_fu_14652),
    .p_read84(ref_patch_dy_23_9_13_fu_14656),
    .p_read85(ref_patch_dy_23_10_14_fu_14660),
    .p_read86(ref_patch_dy_23_11_14_fu_14664),
    .p_read87(ref_patch_dy_23_12_14_fu_14668),
    .p_read88(ref_patch_dy_23_13_14_fu_14672),
    .p_read89(ref_patch_dy_23_14_14_fu_14676),
    .p_read90(ref_patch_dy_23_15_14_fu_14680),
    .p_read91(ref_patch_dy_23_16_14_fu_14684),
    .p_read92(ref_patch_dy_23_17_14_fu_14688),
    .p_read93(ref_patch_dy_23_18_14_fu_14692),
    .p_read94(ref_patch_dy_23_19_14_fu_14696),
    .p_read95(ref_patch_dy_23_20_14_fu_14700),
    .p_read96(ref_patch_dy_23_21_14_fu_14704),
    .p_read97(ref_patch_dy_23_22_14_fu_14708),
    .p_read98(ref_patch_dy_23_23_14_fu_14712),
    .p_read99(ref_patch_dy_23_24_14_fu_14716),
    .p_read100(ref_patch_dy_23_25_14_fu_14720),
    .p_read101(ref_patch_dy_23_26_14_fu_14724),
    .p_read102(ref_patch_dy_23_27_14_fu_14728),
    .p_read103(ref_patch_dy_23_28_14_fu_14732),
    .p_read104(ref_patch_dy_23_29_14_fu_14736),
    .p_read105(ref_patch_dy_23_30_14_fu_14740),
    .p_read106(ref_patch_dy_23_31_14_fu_14744),
    .p_read107(ref_patch_dy_23_32_14_fu_14748),
    .p_read108(ref_patch_dy_23_33_14_fu_14752),
    .p_read109(ref_patch_dy_23_34_14_fu_14756),
    .p_read110(ref_patch_dy_23_35_14_fu_14760),
    .p_read111(ref_patch_dy_23_36_14_fu_14764),
    .p_read112(ref_patch_dy_23_37_14_fu_14768),
    .p_read113(ref_patch_dy_23_38_14_fu_14772),
    .p_read114(ref_patch_dy_23_39_14_fu_14776),
    .p_read115(ref_patch_dy_23_40_14_fu_14780),
    .p_read116(ref_patch_dy_23_41_14_fu_14784),
    .p_read117(ref_patch_dy_23_42_14_fu_14788),
    .p_read118(ref_patch_dy_23_43_14_fu_14792),
    .p_read119(ref_patch_dy_23_44_14_fu_14796),
    .p_read120(ref_patch_dy_23_45_14_fu_14800),
    .p_read121(ref_patch_dy_23_46_14_fu_14804),
    .p_read122(ref_patch_dy_23_47_14_fu_14808),
    .p_read123(ref_patch_dy_23_48_14_fu_14812),
    .p_read124(ref_patch_dy_23_49_14_fu_14816),
    .p_read125(ref_patch_dy_23_50_14_fu_14820),
    .p_read126(ref_patch_dy_23_51_14_fu_14824),
    .p_read127(ref_patch_dy_23_52_14_fu_14828),
    .p_read128(ref_patch_dy_23_53_14_fu_14832),
    .p_read129(ref_patch_dy_23_54_14_fu_14836),
    .p_read130(ref_patch_dy_23_55_14_fu_14840),
    .p_read131(ref_patch_dy_23_56_14_fu_14844),
    .p_read132(ref_patch_dy_23_57_14_fu_14848),
    .p_read133(ref_patch_dy_23_58_14_fu_14852),
    .p_read134(ref_patch_dy_23_59_14_fu_14856),
    .p_read135(ref_patch_dy_23_60_14_fu_14860),
    .p_read136(ref_patch_dy_23_61_14_fu_14864),
    .p_read137(ref_patch_dy_23_62_14_fu_14868),
    .p_read138(ref_patch_dy_23_63_14_fu_14872),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_18_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_18_q1),
    .cur_px_estimate_0_read(cur_px_estimate_13_0),
    .cur_px_estimate_1_read(cur_px_estimate_13_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23467_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23467_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23618_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23618_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23618_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23618_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_14_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_14_q1),
    .p_read(pyr_region_fcoord_14),
    .p_read1(pyr_region_fcoord_14_1),
    .p_read2(H_inv_23_0_14_fu_17940),
    .p_read3(H_inv_23_3_28_fu_17944),
    .p_read4(H_inv_23_6_28_fu_17948),
    .p_read5(H_inv_23_3_29_fu_17952),
    .p_read6(H_inv_23_4_14_fu_17956),
    .p_read7(H_inv_23_7_28_fu_17960),
    .p_read8(H_inv_23_6_29_fu_17964),
    .p_read9(H_inv_23_7_29_fu_17968),
    .p_read10(H_inv_23_8_14_fu_17972),
    .p_read11(ref_patch_dx_23_0_14_fu_8732),
    .p_read12(ref_patch_dx_23_1_14_fu_8736),
    .p_read13(ref_patch_dx_23_2_14_fu_8740),
    .p_read14(ref_patch_dx_23_3_14_fu_8744),
    .p_read15(ref_patch_dx_23_4_14_fu_8748),
    .p_read16(ref_patch_dx_23_5_14_fu_8752),
    .p_read17(ref_patch_dx_23_6_14_fu_8756),
    .p_read18(ref_patch_dx_23_7_14_fu_8760),
    .p_read19(ref_patch_dx_23_8_14_fu_8764),
    .p_read20(ref_patch_dx_23_9_14_fu_8768),
    .p_read21(ref_patch_dx_23_10_15_fu_8772),
    .p_read22(ref_patch_dx_23_11_15_fu_8776),
    .p_read23(ref_patch_dx_23_12_15_fu_8780),
    .p_read24(ref_patch_dx_23_13_15_fu_8784),
    .p_read25(ref_patch_dx_23_14_15_fu_8788),
    .p_read26(ref_patch_dx_23_15_15_fu_8792),
    .p_read27(ref_patch_dx_23_16_15_fu_8796),
    .p_read28(ref_patch_dx_23_17_15_fu_8800),
    .p_read29(ref_patch_dx_23_18_15_fu_8804),
    .p_read30(ref_patch_dx_23_19_15_fu_8808),
    .p_read31(ref_patch_dx_23_20_15_fu_8812),
    .p_read32(ref_patch_dx_23_21_15_fu_8816),
    .p_read33(ref_patch_dx_23_22_15_fu_8820),
    .p_read34(ref_patch_dx_23_23_15_fu_8824),
    .p_read35(ref_patch_dx_23_24_15_fu_8828),
    .p_read36(ref_patch_dx_23_25_15_fu_8832),
    .p_read37(ref_patch_dx_23_26_15_fu_8836),
    .p_read38(ref_patch_dx_23_27_15_fu_8840),
    .p_read39(ref_patch_dx_23_28_15_fu_8844),
    .p_read40(ref_patch_dx_23_29_15_fu_8848),
    .p_read41(ref_patch_dx_23_30_15_fu_8852),
    .p_read42(ref_patch_dx_23_31_15_fu_8856),
    .p_read43(ref_patch_dx_23_32_15_fu_8860),
    .p_read44(ref_patch_dx_23_33_15_fu_8864),
    .p_read45(ref_patch_dx_23_34_15_fu_8868),
    .p_read46(ref_patch_dx_23_35_15_fu_8872),
    .p_read47(ref_patch_dx_23_36_15_fu_8876),
    .p_read48(ref_patch_dx_23_37_15_fu_8880),
    .p_read49(ref_patch_dx_23_38_15_fu_8884),
    .p_read50(ref_patch_dx_23_39_15_fu_8888),
    .p_read51(ref_patch_dx_23_40_15_fu_8892),
    .p_read52(ref_patch_dx_23_41_15_fu_8896),
    .p_read53(ref_patch_dx_23_42_15_fu_8900),
    .p_read54(ref_patch_dx_23_43_15_fu_8904),
    .p_read55(ref_patch_dx_23_44_15_fu_8908),
    .p_read56(ref_patch_dx_23_45_15_fu_8912),
    .p_read57(ref_patch_dx_23_46_15_fu_8916),
    .p_read58(ref_patch_dx_23_47_15_fu_8920),
    .p_read59(ref_patch_dx_23_48_15_fu_8924),
    .p_read60(ref_patch_dx_23_49_15_fu_8928),
    .p_read61(ref_patch_dx_23_50_15_fu_8932),
    .p_read62(ref_patch_dx_23_51_15_fu_8936),
    .p_read63(ref_patch_dx_23_52_15_fu_8940),
    .p_read64(ref_patch_dx_23_53_15_fu_8944),
    .p_read65(ref_patch_dx_23_54_15_fu_8948),
    .p_read66(ref_patch_dx_23_55_15_fu_8952),
    .p_read67(ref_patch_dx_23_56_15_fu_8956),
    .p_read68(ref_patch_dx_23_57_15_fu_8960),
    .p_read69(ref_patch_dx_23_58_15_fu_8964),
    .p_read70(ref_patch_dx_23_59_15_fu_8968),
    .p_read71(ref_patch_dx_23_60_15_fu_8972),
    .p_read72(ref_patch_dx_23_61_15_fu_8976),
    .p_read73(ref_patch_dx_23_62_15_fu_8980),
    .p_read74(ref_patch_dx_23_63_15_fu_8984),
    .p_read75(ref_patch_dy_23_0_14_fu_14876),
    .p_read76(ref_patch_dy_23_1_14_fu_14880),
    .p_read77(ref_patch_dy_23_2_14_fu_14884),
    .p_read78(ref_patch_dy_23_3_14_fu_14888),
    .p_read79(ref_patch_dy_23_4_14_fu_14892),
    .p_read80(ref_patch_dy_23_5_14_fu_14896),
    .p_read81(ref_patch_dy_23_6_14_fu_14900),
    .p_read82(ref_patch_dy_23_7_14_fu_14904),
    .p_read83(ref_patch_dy_23_8_14_fu_14908),
    .p_read84(ref_patch_dy_23_9_14_fu_14912),
    .p_read85(ref_patch_dy_23_10_15_fu_14916),
    .p_read86(ref_patch_dy_23_11_15_fu_14920),
    .p_read87(ref_patch_dy_23_12_15_fu_14924),
    .p_read88(ref_patch_dy_23_13_15_fu_14928),
    .p_read89(ref_patch_dy_23_14_15_fu_14932),
    .p_read90(ref_patch_dy_23_15_15_fu_14936),
    .p_read91(ref_patch_dy_23_16_15_fu_14940),
    .p_read92(ref_patch_dy_23_17_15_fu_14944),
    .p_read93(ref_patch_dy_23_18_15_fu_14948),
    .p_read94(ref_patch_dy_23_19_15_fu_14952),
    .p_read95(ref_patch_dy_23_20_15_fu_14956),
    .p_read96(ref_patch_dy_23_21_15_fu_14960),
    .p_read97(ref_patch_dy_23_22_15_fu_14964),
    .p_read98(ref_patch_dy_23_23_15_fu_14968),
    .p_read99(ref_patch_dy_23_24_15_fu_14972),
    .p_read100(ref_patch_dy_23_25_15_fu_14976),
    .p_read101(ref_patch_dy_23_26_15_fu_14980),
    .p_read102(ref_patch_dy_23_27_15_fu_14984),
    .p_read103(ref_patch_dy_23_28_15_fu_14988),
    .p_read104(ref_patch_dy_23_29_15_fu_14992),
    .p_read105(ref_patch_dy_23_30_15_fu_14996),
    .p_read106(ref_patch_dy_23_31_15_fu_15000),
    .p_read107(ref_patch_dy_23_32_15_fu_15004),
    .p_read108(ref_patch_dy_23_33_15_fu_15008),
    .p_read109(ref_patch_dy_23_34_15_fu_15012),
    .p_read110(ref_patch_dy_23_35_15_fu_15016),
    .p_read111(ref_patch_dy_23_36_15_fu_15020),
    .p_read112(ref_patch_dy_23_37_15_fu_15024),
    .p_read113(ref_patch_dy_23_38_15_fu_15028),
    .p_read114(ref_patch_dy_23_39_15_fu_15032),
    .p_read115(ref_patch_dy_23_40_15_fu_15036),
    .p_read116(ref_patch_dy_23_41_15_fu_15040),
    .p_read117(ref_patch_dy_23_42_15_fu_15044),
    .p_read118(ref_patch_dy_23_43_15_fu_15048),
    .p_read119(ref_patch_dy_23_44_15_fu_15052),
    .p_read120(ref_patch_dy_23_45_15_fu_15056),
    .p_read121(ref_patch_dy_23_46_15_fu_15060),
    .p_read122(ref_patch_dy_23_47_15_fu_15064),
    .p_read123(ref_patch_dy_23_48_15_fu_15068),
    .p_read124(ref_patch_dy_23_49_15_fu_15072),
    .p_read125(ref_patch_dy_23_50_15_fu_15076),
    .p_read126(ref_patch_dy_23_51_15_fu_15080),
    .p_read127(ref_patch_dy_23_52_15_fu_15084),
    .p_read128(ref_patch_dy_23_53_15_fu_15088),
    .p_read129(ref_patch_dy_23_54_15_fu_15092),
    .p_read130(ref_patch_dy_23_55_15_fu_15096),
    .p_read131(ref_patch_dy_23_56_15_fu_15100),
    .p_read132(ref_patch_dy_23_57_15_fu_15104),
    .p_read133(ref_patch_dy_23_58_15_fu_15108),
    .p_read134(ref_patch_dy_23_59_15_fu_15112),
    .p_read135(ref_patch_dy_23_60_15_fu_15116),
    .p_read136(ref_patch_dy_23_61_15_fu_15120),
    .p_read137(ref_patch_dy_23_62_15_fu_15124),
    .p_read138(ref_patch_dy_23_63_15_fu_15128),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_17_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_17_q1),
    .cur_px_estimate_0_read(cur_px_estimate_14_0),
    .cur_px_estimate_1_read(cur_px_estimate_14_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23618_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23618_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23769_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23769_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23769_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23769_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_15_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_15_q1),
    .p_read(pyr_region_fcoord_15),
    .p_read1(pyr_region_fcoord_15_1),
    .p_read2(H_inv_23_0_15_fu_17976),
    .p_read3(H_inv_23_3_30_fu_17980),
    .p_read4(H_inv_23_6_30_fu_17984),
    .p_read5(H_inv_23_3_31_fu_17988),
    .p_read6(H_inv_23_4_15_fu_17992),
    .p_read7(H_inv_23_7_30_fu_17996),
    .p_read8(H_inv_23_6_31_fu_18000),
    .p_read9(H_inv_23_7_31_fu_18004),
    .p_read10(H_inv_23_8_15_fu_18008),
    .p_read11(ref_patch_dx_23_0_15_fu_8988),
    .p_read12(ref_patch_dx_23_1_15_fu_8992),
    .p_read13(ref_patch_dx_23_2_15_fu_8996),
    .p_read14(ref_patch_dx_23_3_15_fu_9000),
    .p_read15(ref_patch_dx_23_4_15_fu_9004),
    .p_read16(ref_patch_dx_23_5_15_fu_9008),
    .p_read17(ref_patch_dx_23_6_15_fu_9012),
    .p_read18(ref_patch_dx_23_7_15_fu_9016),
    .p_read19(ref_patch_dx_23_8_15_fu_9020),
    .p_read20(ref_patch_dx_23_9_15_fu_9024),
    .p_read21(ref_patch_dx_23_10_16_fu_9028),
    .p_read22(ref_patch_dx_23_11_16_fu_9032),
    .p_read23(ref_patch_dx_23_12_16_fu_9036),
    .p_read24(ref_patch_dx_23_13_16_fu_9040),
    .p_read25(ref_patch_dx_23_14_16_fu_9044),
    .p_read26(ref_patch_dx_23_15_16_fu_9048),
    .p_read27(ref_patch_dx_23_16_16_fu_9052),
    .p_read28(ref_patch_dx_23_17_16_fu_9056),
    .p_read29(ref_patch_dx_23_18_16_fu_9060),
    .p_read30(ref_patch_dx_23_19_16_fu_9064),
    .p_read31(ref_patch_dx_23_20_16_fu_9068),
    .p_read32(ref_patch_dx_23_21_16_fu_9072),
    .p_read33(ref_patch_dx_23_22_16_fu_9076),
    .p_read34(ref_patch_dx_23_23_16_fu_9080),
    .p_read35(ref_patch_dx_23_24_16_fu_9084),
    .p_read36(ref_patch_dx_23_25_16_fu_9088),
    .p_read37(ref_patch_dx_23_26_16_fu_9092),
    .p_read38(ref_patch_dx_23_27_16_fu_9096),
    .p_read39(ref_patch_dx_23_28_16_fu_9100),
    .p_read40(ref_patch_dx_23_29_16_fu_9104),
    .p_read41(ref_patch_dx_23_30_16_fu_9108),
    .p_read42(ref_patch_dx_23_31_16_fu_9112),
    .p_read43(ref_patch_dx_23_32_16_fu_9116),
    .p_read44(ref_patch_dx_23_33_16_fu_9120),
    .p_read45(ref_patch_dx_23_34_16_fu_9124),
    .p_read46(ref_patch_dx_23_35_16_fu_9128),
    .p_read47(ref_patch_dx_23_36_16_fu_9132),
    .p_read48(ref_patch_dx_23_37_16_fu_9136),
    .p_read49(ref_patch_dx_23_38_16_fu_9140),
    .p_read50(ref_patch_dx_23_39_16_fu_9144),
    .p_read51(ref_patch_dx_23_40_16_fu_9148),
    .p_read52(ref_patch_dx_23_41_16_fu_9152),
    .p_read53(ref_patch_dx_23_42_16_fu_9156),
    .p_read54(ref_patch_dx_23_43_16_fu_9160),
    .p_read55(ref_patch_dx_23_44_16_fu_9164),
    .p_read56(ref_patch_dx_23_45_16_fu_9168),
    .p_read57(ref_patch_dx_23_46_16_fu_9172),
    .p_read58(ref_patch_dx_23_47_16_fu_9176),
    .p_read59(ref_patch_dx_23_48_16_fu_9180),
    .p_read60(ref_patch_dx_23_49_16_fu_9184),
    .p_read61(ref_patch_dx_23_50_16_fu_9188),
    .p_read62(ref_patch_dx_23_51_16_fu_9192),
    .p_read63(ref_patch_dx_23_52_16_fu_9196),
    .p_read64(ref_patch_dx_23_53_16_fu_9200),
    .p_read65(ref_patch_dx_23_54_16_fu_9204),
    .p_read66(ref_patch_dx_23_55_16_fu_9208),
    .p_read67(ref_patch_dx_23_56_16_fu_9212),
    .p_read68(ref_patch_dx_23_57_16_fu_9216),
    .p_read69(ref_patch_dx_23_58_16_fu_9220),
    .p_read70(ref_patch_dx_23_59_16_fu_9224),
    .p_read71(ref_patch_dx_23_60_16_fu_9228),
    .p_read72(ref_patch_dx_23_61_16_fu_9232),
    .p_read73(ref_patch_dx_23_62_16_fu_9236),
    .p_read74(ref_patch_dx_23_63_16_fu_9240),
    .p_read75(ref_patch_dy_23_0_15_fu_15132),
    .p_read76(ref_patch_dy_23_1_15_fu_15136),
    .p_read77(ref_patch_dy_23_2_15_fu_15140),
    .p_read78(ref_patch_dy_23_3_15_fu_15144),
    .p_read79(ref_patch_dy_23_4_15_fu_15148),
    .p_read80(ref_patch_dy_23_5_15_fu_15152),
    .p_read81(ref_patch_dy_23_6_15_fu_15156),
    .p_read82(ref_patch_dy_23_7_15_fu_15160),
    .p_read83(ref_patch_dy_23_8_15_fu_15164),
    .p_read84(ref_patch_dy_23_9_15_fu_15168),
    .p_read85(ref_patch_dy_23_10_16_fu_15172),
    .p_read86(ref_patch_dy_23_11_16_fu_15176),
    .p_read87(ref_patch_dy_23_12_16_fu_15180),
    .p_read88(ref_patch_dy_23_13_16_fu_15184),
    .p_read89(ref_patch_dy_23_14_16_fu_15188),
    .p_read90(ref_patch_dy_23_15_16_fu_15192),
    .p_read91(ref_patch_dy_23_16_16_fu_15196),
    .p_read92(ref_patch_dy_23_17_16_fu_15200),
    .p_read93(ref_patch_dy_23_18_16_fu_15204),
    .p_read94(ref_patch_dy_23_19_16_fu_15208),
    .p_read95(ref_patch_dy_23_20_16_fu_15212),
    .p_read96(ref_patch_dy_23_21_16_fu_15216),
    .p_read97(ref_patch_dy_23_22_16_fu_15220),
    .p_read98(ref_patch_dy_23_23_16_fu_15224),
    .p_read99(ref_patch_dy_23_24_16_fu_15228),
    .p_read100(ref_patch_dy_23_25_16_fu_15232),
    .p_read101(ref_patch_dy_23_26_16_fu_15236),
    .p_read102(ref_patch_dy_23_27_16_fu_15240),
    .p_read103(ref_patch_dy_23_28_16_fu_15244),
    .p_read104(ref_patch_dy_23_29_16_fu_15248),
    .p_read105(ref_patch_dy_23_30_16_fu_15252),
    .p_read106(ref_patch_dy_23_31_16_fu_15256),
    .p_read107(ref_patch_dy_23_32_16_fu_15260),
    .p_read108(ref_patch_dy_23_33_16_fu_15264),
    .p_read109(ref_patch_dy_23_34_16_fu_15268),
    .p_read110(ref_patch_dy_23_35_16_fu_15272),
    .p_read111(ref_patch_dy_23_36_16_fu_15276),
    .p_read112(ref_patch_dy_23_37_16_fu_15280),
    .p_read113(ref_patch_dy_23_38_16_fu_15284),
    .p_read114(ref_patch_dy_23_39_16_fu_15288),
    .p_read115(ref_patch_dy_23_40_16_fu_15292),
    .p_read116(ref_patch_dy_23_41_16_fu_15296),
    .p_read117(ref_patch_dy_23_42_16_fu_15300),
    .p_read118(ref_patch_dy_23_43_16_fu_15304),
    .p_read119(ref_patch_dy_23_44_16_fu_15308),
    .p_read120(ref_patch_dy_23_45_16_fu_15312),
    .p_read121(ref_patch_dy_23_46_16_fu_15316),
    .p_read122(ref_patch_dy_23_47_16_fu_15320),
    .p_read123(ref_patch_dy_23_48_16_fu_15324),
    .p_read124(ref_patch_dy_23_49_16_fu_15328),
    .p_read125(ref_patch_dy_23_50_16_fu_15332),
    .p_read126(ref_patch_dy_23_51_16_fu_15336),
    .p_read127(ref_patch_dy_23_52_16_fu_15340),
    .p_read128(ref_patch_dy_23_53_16_fu_15344),
    .p_read129(ref_patch_dy_23_54_16_fu_15348),
    .p_read130(ref_patch_dy_23_55_16_fu_15352),
    .p_read131(ref_patch_dy_23_56_16_fu_15356),
    .p_read132(ref_patch_dy_23_57_16_fu_15360),
    .p_read133(ref_patch_dy_23_58_16_fu_15364),
    .p_read134(ref_patch_dy_23_59_16_fu_15368),
    .p_read135(ref_patch_dy_23_60_16_fu_15372),
    .p_read136(ref_patch_dy_23_61_16_fu_15376),
    .p_read137(ref_patch_dy_23_62_16_fu_15380),
    .p_read138(ref_patch_dy_23_63_16_fu_15384),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_16_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_16_q1),
    .cur_px_estimate_0_read(cur_px_estimate_15_0),
    .cur_px_estimate_1_read(cur_px_estimate_15_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23769_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23769_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_23920(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_23920_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_23920_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_23920_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_23920_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_16_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_16_q1),
    .p_read(pyr_region_fcoord_16),
    .p_read1(pyr_region_fcoord_16_1),
    .p_read2(H_inv_23_0_16_fu_18012),
    .p_read3(H_inv_23_3_32_fu_18016),
    .p_read4(H_inv_23_6_32_fu_18020),
    .p_read5(H_inv_23_3_33_fu_18024),
    .p_read6(H_inv_23_4_16_fu_18028),
    .p_read7(H_inv_23_7_32_fu_18032),
    .p_read8(H_inv_23_6_33_fu_18036),
    .p_read9(H_inv_23_7_33_fu_18040),
    .p_read10(H_inv_23_8_16_fu_18044),
    .p_read11(ref_patch_dx_23_0_16_fu_9244),
    .p_read12(ref_patch_dx_23_1_16_fu_9248),
    .p_read13(ref_patch_dx_23_2_16_fu_9252),
    .p_read14(ref_patch_dx_23_3_16_fu_9256),
    .p_read15(ref_patch_dx_23_4_16_fu_9260),
    .p_read16(ref_patch_dx_23_5_16_fu_9264),
    .p_read17(ref_patch_dx_23_6_16_fu_9268),
    .p_read18(ref_patch_dx_23_7_16_fu_9272),
    .p_read19(ref_patch_dx_23_8_16_fu_9276),
    .p_read20(ref_patch_dx_23_9_16_fu_9280),
    .p_read21(ref_patch_dx_23_10_17_fu_9284),
    .p_read22(ref_patch_dx_23_11_17_fu_9288),
    .p_read23(ref_patch_dx_23_12_17_fu_9292),
    .p_read24(ref_patch_dx_23_13_17_fu_9296),
    .p_read25(ref_patch_dx_23_14_17_fu_9300),
    .p_read26(ref_patch_dx_23_15_17_fu_9304),
    .p_read27(ref_patch_dx_23_16_17_fu_9308),
    .p_read28(ref_patch_dx_23_17_17_fu_9312),
    .p_read29(ref_patch_dx_23_18_17_fu_9316),
    .p_read30(ref_patch_dx_23_19_17_fu_9320),
    .p_read31(ref_patch_dx_23_20_17_fu_9324),
    .p_read32(ref_patch_dx_23_21_17_fu_9328),
    .p_read33(ref_patch_dx_23_22_17_fu_9332),
    .p_read34(ref_patch_dx_23_23_17_fu_9336),
    .p_read35(ref_patch_dx_23_24_17_fu_9340),
    .p_read36(ref_patch_dx_23_25_17_fu_9344),
    .p_read37(ref_patch_dx_23_26_17_fu_9348),
    .p_read38(ref_patch_dx_23_27_17_fu_9352),
    .p_read39(ref_patch_dx_23_28_17_fu_9356),
    .p_read40(ref_patch_dx_23_29_17_fu_9360),
    .p_read41(ref_patch_dx_23_30_17_fu_9364),
    .p_read42(ref_patch_dx_23_31_17_fu_9368),
    .p_read43(ref_patch_dx_23_32_17_fu_9372),
    .p_read44(ref_patch_dx_23_33_17_fu_9376),
    .p_read45(ref_patch_dx_23_34_17_fu_9380),
    .p_read46(ref_patch_dx_23_35_17_fu_9384),
    .p_read47(ref_patch_dx_23_36_17_fu_9388),
    .p_read48(ref_patch_dx_23_37_17_fu_9392),
    .p_read49(ref_patch_dx_23_38_17_fu_9396),
    .p_read50(ref_patch_dx_23_39_17_fu_9400),
    .p_read51(ref_patch_dx_23_40_17_fu_9404),
    .p_read52(ref_patch_dx_23_41_17_fu_9408),
    .p_read53(ref_patch_dx_23_42_17_fu_9412),
    .p_read54(ref_patch_dx_23_43_17_fu_9416),
    .p_read55(ref_patch_dx_23_44_17_fu_9420),
    .p_read56(ref_patch_dx_23_45_17_fu_9424),
    .p_read57(ref_patch_dx_23_46_17_fu_9428),
    .p_read58(ref_patch_dx_23_47_17_fu_9432),
    .p_read59(ref_patch_dx_23_48_17_fu_9436),
    .p_read60(ref_patch_dx_23_49_17_fu_9440),
    .p_read61(ref_patch_dx_23_50_17_fu_9444),
    .p_read62(ref_patch_dx_23_51_17_fu_9448),
    .p_read63(ref_patch_dx_23_52_17_fu_9452),
    .p_read64(ref_patch_dx_23_53_17_fu_9456),
    .p_read65(ref_patch_dx_23_54_17_fu_9460),
    .p_read66(ref_patch_dx_23_55_17_fu_9464),
    .p_read67(ref_patch_dx_23_56_17_fu_9468),
    .p_read68(ref_patch_dx_23_57_17_fu_9472),
    .p_read69(ref_patch_dx_23_58_17_fu_9476),
    .p_read70(ref_patch_dx_23_59_17_fu_9480),
    .p_read71(ref_patch_dx_23_60_17_fu_9484),
    .p_read72(ref_patch_dx_23_61_17_fu_9488),
    .p_read73(ref_patch_dx_23_62_17_fu_9492),
    .p_read74(ref_patch_dx_23_63_17_fu_9496),
    .p_read75(ref_patch_dy_23_0_16_fu_15388),
    .p_read76(ref_patch_dy_23_1_16_fu_15392),
    .p_read77(ref_patch_dy_23_2_16_fu_15396),
    .p_read78(ref_patch_dy_23_3_16_fu_15400),
    .p_read79(ref_patch_dy_23_4_16_fu_15404),
    .p_read80(ref_patch_dy_23_5_16_fu_15408),
    .p_read81(ref_patch_dy_23_6_16_fu_15412),
    .p_read82(ref_patch_dy_23_7_16_fu_15416),
    .p_read83(ref_patch_dy_23_8_16_fu_15420),
    .p_read84(ref_patch_dy_23_9_16_fu_15424),
    .p_read85(ref_patch_dy_23_10_17_fu_15428),
    .p_read86(ref_patch_dy_23_11_17_fu_15432),
    .p_read87(ref_patch_dy_23_12_17_fu_15436),
    .p_read88(ref_patch_dy_23_13_17_fu_15440),
    .p_read89(ref_patch_dy_23_14_17_fu_15444),
    .p_read90(ref_patch_dy_23_15_17_fu_15448),
    .p_read91(ref_patch_dy_23_16_17_fu_15452),
    .p_read92(ref_patch_dy_23_17_17_fu_15456),
    .p_read93(ref_patch_dy_23_18_17_fu_15460),
    .p_read94(ref_patch_dy_23_19_17_fu_15464),
    .p_read95(ref_patch_dy_23_20_17_fu_15468),
    .p_read96(ref_patch_dy_23_21_17_fu_15472),
    .p_read97(ref_patch_dy_23_22_17_fu_15476),
    .p_read98(ref_patch_dy_23_23_17_fu_15480),
    .p_read99(ref_patch_dy_23_24_17_fu_15484),
    .p_read100(ref_patch_dy_23_25_17_fu_15488),
    .p_read101(ref_patch_dy_23_26_17_fu_15492),
    .p_read102(ref_patch_dy_23_27_17_fu_15496),
    .p_read103(ref_patch_dy_23_28_17_fu_15500),
    .p_read104(ref_patch_dy_23_29_17_fu_15504),
    .p_read105(ref_patch_dy_23_30_17_fu_15508),
    .p_read106(ref_patch_dy_23_31_17_fu_15512),
    .p_read107(ref_patch_dy_23_32_17_fu_15516),
    .p_read108(ref_patch_dy_23_33_17_fu_15520),
    .p_read109(ref_patch_dy_23_34_17_fu_15524),
    .p_read110(ref_patch_dy_23_35_17_fu_15528),
    .p_read111(ref_patch_dy_23_36_17_fu_15532),
    .p_read112(ref_patch_dy_23_37_17_fu_15536),
    .p_read113(ref_patch_dy_23_38_17_fu_15540),
    .p_read114(ref_patch_dy_23_39_17_fu_15544),
    .p_read115(ref_patch_dy_23_40_17_fu_15548),
    .p_read116(ref_patch_dy_23_41_17_fu_15552),
    .p_read117(ref_patch_dy_23_42_17_fu_15556),
    .p_read118(ref_patch_dy_23_43_17_fu_15560),
    .p_read119(ref_patch_dy_23_44_17_fu_15564),
    .p_read120(ref_patch_dy_23_45_17_fu_15568),
    .p_read121(ref_patch_dy_23_46_17_fu_15572),
    .p_read122(ref_patch_dy_23_47_17_fu_15576),
    .p_read123(ref_patch_dy_23_48_17_fu_15580),
    .p_read124(ref_patch_dy_23_49_17_fu_15584),
    .p_read125(ref_patch_dy_23_50_17_fu_15588),
    .p_read126(ref_patch_dy_23_51_17_fu_15592),
    .p_read127(ref_patch_dy_23_52_17_fu_15596),
    .p_read128(ref_patch_dy_23_53_17_fu_15600),
    .p_read129(ref_patch_dy_23_54_17_fu_15604),
    .p_read130(ref_patch_dy_23_55_17_fu_15608),
    .p_read131(ref_patch_dy_23_56_17_fu_15612),
    .p_read132(ref_patch_dy_23_57_17_fu_15616),
    .p_read133(ref_patch_dy_23_58_17_fu_15620),
    .p_read134(ref_patch_dy_23_59_17_fu_15624),
    .p_read135(ref_patch_dy_23_60_17_fu_15628),
    .p_read136(ref_patch_dy_23_61_17_fu_15632),
    .p_read137(ref_patch_dy_23_62_17_fu_15636),
    .p_read138(ref_patch_dy_23_63_17_fu_15640),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_15_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_15_q1),
    .cur_px_estimate_0_read(cur_px_estimate_16_0),
    .cur_px_estimate_1_read(cur_px_estimate_16_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_23920_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_23920_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24071(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24071_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24071_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24071_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24071_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_17_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_17_q1),
    .p_read(pyr_region_fcoord_17),
    .p_read1(pyr_region_fcoord_17_1),
    .p_read2(H_inv_23_0_17_fu_18048),
    .p_read3(H_inv_23_3_34_fu_18052),
    .p_read4(H_inv_23_6_34_fu_18056),
    .p_read5(H_inv_23_3_35_fu_18060),
    .p_read6(H_inv_23_4_17_fu_18064),
    .p_read7(H_inv_23_7_34_fu_18068),
    .p_read8(H_inv_23_6_35_fu_18072),
    .p_read9(H_inv_23_7_35_fu_18076),
    .p_read10(H_inv_23_8_17_fu_18080),
    .p_read11(ref_patch_dx_23_0_17_fu_9500),
    .p_read12(ref_patch_dx_23_1_17_fu_9504),
    .p_read13(ref_patch_dx_23_2_17_fu_9508),
    .p_read14(ref_patch_dx_23_3_17_fu_9512),
    .p_read15(ref_patch_dx_23_4_17_fu_9516),
    .p_read16(ref_patch_dx_23_5_17_fu_9520),
    .p_read17(ref_patch_dx_23_6_17_fu_9524),
    .p_read18(ref_patch_dx_23_7_17_fu_9528),
    .p_read19(ref_patch_dx_23_8_17_fu_9532),
    .p_read20(ref_patch_dx_23_9_17_fu_9536),
    .p_read21(ref_patch_dx_23_10_18_fu_9540),
    .p_read22(ref_patch_dx_23_11_18_fu_9544),
    .p_read23(ref_patch_dx_23_12_18_fu_9548),
    .p_read24(ref_patch_dx_23_13_18_fu_9552),
    .p_read25(ref_patch_dx_23_14_18_fu_9556),
    .p_read26(ref_patch_dx_23_15_18_fu_9560),
    .p_read27(ref_patch_dx_23_16_18_fu_9564),
    .p_read28(ref_patch_dx_23_17_18_fu_9568),
    .p_read29(ref_patch_dx_23_18_18_fu_9572),
    .p_read30(ref_patch_dx_23_19_18_fu_9576),
    .p_read31(ref_patch_dx_23_20_18_fu_9580),
    .p_read32(ref_patch_dx_23_21_18_fu_9584),
    .p_read33(ref_patch_dx_23_22_18_fu_9588),
    .p_read34(ref_patch_dx_23_23_18_fu_9592),
    .p_read35(ref_patch_dx_23_24_18_fu_9596),
    .p_read36(ref_patch_dx_23_25_18_fu_9600),
    .p_read37(ref_patch_dx_23_26_18_fu_9604),
    .p_read38(ref_patch_dx_23_27_18_fu_9608),
    .p_read39(ref_patch_dx_23_28_18_fu_9612),
    .p_read40(ref_patch_dx_23_29_18_fu_9616),
    .p_read41(ref_patch_dx_23_30_18_fu_9620),
    .p_read42(ref_patch_dx_23_31_18_fu_9624),
    .p_read43(ref_patch_dx_23_32_18_fu_9628),
    .p_read44(ref_patch_dx_23_33_18_fu_9632),
    .p_read45(ref_patch_dx_23_34_18_fu_9636),
    .p_read46(ref_patch_dx_23_35_18_fu_9640),
    .p_read47(ref_patch_dx_23_36_18_fu_9644),
    .p_read48(ref_patch_dx_23_37_18_fu_9648),
    .p_read49(ref_patch_dx_23_38_18_fu_9652),
    .p_read50(ref_patch_dx_23_39_18_fu_9656),
    .p_read51(ref_patch_dx_23_40_18_fu_9660),
    .p_read52(ref_patch_dx_23_41_18_fu_9664),
    .p_read53(ref_patch_dx_23_42_18_fu_9668),
    .p_read54(ref_patch_dx_23_43_18_fu_9672),
    .p_read55(ref_patch_dx_23_44_18_fu_9676),
    .p_read56(ref_patch_dx_23_45_18_fu_9680),
    .p_read57(ref_patch_dx_23_46_18_fu_9684),
    .p_read58(ref_patch_dx_23_47_18_fu_9688),
    .p_read59(ref_patch_dx_23_48_18_fu_9692),
    .p_read60(ref_patch_dx_23_49_18_fu_9696),
    .p_read61(ref_patch_dx_23_50_18_fu_9700),
    .p_read62(ref_patch_dx_23_51_18_fu_9704),
    .p_read63(ref_patch_dx_23_52_18_fu_9708),
    .p_read64(ref_patch_dx_23_53_18_fu_9712),
    .p_read65(ref_patch_dx_23_54_18_fu_9716),
    .p_read66(ref_patch_dx_23_55_18_fu_9720),
    .p_read67(ref_patch_dx_23_56_18_fu_9724),
    .p_read68(ref_patch_dx_23_57_18_fu_9728),
    .p_read69(ref_patch_dx_23_58_18_fu_9732),
    .p_read70(ref_patch_dx_23_59_18_fu_9736),
    .p_read71(ref_patch_dx_23_60_18_fu_9740),
    .p_read72(ref_patch_dx_23_61_18_fu_9744),
    .p_read73(ref_patch_dx_23_62_18_fu_9748),
    .p_read74(ref_patch_dx_23_63_18_fu_9752),
    .p_read75(ref_patch_dy_23_0_17_fu_15644),
    .p_read76(ref_patch_dy_23_1_17_fu_15648),
    .p_read77(ref_patch_dy_23_2_17_fu_15652),
    .p_read78(ref_patch_dy_23_3_17_fu_15656),
    .p_read79(ref_patch_dy_23_4_17_fu_15660),
    .p_read80(ref_patch_dy_23_5_17_fu_15664),
    .p_read81(ref_patch_dy_23_6_17_fu_15668),
    .p_read82(ref_patch_dy_23_7_17_fu_15672),
    .p_read83(ref_patch_dy_23_8_17_fu_15676),
    .p_read84(ref_patch_dy_23_9_17_fu_15680),
    .p_read85(ref_patch_dy_23_10_18_fu_15684),
    .p_read86(ref_patch_dy_23_11_18_fu_15688),
    .p_read87(ref_patch_dy_23_12_18_fu_15692),
    .p_read88(ref_patch_dy_23_13_18_fu_15696),
    .p_read89(ref_patch_dy_23_14_18_fu_15700),
    .p_read90(ref_patch_dy_23_15_18_fu_15704),
    .p_read91(ref_patch_dy_23_16_18_fu_15708),
    .p_read92(ref_patch_dy_23_17_18_fu_15712),
    .p_read93(ref_patch_dy_23_18_18_fu_15716),
    .p_read94(ref_patch_dy_23_19_18_fu_15720),
    .p_read95(ref_patch_dy_23_20_18_fu_15724),
    .p_read96(ref_patch_dy_23_21_18_fu_15728),
    .p_read97(ref_patch_dy_23_22_18_fu_15732),
    .p_read98(ref_patch_dy_23_23_18_fu_15736),
    .p_read99(ref_patch_dy_23_24_18_fu_15740),
    .p_read100(ref_patch_dy_23_25_18_fu_15744),
    .p_read101(ref_patch_dy_23_26_18_fu_15748),
    .p_read102(ref_patch_dy_23_27_18_fu_15752),
    .p_read103(ref_patch_dy_23_28_18_fu_15756),
    .p_read104(ref_patch_dy_23_29_18_fu_15760),
    .p_read105(ref_patch_dy_23_30_18_fu_15764),
    .p_read106(ref_patch_dy_23_31_18_fu_15768),
    .p_read107(ref_patch_dy_23_32_18_fu_15772),
    .p_read108(ref_patch_dy_23_33_18_fu_15776),
    .p_read109(ref_patch_dy_23_34_18_fu_15780),
    .p_read110(ref_patch_dy_23_35_18_fu_15784),
    .p_read111(ref_patch_dy_23_36_18_fu_15788),
    .p_read112(ref_patch_dy_23_37_18_fu_15792),
    .p_read113(ref_patch_dy_23_38_18_fu_15796),
    .p_read114(ref_patch_dy_23_39_18_fu_15800),
    .p_read115(ref_patch_dy_23_40_18_fu_15804),
    .p_read116(ref_patch_dy_23_41_18_fu_15808),
    .p_read117(ref_patch_dy_23_42_18_fu_15812),
    .p_read118(ref_patch_dy_23_43_18_fu_15816),
    .p_read119(ref_patch_dy_23_44_18_fu_15820),
    .p_read120(ref_patch_dy_23_45_18_fu_15824),
    .p_read121(ref_patch_dy_23_46_18_fu_15828),
    .p_read122(ref_patch_dy_23_47_18_fu_15832),
    .p_read123(ref_patch_dy_23_48_18_fu_15836),
    .p_read124(ref_patch_dy_23_49_18_fu_15840),
    .p_read125(ref_patch_dy_23_50_18_fu_15844),
    .p_read126(ref_patch_dy_23_51_18_fu_15848),
    .p_read127(ref_patch_dy_23_52_18_fu_15852),
    .p_read128(ref_patch_dy_23_53_18_fu_15856),
    .p_read129(ref_patch_dy_23_54_18_fu_15860),
    .p_read130(ref_patch_dy_23_55_18_fu_15864),
    .p_read131(ref_patch_dy_23_56_18_fu_15868),
    .p_read132(ref_patch_dy_23_57_18_fu_15872),
    .p_read133(ref_patch_dy_23_58_18_fu_15876),
    .p_read134(ref_patch_dy_23_59_18_fu_15880),
    .p_read135(ref_patch_dy_23_60_18_fu_15884),
    .p_read136(ref_patch_dy_23_61_18_fu_15888),
    .p_read137(ref_patch_dy_23_62_18_fu_15892),
    .p_read138(ref_patch_dy_23_63_18_fu_15896),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_14_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_14_q1),
    .cur_px_estimate_0_read(cur_px_estimate_17_0),
    .cur_px_estimate_1_read(cur_px_estimate_17_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24071_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24071_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24222_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24222_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24222_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24222_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_18_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_18_q1),
    .p_read(pyr_region_fcoord_18),
    .p_read1(pyr_region_fcoord_18_1),
    .p_read2(H_inv_23_0_18_fu_18084),
    .p_read3(H_inv_23_3_36_fu_18088),
    .p_read4(H_inv_23_6_36_fu_18092),
    .p_read5(H_inv_23_3_37_fu_18096),
    .p_read6(H_inv_23_4_18_fu_18100),
    .p_read7(H_inv_23_7_36_fu_18104),
    .p_read8(H_inv_23_6_37_fu_18108),
    .p_read9(H_inv_23_7_37_fu_18112),
    .p_read10(H_inv_23_8_18_fu_18116),
    .p_read11(ref_patch_dx_23_0_18_fu_9756),
    .p_read12(ref_patch_dx_23_1_18_fu_9760),
    .p_read13(ref_patch_dx_23_2_18_fu_9764),
    .p_read14(ref_patch_dx_23_3_18_fu_9768),
    .p_read15(ref_patch_dx_23_4_18_fu_9772),
    .p_read16(ref_patch_dx_23_5_18_fu_9776),
    .p_read17(ref_patch_dx_23_6_18_fu_9780),
    .p_read18(ref_patch_dx_23_7_18_fu_9784),
    .p_read19(ref_patch_dx_23_8_18_fu_9788),
    .p_read20(ref_patch_dx_23_9_18_fu_9792),
    .p_read21(ref_patch_dx_23_10_19_fu_9796),
    .p_read22(ref_patch_dx_23_11_19_fu_9800),
    .p_read23(ref_patch_dx_23_12_19_fu_9804),
    .p_read24(ref_patch_dx_23_13_19_fu_9808),
    .p_read25(ref_patch_dx_23_14_19_fu_9812),
    .p_read26(ref_patch_dx_23_15_19_fu_9816),
    .p_read27(ref_patch_dx_23_16_19_fu_9820),
    .p_read28(ref_patch_dx_23_17_19_fu_9824),
    .p_read29(ref_patch_dx_23_18_19_fu_9828),
    .p_read30(ref_patch_dx_23_19_19_fu_9832),
    .p_read31(ref_patch_dx_23_20_19_fu_9836),
    .p_read32(ref_patch_dx_23_21_19_fu_9840),
    .p_read33(ref_patch_dx_23_22_19_fu_9844),
    .p_read34(ref_patch_dx_23_23_19_fu_9848),
    .p_read35(ref_patch_dx_23_24_19_fu_9852),
    .p_read36(ref_patch_dx_23_25_19_fu_9856),
    .p_read37(ref_patch_dx_23_26_19_fu_9860),
    .p_read38(ref_patch_dx_23_27_19_fu_9864),
    .p_read39(ref_patch_dx_23_28_19_fu_9868),
    .p_read40(ref_patch_dx_23_29_19_fu_9872),
    .p_read41(ref_patch_dx_23_30_19_fu_9876),
    .p_read42(ref_patch_dx_23_31_19_fu_9880),
    .p_read43(ref_patch_dx_23_32_19_fu_9884),
    .p_read44(ref_patch_dx_23_33_19_fu_9888),
    .p_read45(ref_patch_dx_23_34_19_fu_9892),
    .p_read46(ref_patch_dx_23_35_19_fu_9896),
    .p_read47(ref_patch_dx_23_36_19_fu_9900),
    .p_read48(ref_patch_dx_23_37_19_fu_9904),
    .p_read49(ref_patch_dx_23_38_19_fu_9908),
    .p_read50(ref_patch_dx_23_39_19_fu_9912),
    .p_read51(ref_patch_dx_23_40_19_fu_9916),
    .p_read52(ref_patch_dx_23_41_19_fu_9920),
    .p_read53(ref_patch_dx_23_42_19_fu_9924),
    .p_read54(ref_patch_dx_23_43_19_fu_9928),
    .p_read55(ref_patch_dx_23_44_19_fu_9932),
    .p_read56(ref_patch_dx_23_45_19_fu_9936),
    .p_read57(ref_patch_dx_23_46_19_fu_9940),
    .p_read58(ref_patch_dx_23_47_19_fu_9944),
    .p_read59(ref_patch_dx_23_48_19_fu_9948),
    .p_read60(ref_patch_dx_23_49_19_fu_9952),
    .p_read61(ref_patch_dx_23_50_19_fu_9956),
    .p_read62(ref_patch_dx_23_51_19_fu_9960),
    .p_read63(ref_patch_dx_23_52_19_fu_9964),
    .p_read64(ref_patch_dx_23_53_19_fu_9968),
    .p_read65(ref_patch_dx_23_54_19_fu_9972),
    .p_read66(ref_patch_dx_23_55_19_fu_9976),
    .p_read67(ref_patch_dx_23_56_19_fu_9980),
    .p_read68(ref_patch_dx_23_57_19_fu_9984),
    .p_read69(ref_patch_dx_23_58_19_fu_9988),
    .p_read70(ref_patch_dx_23_59_19_fu_9992),
    .p_read71(ref_patch_dx_23_60_19_fu_9996),
    .p_read72(ref_patch_dx_23_61_19_fu_10000),
    .p_read73(ref_patch_dx_23_62_19_fu_10004),
    .p_read74(ref_patch_dx_23_63_19_fu_10008),
    .p_read75(ref_patch_dy_23_0_18_fu_15900),
    .p_read76(ref_patch_dy_23_1_18_fu_15904),
    .p_read77(ref_patch_dy_23_2_18_fu_15908),
    .p_read78(ref_patch_dy_23_3_18_fu_15912),
    .p_read79(ref_patch_dy_23_4_18_fu_15916),
    .p_read80(ref_patch_dy_23_5_18_fu_15920),
    .p_read81(ref_patch_dy_23_6_18_fu_15924),
    .p_read82(ref_patch_dy_23_7_18_fu_15928),
    .p_read83(ref_patch_dy_23_8_18_fu_15932),
    .p_read84(ref_patch_dy_23_9_18_fu_15936),
    .p_read85(ref_patch_dy_23_10_19_fu_15940),
    .p_read86(ref_patch_dy_23_11_19_fu_15944),
    .p_read87(ref_patch_dy_23_12_19_fu_15948),
    .p_read88(ref_patch_dy_23_13_19_fu_15952),
    .p_read89(ref_patch_dy_23_14_19_fu_15956),
    .p_read90(ref_patch_dy_23_15_19_fu_15960),
    .p_read91(ref_patch_dy_23_16_19_fu_15964),
    .p_read92(ref_patch_dy_23_17_19_fu_15968),
    .p_read93(ref_patch_dy_23_18_19_fu_15972),
    .p_read94(ref_patch_dy_23_19_19_fu_15976),
    .p_read95(ref_patch_dy_23_20_19_fu_15980),
    .p_read96(ref_patch_dy_23_21_19_fu_15984),
    .p_read97(ref_patch_dy_23_22_19_fu_15988),
    .p_read98(ref_patch_dy_23_23_19_fu_15992),
    .p_read99(ref_patch_dy_23_24_19_fu_15996),
    .p_read100(ref_patch_dy_23_25_19_fu_16000),
    .p_read101(ref_patch_dy_23_26_19_fu_16004),
    .p_read102(ref_patch_dy_23_27_19_fu_16008),
    .p_read103(ref_patch_dy_23_28_19_fu_16012),
    .p_read104(ref_patch_dy_23_29_19_fu_16016),
    .p_read105(ref_patch_dy_23_30_19_fu_16020),
    .p_read106(ref_patch_dy_23_31_19_fu_16024),
    .p_read107(ref_patch_dy_23_32_19_fu_16028),
    .p_read108(ref_patch_dy_23_33_19_fu_16032),
    .p_read109(ref_patch_dy_23_34_19_fu_16036),
    .p_read110(ref_patch_dy_23_35_19_fu_16040),
    .p_read111(ref_patch_dy_23_36_19_fu_16044),
    .p_read112(ref_patch_dy_23_37_19_fu_16048),
    .p_read113(ref_patch_dy_23_38_19_fu_16052),
    .p_read114(ref_patch_dy_23_39_19_fu_16056),
    .p_read115(ref_patch_dy_23_40_19_fu_16060),
    .p_read116(ref_patch_dy_23_41_19_fu_16064),
    .p_read117(ref_patch_dy_23_42_19_fu_16068),
    .p_read118(ref_patch_dy_23_43_19_fu_16072),
    .p_read119(ref_patch_dy_23_44_19_fu_16076),
    .p_read120(ref_patch_dy_23_45_19_fu_16080),
    .p_read121(ref_patch_dy_23_46_19_fu_16084),
    .p_read122(ref_patch_dy_23_47_19_fu_16088),
    .p_read123(ref_patch_dy_23_48_19_fu_16092),
    .p_read124(ref_patch_dy_23_49_19_fu_16096),
    .p_read125(ref_patch_dy_23_50_19_fu_16100),
    .p_read126(ref_patch_dy_23_51_19_fu_16104),
    .p_read127(ref_patch_dy_23_52_19_fu_16108),
    .p_read128(ref_patch_dy_23_53_19_fu_16112),
    .p_read129(ref_patch_dy_23_54_19_fu_16116),
    .p_read130(ref_patch_dy_23_55_19_fu_16120),
    .p_read131(ref_patch_dy_23_56_19_fu_16124),
    .p_read132(ref_patch_dy_23_57_19_fu_16128),
    .p_read133(ref_patch_dy_23_58_19_fu_16132),
    .p_read134(ref_patch_dy_23_59_19_fu_16136),
    .p_read135(ref_patch_dy_23_60_19_fu_16140),
    .p_read136(ref_patch_dy_23_61_19_fu_16144),
    .p_read137(ref_patch_dy_23_62_19_fu_16148),
    .p_read138(ref_patch_dy_23_63_19_fu_16152),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_13_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_13_q1),
    .cur_px_estimate_0_read(cur_px_estimate_18_0),
    .cur_px_estimate_1_read(cur_px_estimate_18_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24222_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24222_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24373_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24373_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24373_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24373_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_19_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_19_q1),
    .p_read(pyr_region_fcoord_19),
    .p_read1(pyr_region_fcoord_19_1),
    .p_read2(H_inv_23_0_19_fu_18120),
    .p_read3(H_inv_23_3_38_fu_18124),
    .p_read4(H_inv_23_6_38_fu_18128),
    .p_read5(H_inv_23_3_39_fu_18132),
    .p_read6(H_inv_23_4_19_fu_18136),
    .p_read7(H_inv_23_7_38_fu_18140),
    .p_read8(H_inv_23_6_39_fu_18144),
    .p_read9(H_inv_23_7_39_fu_18148),
    .p_read10(H_inv_23_8_19_fu_18152),
    .p_read11(ref_patch_dx_23_0_19_fu_10012),
    .p_read12(ref_patch_dx_23_1_19_fu_10016),
    .p_read13(ref_patch_dx_23_2_19_fu_10020),
    .p_read14(ref_patch_dx_23_3_19_fu_10024),
    .p_read15(ref_patch_dx_23_4_19_fu_10028),
    .p_read16(ref_patch_dx_23_5_19_fu_10032),
    .p_read17(ref_patch_dx_23_6_19_fu_10036),
    .p_read18(ref_patch_dx_23_7_19_fu_10040),
    .p_read19(ref_patch_dx_23_8_19_fu_10044),
    .p_read20(ref_patch_dx_23_9_19_fu_10048),
    .p_read21(ref_patch_dx_23_10_20_fu_10052),
    .p_read22(ref_patch_dx_23_11_20_fu_10056),
    .p_read23(ref_patch_dx_23_12_20_fu_10060),
    .p_read24(ref_patch_dx_23_13_20_fu_10064),
    .p_read25(ref_patch_dx_23_14_20_fu_10068),
    .p_read26(ref_patch_dx_23_15_20_fu_10072),
    .p_read27(ref_patch_dx_23_16_20_fu_10076),
    .p_read28(ref_patch_dx_23_17_20_fu_10080),
    .p_read29(ref_patch_dx_23_18_20_fu_10084),
    .p_read30(ref_patch_dx_23_19_20_fu_10088),
    .p_read31(ref_patch_dx_23_20_20_fu_10092),
    .p_read32(ref_patch_dx_23_21_20_fu_10096),
    .p_read33(ref_patch_dx_23_22_20_fu_10100),
    .p_read34(ref_patch_dx_23_23_20_fu_10104),
    .p_read35(ref_patch_dx_23_24_20_fu_10108),
    .p_read36(ref_patch_dx_23_25_20_fu_10112),
    .p_read37(ref_patch_dx_23_26_20_fu_10116),
    .p_read38(ref_patch_dx_23_27_20_fu_10120),
    .p_read39(ref_patch_dx_23_28_20_fu_10124),
    .p_read40(ref_patch_dx_23_29_20_fu_10128),
    .p_read41(ref_patch_dx_23_30_20_fu_10132),
    .p_read42(ref_patch_dx_23_31_20_fu_10136),
    .p_read43(ref_patch_dx_23_32_20_fu_10140),
    .p_read44(ref_patch_dx_23_33_20_fu_10144),
    .p_read45(ref_patch_dx_23_34_20_fu_10148),
    .p_read46(ref_patch_dx_23_35_20_fu_10152),
    .p_read47(ref_patch_dx_23_36_20_fu_10156),
    .p_read48(ref_patch_dx_23_37_20_fu_10160),
    .p_read49(ref_patch_dx_23_38_20_fu_10164),
    .p_read50(ref_patch_dx_23_39_20_fu_10168),
    .p_read51(ref_patch_dx_23_40_20_fu_10172),
    .p_read52(ref_patch_dx_23_41_20_fu_10176),
    .p_read53(ref_patch_dx_23_42_20_fu_10180),
    .p_read54(ref_patch_dx_23_43_20_fu_10184),
    .p_read55(ref_patch_dx_23_44_20_fu_10188),
    .p_read56(ref_patch_dx_23_45_20_fu_10192),
    .p_read57(ref_patch_dx_23_46_20_fu_10196),
    .p_read58(ref_patch_dx_23_47_20_fu_10200),
    .p_read59(ref_patch_dx_23_48_20_fu_10204),
    .p_read60(ref_patch_dx_23_49_20_fu_10208),
    .p_read61(ref_patch_dx_23_50_20_fu_10212),
    .p_read62(ref_patch_dx_23_51_20_fu_10216),
    .p_read63(ref_patch_dx_23_52_20_fu_10220),
    .p_read64(ref_patch_dx_23_53_20_fu_10224),
    .p_read65(ref_patch_dx_23_54_20_fu_10228),
    .p_read66(ref_patch_dx_23_55_20_fu_10232),
    .p_read67(ref_patch_dx_23_56_20_fu_10236),
    .p_read68(ref_patch_dx_23_57_20_fu_10240),
    .p_read69(ref_patch_dx_23_58_20_fu_10244),
    .p_read70(ref_patch_dx_23_59_20_fu_10248),
    .p_read71(ref_patch_dx_23_60_20_fu_10252),
    .p_read72(ref_patch_dx_23_61_20_fu_10256),
    .p_read73(ref_patch_dx_23_62_20_fu_10260),
    .p_read74(ref_patch_dx_23_63_20_fu_10264),
    .p_read75(ref_patch_dy_23_0_19_fu_16156),
    .p_read76(ref_patch_dy_23_1_19_fu_16160),
    .p_read77(ref_patch_dy_23_2_19_fu_16164),
    .p_read78(ref_patch_dy_23_3_19_fu_16168),
    .p_read79(ref_patch_dy_23_4_19_fu_16172),
    .p_read80(ref_patch_dy_23_5_19_fu_16176),
    .p_read81(ref_patch_dy_23_6_19_fu_16180),
    .p_read82(ref_patch_dy_23_7_19_fu_16184),
    .p_read83(ref_patch_dy_23_8_19_fu_16188),
    .p_read84(ref_patch_dy_23_9_19_fu_16192),
    .p_read85(ref_patch_dy_23_10_20_fu_16196),
    .p_read86(ref_patch_dy_23_11_20_fu_16200),
    .p_read87(ref_patch_dy_23_12_20_fu_16204),
    .p_read88(ref_patch_dy_23_13_20_fu_16208),
    .p_read89(ref_patch_dy_23_14_20_fu_16212),
    .p_read90(ref_patch_dy_23_15_20_fu_16216),
    .p_read91(ref_patch_dy_23_16_20_fu_16220),
    .p_read92(ref_patch_dy_23_17_20_fu_16224),
    .p_read93(ref_patch_dy_23_18_20_fu_16228),
    .p_read94(ref_patch_dy_23_19_20_fu_16232),
    .p_read95(ref_patch_dy_23_20_20_fu_16236),
    .p_read96(ref_patch_dy_23_21_20_fu_16240),
    .p_read97(ref_patch_dy_23_22_20_fu_16244),
    .p_read98(ref_patch_dy_23_23_20_fu_16248),
    .p_read99(ref_patch_dy_23_24_20_fu_16252),
    .p_read100(ref_patch_dy_23_25_20_fu_16256),
    .p_read101(ref_patch_dy_23_26_20_fu_16260),
    .p_read102(ref_patch_dy_23_27_20_fu_16264),
    .p_read103(ref_patch_dy_23_28_20_fu_16268),
    .p_read104(ref_patch_dy_23_29_20_fu_16272),
    .p_read105(ref_patch_dy_23_30_20_fu_16276),
    .p_read106(ref_patch_dy_23_31_20_fu_16280),
    .p_read107(ref_patch_dy_23_32_20_fu_16284),
    .p_read108(ref_patch_dy_23_33_20_fu_16288),
    .p_read109(ref_patch_dy_23_34_20_fu_16292),
    .p_read110(ref_patch_dy_23_35_20_fu_16296),
    .p_read111(ref_patch_dy_23_36_20_fu_16300),
    .p_read112(ref_patch_dy_23_37_20_fu_16304),
    .p_read113(ref_patch_dy_23_38_20_fu_16308),
    .p_read114(ref_patch_dy_23_39_20_fu_16312),
    .p_read115(ref_patch_dy_23_40_20_fu_16316),
    .p_read116(ref_patch_dy_23_41_20_fu_16320),
    .p_read117(ref_patch_dy_23_42_20_fu_16324),
    .p_read118(ref_patch_dy_23_43_20_fu_16328),
    .p_read119(ref_patch_dy_23_44_20_fu_16332),
    .p_read120(ref_patch_dy_23_45_20_fu_16336),
    .p_read121(ref_patch_dy_23_46_20_fu_16340),
    .p_read122(ref_patch_dy_23_47_20_fu_16344),
    .p_read123(ref_patch_dy_23_48_20_fu_16348),
    .p_read124(ref_patch_dy_23_49_20_fu_16352),
    .p_read125(ref_patch_dy_23_50_20_fu_16356),
    .p_read126(ref_patch_dy_23_51_20_fu_16360),
    .p_read127(ref_patch_dy_23_52_20_fu_16364),
    .p_read128(ref_patch_dy_23_53_20_fu_16368),
    .p_read129(ref_patch_dy_23_54_20_fu_16372),
    .p_read130(ref_patch_dy_23_55_20_fu_16376),
    .p_read131(ref_patch_dy_23_56_20_fu_16380),
    .p_read132(ref_patch_dy_23_57_20_fu_16384),
    .p_read133(ref_patch_dy_23_58_20_fu_16388),
    .p_read134(ref_patch_dy_23_59_20_fu_16392),
    .p_read135(ref_patch_dy_23_60_20_fu_16396),
    .p_read136(ref_patch_dy_23_61_20_fu_16400),
    .p_read137(ref_patch_dy_23_62_20_fu_16404),
    .p_read138(ref_patch_dy_23_63_20_fu_16408),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_12_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_12_q1),
    .cur_px_estimate_0_read(cur_px_estimate_19_0),
    .cur_px_estimate_1_read(cur_px_estimate_19_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24373_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24373_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24524(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24524_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24524_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24524_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24524_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_20_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_20_q1),
    .p_read(pyr_region_fcoord_20),
    .p_read1(pyr_region_fcoord_20_1),
    .p_read2(H_inv_23_0_20_fu_18156),
    .p_read3(H_inv_23_3_40_fu_18160),
    .p_read4(H_inv_23_6_40_fu_18164),
    .p_read5(H_inv_23_3_41_fu_18168),
    .p_read6(H_inv_23_4_20_fu_18172),
    .p_read7(H_inv_23_7_40_fu_18176),
    .p_read8(H_inv_23_6_41_fu_18180),
    .p_read9(H_inv_23_7_41_fu_18184),
    .p_read10(H_inv_23_8_20_fu_18188),
    .p_read11(ref_patch_dx_23_0_20_fu_10268),
    .p_read12(ref_patch_dx_23_1_20_fu_10272),
    .p_read13(ref_patch_dx_23_2_20_fu_10276),
    .p_read14(ref_patch_dx_23_3_20_fu_10280),
    .p_read15(ref_patch_dx_23_4_20_fu_10284),
    .p_read16(ref_patch_dx_23_5_20_fu_10288),
    .p_read17(ref_patch_dx_23_6_20_fu_10292),
    .p_read18(ref_patch_dx_23_7_20_fu_10296),
    .p_read19(ref_patch_dx_23_8_20_fu_10300),
    .p_read20(ref_patch_dx_23_9_20_fu_10304),
    .p_read21(ref_patch_dx_23_10_21_fu_10308),
    .p_read22(ref_patch_dx_23_11_21_fu_10312),
    .p_read23(ref_patch_dx_23_12_21_fu_10316),
    .p_read24(ref_patch_dx_23_13_21_fu_10320),
    .p_read25(ref_patch_dx_23_14_21_fu_10324),
    .p_read26(ref_patch_dx_23_15_21_fu_10328),
    .p_read27(ref_patch_dx_23_16_21_fu_10332),
    .p_read28(ref_patch_dx_23_17_21_fu_10336),
    .p_read29(ref_patch_dx_23_18_21_fu_10340),
    .p_read30(ref_patch_dx_23_19_21_fu_10344),
    .p_read31(ref_patch_dx_23_20_21_fu_10348),
    .p_read32(ref_patch_dx_23_21_21_fu_10352),
    .p_read33(ref_patch_dx_23_22_21_fu_10356),
    .p_read34(ref_patch_dx_23_23_21_fu_10360),
    .p_read35(ref_patch_dx_23_24_21_fu_10364),
    .p_read36(ref_patch_dx_23_25_21_fu_10368),
    .p_read37(ref_patch_dx_23_26_21_fu_10372),
    .p_read38(ref_patch_dx_23_27_21_fu_10376),
    .p_read39(ref_patch_dx_23_28_21_fu_10380),
    .p_read40(ref_patch_dx_23_29_21_fu_10384),
    .p_read41(ref_patch_dx_23_30_21_fu_10388),
    .p_read42(ref_patch_dx_23_31_21_fu_10392),
    .p_read43(ref_patch_dx_23_32_21_fu_10396),
    .p_read44(ref_patch_dx_23_33_21_fu_10400),
    .p_read45(ref_patch_dx_23_34_21_fu_10404),
    .p_read46(ref_patch_dx_23_35_21_fu_10408),
    .p_read47(ref_patch_dx_23_36_21_fu_10412),
    .p_read48(ref_patch_dx_23_37_21_fu_10416),
    .p_read49(ref_patch_dx_23_38_21_fu_10420),
    .p_read50(ref_patch_dx_23_39_21_fu_10424),
    .p_read51(ref_patch_dx_23_40_21_fu_10428),
    .p_read52(ref_patch_dx_23_41_21_fu_10432),
    .p_read53(ref_patch_dx_23_42_21_fu_10436),
    .p_read54(ref_patch_dx_23_43_21_fu_10440),
    .p_read55(ref_patch_dx_23_44_21_fu_10444),
    .p_read56(ref_patch_dx_23_45_21_fu_10448),
    .p_read57(ref_patch_dx_23_46_21_fu_10452),
    .p_read58(ref_patch_dx_23_47_21_fu_10456),
    .p_read59(ref_patch_dx_23_48_21_fu_10460),
    .p_read60(ref_patch_dx_23_49_21_fu_10464),
    .p_read61(ref_patch_dx_23_50_21_fu_10468),
    .p_read62(ref_patch_dx_23_51_21_fu_10472),
    .p_read63(ref_patch_dx_23_52_21_fu_10476),
    .p_read64(ref_patch_dx_23_53_21_fu_10480),
    .p_read65(ref_patch_dx_23_54_21_fu_10484),
    .p_read66(ref_patch_dx_23_55_21_fu_10488),
    .p_read67(ref_patch_dx_23_56_21_fu_10492),
    .p_read68(ref_patch_dx_23_57_21_fu_10496),
    .p_read69(ref_patch_dx_23_58_21_fu_10500),
    .p_read70(ref_patch_dx_23_59_21_fu_10504),
    .p_read71(ref_patch_dx_23_60_21_fu_10508),
    .p_read72(ref_patch_dx_23_61_21_fu_10512),
    .p_read73(ref_patch_dx_23_62_21_fu_10516),
    .p_read74(ref_patch_dx_23_63_21_fu_10520),
    .p_read75(ref_patch_dy_23_0_20_fu_16412),
    .p_read76(ref_patch_dy_23_1_20_fu_16416),
    .p_read77(ref_patch_dy_23_2_20_fu_16420),
    .p_read78(ref_patch_dy_23_3_20_fu_16424),
    .p_read79(ref_patch_dy_23_4_20_fu_16428),
    .p_read80(ref_patch_dy_23_5_20_fu_16432),
    .p_read81(ref_patch_dy_23_6_20_fu_16436),
    .p_read82(ref_patch_dy_23_7_20_fu_16440),
    .p_read83(ref_patch_dy_23_8_20_fu_16444),
    .p_read84(ref_patch_dy_23_9_20_fu_16448),
    .p_read85(ref_patch_dy_23_10_21_fu_16452),
    .p_read86(ref_patch_dy_23_11_21_fu_16456),
    .p_read87(ref_patch_dy_23_12_21_fu_16460),
    .p_read88(ref_patch_dy_23_13_21_fu_16464),
    .p_read89(ref_patch_dy_23_14_21_fu_16468),
    .p_read90(ref_patch_dy_23_15_21_fu_16472),
    .p_read91(ref_patch_dy_23_16_21_fu_16476),
    .p_read92(ref_patch_dy_23_17_21_fu_16480),
    .p_read93(ref_patch_dy_23_18_21_fu_16484),
    .p_read94(ref_patch_dy_23_19_21_fu_16488),
    .p_read95(ref_patch_dy_23_20_21_fu_16492),
    .p_read96(ref_patch_dy_23_21_21_fu_16496),
    .p_read97(ref_patch_dy_23_22_21_fu_16500),
    .p_read98(ref_patch_dy_23_23_21_fu_16504),
    .p_read99(ref_patch_dy_23_24_21_fu_16508),
    .p_read100(ref_patch_dy_23_25_21_fu_16512),
    .p_read101(ref_patch_dy_23_26_21_fu_16516),
    .p_read102(ref_patch_dy_23_27_21_fu_16520),
    .p_read103(ref_patch_dy_23_28_21_fu_16524),
    .p_read104(ref_patch_dy_23_29_21_fu_16528),
    .p_read105(ref_patch_dy_23_30_21_fu_16532),
    .p_read106(ref_patch_dy_23_31_21_fu_16536),
    .p_read107(ref_patch_dy_23_32_21_fu_16540),
    .p_read108(ref_patch_dy_23_33_21_fu_16544),
    .p_read109(ref_patch_dy_23_34_21_fu_16548),
    .p_read110(ref_patch_dy_23_35_21_fu_16552),
    .p_read111(ref_patch_dy_23_36_21_fu_16556),
    .p_read112(ref_patch_dy_23_37_21_fu_16560),
    .p_read113(ref_patch_dy_23_38_21_fu_16564),
    .p_read114(ref_patch_dy_23_39_21_fu_16568),
    .p_read115(ref_patch_dy_23_40_21_fu_16572),
    .p_read116(ref_patch_dy_23_41_21_fu_16576),
    .p_read117(ref_patch_dy_23_42_21_fu_16580),
    .p_read118(ref_patch_dy_23_43_21_fu_16584),
    .p_read119(ref_patch_dy_23_44_21_fu_16588),
    .p_read120(ref_patch_dy_23_45_21_fu_16592),
    .p_read121(ref_patch_dy_23_46_21_fu_16596),
    .p_read122(ref_patch_dy_23_47_21_fu_16600),
    .p_read123(ref_patch_dy_23_48_21_fu_16604),
    .p_read124(ref_patch_dy_23_49_21_fu_16608),
    .p_read125(ref_patch_dy_23_50_21_fu_16612),
    .p_read126(ref_patch_dy_23_51_21_fu_16616),
    .p_read127(ref_patch_dy_23_52_21_fu_16620),
    .p_read128(ref_patch_dy_23_53_21_fu_16624),
    .p_read129(ref_patch_dy_23_54_21_fu_16628),
    .p_read130(ref_patch_dy_23_55_21_fu_16632),
    .p_read131(ref_patch_dy_23_56_21_fu_16636),
    .p_read132(ref_patch_dy_23_57_21_fu_16640),
    .p_read133(ref_patch_dy_23_58_21_fu_16644),
    .p_read134(ref_patch_dy_23_59_21_fu_16648),
    .p_read135(ref_patch_dy_23_60_21_fu_16652),
    .p_read136(ref_patch_dy_23_61_21_fu_16656),
    .p_read137(ref_patch_dy_23_62_21_fu_16660),
    .p_read138(ref_patch_dy_23_63_21_fu_16664),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_10_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_10_q1),
    .cur_px_estimate_0_read(cur_px_estimate_20_0),
    .cur_px_estimate_1_read(cur_px_estimate_20_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24524_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24524_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24675(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24675_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24675_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24675_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24675_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_21_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_21_q1),
    .p_read(pyr_region_fcoord_21),
    .p_read1(pyr_region_fcoord_21_1),
    .p_read2(H_inv_23_0_21_fu_18192),
    .p_read3(H_inv_23_3_42_fu_18196),
    .p_read4(H_inv_23_6_42_fu_18200),
    .p_read5(H_inv_23_3_43_fu_18204),
    .p_read6(H_inv_23_4_21_fu_18208),
    .p_read7(H_inv_23_7_42_fu_18212),
    .p_read8(H_inv_23_6_43_fu_18216),
    .p_read9(H_inv_23_7_43_fu_18220),
    .p_read10(H_inv_23_8_21_fu_18224),
    .p_read11(ref_patch_dx_23_0_21_fu_10524),
    .p_read12(ref_patch_dx_23_1_21_fu_10528),
    .p_read13(ref_patch_dx_23_2_21_fu_10532),
    .p_read14(ref_patch_dx_23_3_21_fu_10536),
    .p_read15(ref_patch_dx_23_4_21_fu_10540),
    .p_read16(ref_patch_dx_23_5_21_fu_10544),
    .p_read17(ref_patch_dx_23_6_21_fu_10548),
    .p_read18(ref_patch_dx_23_7_21_fu_10552),
    .p_read19(ref_patch_dx_23_8_21_fu_10556),
    .p_read20(ref_patch_dx_23_9_21_fu_10560),
    .p_read21(ref_patch_dx_23_10_22_fu_10564),
    .p_read22(ref_patch_dx_23_11_22_fu_10568),
    .p_read23(ref_patch_dx_23_12_22_fu_10572),
    .p_read24(ref_patch_dx_23_13_22_fu_10576),
    .p_read25(ref_patch_dx_23_14_22_fu_10580),
    .p_read26(ref_patch_dx_23_15_22_fu_10584),
    .p_read27(ref_patch_dx_23_16_22_fu_10588),
    .p_read28(ref_patch_dx_23_17_22_fu_10592),
    .p_read29(ref_patch_dx_23_18_22_fu_10596),
    .p_read30(ref_patch_dx_23_19_22_fu_10600),
    .p_read31(ref_patch_dx_23_20_22_fu_10604),
    .p_read32(ref_patch_dx_23_21_22_fu_10608),
    .p_read33(ref_patch_dx_23_22_22_fu_10612),
    .p_read34(ref_patch_dx_23_23_22_fu_10616),
    .p_read35(ref_patch_dx_23_24_22_fu_10620),
    .p_read36(ref_patch_dx_23_25_22_fu_10624),
    .p_read37(ref_patch_dx_23_26_22_fu_10628),
    .p_read38(ref_patch_dx_23_27_22_fu_10632),
    .p_read39(ref_patch_dx_23_28_22_fu_10636),
    .p_read40(ref_patch_dx_23_29_22_fu_10640),
    .p_read41(ref_patch_dx_23_30_22_fu_10644),
    .p_read42(ref_patch_dx_23_31_22_fu_10648),
    .p_read43(ref_patch_dx_23_32_22_fu_10652),
    .p_read44(ref_patch_dx_23_33_22_fu_10656),
    .p_read45(ref_patch_dx_23_34_22_fu_10660),
    .p_read46(ref_patch_dx_23_35_22_fu_10664),
    .p_read47(ref_patch_dx_23_36_22_fu_10668),
    .p_read48(ref_patch_dx_23_37_22_fu_10672),
    .p_read49(ref_patch_dx_23_38_22_fu_10676),
    .p_read50(ref_patch_dx_23_39_22_fu_10680),
    .p_read51(ref_patch_dx_23_40_22_fu_10684),
    .p_read52(ref_patch_dx_23_41_22_fu_10688),
    .p_read53(ref_patch_dx_23_42_22_fu_10692),
    .p_read54(ref_patch_dx_23_43_22_fu_10696),
    .p_read55(ref_patch_dx_23_44_22_fu_10700),
    .p_read56(ref_patch_dx_23_45_22_fu_10704),
    .p_read57(ref_patch_dx_23_46_22_fu_10708),
    .p_read58(ref_patch_dx_23_47_22_fu_10712),
    .p_read59(ref_patch_dx_23_48_22_fu_10716),
    .p_read60(ref_patch_dx_23_49_22_fu_10720),
    .p_read61(ref_patch_dx_23_50_22_fu_10724),
    .p_read62(ref_patch_dx_23_51_22_fu_10728),
    .p_read63(ref_patch_dx_23_52_22_fu_10732),
    .p_read64(ref_patch_dx_23_53_22_fu_10736),
    .p_read65(ref_patch_dx_23_54_22_fu_10740),
    .p_read66(ref_patch_dx_23_55_22_fu_10744),
    .p_read67(ref_patch_dx_23_56_22_fu_10748),
    .p_read68(ref_patch_dx_23_57_22_fu_10752),
    .p_read69(ref_patch_dx_23_58_22_fu_10756),
    .p_read70(ref_patch_dx_23_59_22_fu_10760),
    .p_read71(ref_patch_dx_23_60_22_fu_10764),
    .p_read72(ref_patch_dx_23_61_22_fu_10768),
    .p_read73(ref_patch_dx_23_62_22_fu_10772),
    .p_read74(ref_patch_dx_23_63_22_fu_10776),
    .p_read75(ref_patch_dy_23_0_21_fu_16668),
    .p_read76(ref_patch_dy_23_1_21_fu_16672),
    .p_read77(ref_patch_dy_23_2_21_fu_16676),
    .p_read78(ref_patch_dy_23_3_21_fu_16680),
    .p_read79(ref_patch_dy_23_4_21_fu_16684),
    .p_read80(ref_patch_dy_23_5_21_fu_16688),
    .p_read81(ref_patch_dy_23_6_21_fu_16692),
    .p_read82(ref_patch_dy_23_7_21_fu_16696),
    .p_read83(ref_patch_dy_23_8_21_fu_16700),
    .p_read84(ref_patch_dy_23_9_21_fu_16704),
    .p_read85(ref_patch_dy_23_10_22_fu_16708),
    .p_read86(ref_patch_dy_23_11_22_fu_16712),
    .p_read87(ref_patch_dy_23_12_22_fu_16716),
    .p_read88(ref_patch_dy_23_13_22_fu_16720),
    .p_read89(ref_patch_dy_23_14_22_fu_16724),
    .p_read90(ref_patch_dy_23_15_22_fu_16728),
    .p_read91(ref_patch_dy_23_16_22_fu_16732),
    .p_read92(ref_patch_dy_23_17_22_fu_16736),
    .p_read93(ref_patch_dy_23_18_22_fu_16740),
    .p_read94(ref_patch_dy_23_19_22_fu_16744),
    .p_read95(ref_patch_dy_23_20_22_fu_16748),
    .p_read96(ref_patch_dy_23_21_22_fu_16752),
    .p_read97(ref_patch_dy_23_22_22_fu_16756),
    .p_read98(ref_patch_dy_23_23_22_fu_16760),
    .p_read99(ref_patch_dy_23_24_22_fu_16764),
    .p_read100(ref_patch_dy_23_25_22_fu_16768),
    .p_read101(ref_patch_dy_23_26_22_fu_16772),
    .p_read102(ref_patch_dy_23_27_22_fu_16776),
    .p_read103(ref_patch_dy_23_28_22_fu_16780),
    .p_read104(ref_patch_dy_23_29_22_fu_16784),
    .p_read105(ref_patch_dy_23_30_22_fu_16788),
    .p_read106(ref_patch_dy_23_31_22_fu_16792),
    .p_read107(ref_patch_dy_23_32_22_fu_16796),
    .p_read108(ref_patch_dy_23_33_22_fu_16800),
    .p_read109(ref_patch_dy_23_34_22_fu_16804),
    .p_read110(ref_patch_dy_23_35_22_fu_16808),
    .p_read111(ref_patch_dy_23_36_22_fu_16812),
    .p_read112(ref_patch_dy_23_37_22_fu_16816),
    .p_read113(ref_patch_dy_23_38_22_fu_16820),
    .p_read114(ref_patch_dy_23_39_22_fu_16824),
    .p_read115(ref_patch_dy_23_40_22_fu_16828),
    .p_read116(ref_patch_dy_23_41_22_fu_16832),
    .p_read117(ref_patch_dy_23_42_22_fu_16836),
    .p_read118(ref_patch_dy_23_43_22_fu_16840),
    .p_read119(ref_patch_dy_23_44_22_fu_16844),
    .p_read120(ref_patch_dy_23_45_22_fu_16848),
    .p_read121(ref_patch_dy_23_46_22_fu_16852),
    .p_read122(ref_patch_dy_23_47_22_fu_16856),
    .p_read123(ref_patch_dy_23_48_22_fu_16860),
    .p_read124(ref_patch_dy_23_49_22_fu_16864),
    .p_read125(ref_patch_dy_23_50_22_fu_16868),
    .p_read126(ref_patch_dy_23_51_22_fu_16872),
    .p_read127(ref_patch_dy_23_52_22_fu_16876),
    .p_read128(ref_patch_dy_23_53_22_fu_16880),
    .p_read129(ref_patch_dy_23_54_22_fu_16884),
    .p_read130(ref_patch_dy_23_55_22_fu_16888),
    .p_read131(ref_patch_dy_23_56_22_fu_16892),
    .p_read132(ref_patch_dy_23_57_22_fu_16896),
    .p_read133(ref_patch_dy_23_58_22_fu_16900),
    .p_read134(ref_patch_dy_23_59_22_fu_16904),
    .p_read135(ref_patch_dy_23_60_22_fu_16908),
    .p_read136(ref_patch_dy_23_61_22_fu_16912),
    .p_read137(ref_patch_dy_23_62_22_fu_16916),
    .p_read138(ref_patch_dy_23_63_22_fu_16920),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_9_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_9_q1),
    .cur_px_estimate_0_read(cur_px_estimate_21_0),
    .cur_px_estimate_1_read(cur_px_estimate_21_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24675_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24675_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24826(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24826_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24826_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24826_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24826_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_22_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_22_q1),
    .p_read(pyr_region_fcoord_22),
    .p_read1(pyr_region_fcoord_22_1),
    .p_read2(H_inv_23_0_22_fu_18228),
    .p_read3(H_inv_23_3_44_fu_18232),
    .p_read4(H_inv_23_6_44_fu_18236),
    .p_read5(H_inv_23_3_45_fu_18240),
    .p_read6(H_inv_23_4_22_fu_18244),
    .p_read7(H_inv_23_7_44_fu_18248),
    .p_read8(H_inv_23_6_45_fu_18252),
    .p_read9(H_inv_23_7_45_fu_18256),
    .p_read10(H_inv_23_8_22_fu_18260),
    .p_read11(ref_patch_dx_23_0_22_fu_10780),
    .p_read12(ref_patch_dx_23_1_22_fu_10784),
    .p_read13(ref_patch_dx_23_2_22_fu_10788),
    .p_read14(ref_patch_dx_23_3_22_fu_10792),
    .p_read15(ref_patch_dx_23_4_22_fu_10796),
    .p_read16(ref_patch_dx_23_5_22_fu_10800),
    .p_read17(ref_patch_dx_23_6_22_fu_10804),
    .p_read18(ref_patch_dx_23_7_22_fu_10808),
    .p_read19(ref_patch_dx_23_8_22_fu_10812),
    .p_read20(ref_patch_dx_23_9_22_fu_10816),
    .p_read21(ref_patch_dx_23_10_23_fu_10820),
    .p_read22(ref_patch_dx_23_11_23_fu_10824),
    .p_read23(ref_patch_dx_23_12_23_fu_10828),
    .p_read24(ref_patch_dx_23_13_23_fu_10832),
    .p_read25(ref_patch_dx_23_14_23_fu_10836),
    .p_read26(ref_patch_dx_23_15_23_fu_10840),
    .p_read27(ref_patch_dx_23_16_23_fu_10844),
    .p_read28(ref_patch_dx_23_17_23_fu_10848),
    .p_read29(ref_patch_dx_23_18_23_fu_10852),
    .p_read30(ref_patch_dx_23_19_23_fu_10856),
    .p_read31(ref_patch_dx_23_20_23_fu_10860),
    .p_read32(ref_patch_dx_23_21_23_fu_10864),
    .p_read33(ref_patch_dx_23_22_23_fu_10868),
    .p_read34(ref_patch_dx_23_23_23_fu_10872),
    .p_read35(ref_patch_dx_23_24_23_fu_10876),
    .p_read36(ref_patch_dx_23_25_23_fu_10880),
    .p_read37(ref_patch_dx_23_26_23_fu_10884),
    .p_read38(ref_patch_dx_23_27_23_fu_10888),
    .p_read39(ref_patch_dx_23_28_23_fu_10892),
    .p_read40(ref_patch_dx_23_29_23_fu_10896),
    .p_read41(ref_patch_dx_23_30_23_fu_10900),
    .p_read42(ref_patch_dx_23_31_23_fu_10904),
    .p_read43(ref_patch_dx_23_32_23_fu_10908),
    .p_read44(ref_patch_dx_23_33_23_fu_10912),
    .p_read45(ref_patch_dx_23_34_23_fu_10916),
    .p_read46(ref_patch_dx_23_35_23_fu_10920),
    .p_read47(ref_patch_dx_23_36_23_fu_10924),
    .p_read48(ref_patch_dx_23_37_23_fu_10928),
    .p_read49(ref_patch_dx_23_38_23_fu_10932),
    .p_read50(ref_patch_dx_23_39_23_fu_10936),
    .p_read51(ref_patch_dx_23_40_23_fu_10940),
    .p_read52(ref_patch_dx_23_41_23_fu_10944),
    .p_read53(ref_patch_dx_23_42_23_fu_10948),
    .p_read54(ref_patch_dx_23_43_23_fu_10952),
    .p_read55(ref_patch_dx_23_44_23_fu_10956),
    .p_read56(ref_patch_dx_23_45_23_fu_10960),
    .p_read57(ref_patch_dx_23_46_23_fu_10964),
    .p_read58(ref_patch_dx_23_47_23_fu_10968),
    .p_read59(ref_patch_dx_23_48_23_fu_10972),
    .p_read60(ref_patch_dx_23_49_23_fu_10976),
    .p_read61(ref_patch_dx_23_50_23_fu_10980),
    .p_read62(ref_patch_dx_23_51_23_fu_10984),
    .p_read63(ref_patch_dx_23_52_23_fu_10988),
    .p_read64(ref_patch_dx_23_53_23_fu_10992),
    .p_read65(ref_patch_dx_23_54_23_fu_10996),
    .p_read66(ref_patch_dx_23_55_23_fu_11000),
    .p_read67(ref_patch_dx_23_56_23_fu_11004),
    .p_read68(ref_patch_dx_23_57_23_fu_11008),
    .p_read69(ref_patch_dx_23_58_23_fu_11012),
    .p_read70(ref_patch_dx_23_59_23_fu_11016),
    .p_read71(ref_patch_dx_23_60_23_fu_11020),
    .p_read72(ref_patch_dx_23_61_23_fu_11024),
    .p_read73(ref_patch_dx_23_62_23_fu_11028),
    .p_read74(ref_patch_dx_23_63_23_fu_11032),
    .p_read75(ref_patch_dy_23_0_22_fu_16924),
    .p_read76(ref_patch_dy_23_1_22_fu_16928),
    .p_read77(ref_patch_dy_23_2_22_fu_16932),
    .p_read78(ref_patch_dy_23_3_22_fu_16936),
    .p_read79(ref_patch_dy_23_4_22_fu_16940),
    .p_read80(ref_patch_dy_23_5_22_fu_16944),
    .p_read81(ref_patch_dy_23_6_22_fu_16948),
    .p_read82(ref_patch_dy_23_7_22_fu_16952),
    .p_read83(ref_patch_dy_23_8_22_fu_16956),
    .p_read84(ref_patch_dy_23_9_22_fu_16960),
    .p_read85(ref_patch_dy_23_10_23_fu_16964),
    .p_read86(ref_patch_dy_23_11_23_fu_16968),
    .p_read87(ref_patch_dy_23_12_23_fu_16972),
    .p_read88(ref_patch_dy_23_13_23_fu_16976),
    .p_read89(ref_patch_dy_23_14_23_fu_16980),
    .p_read90(ref_patch_dy_23_15_23_fu_16984),
    .p_read91(ref_patch_dy_23_16_23_fu_16988),
    .p_read92(ref_patch_dy_23_17_23_fu_16992),
    .p_read93(ref_patch_dy_23_18_23_fu_16996),
    .p_read94(ref_patch_dy_23_19_23_fu_17000),
    .p_read95(ref_patch_dy_23_20_23_fu_17004),
    .p_read96(ref_patch_dy_23_21_23_fu_17008),
    .p_read97(ref_patch_dy_23_22_23_fu_17012),
    .p_read98(ref_patch_dy_23_23_23_fu_17016),
    .p_read99(ref_patch_dy_23_24_23_fu_17020),
    .p_read100(ref_patch_dy_23_25_23_fu_17024),
    .p_read101(ref_patch_dy_23_26_23_fu_17028),
    .p_read102(ref_patch_dy_23_27_23_fu_17032),
    .p_read103(ref_patch_dy_23_28_23_fu_17036),
    .p_read104(ref_patch_dy_23_29_23_fu_17040),
    .p_read105(ref_patch_dy_23_30_23_fu_17044),
    .p_read106(ref_patch_dy_23_31_23_fu_17048),
    .p_read107(ref_patch_dy_23_32_23_fu_17052),
    .p_read108(ref_patch_dy_23_33_23_fu_17056),
    .p_read109(ref_patch_dy_23_34_23_fu_17060),
    .p_read110(ref_patch_dy_23_35_23_fu_17064),
    .p_read111(ref_patch_dy_23_36_23_fu_17068),
    .p_read112(ref_patch_dy_23_37_23_fu_17072),
    .p_read113(ref_patch_dy_23_38_23_fu_17076),
    .p_read114(ref_patch_dy_23_39_23_fu_17080),
    .p_read115(ref_patch_dy_23_40_23_fu_17084),
    .p_read116(ref_patch_dy_23_41_23_fu_17088),
    .p_read117(ref_patch_dy_23_42_23_fu_17092),
    .p_read118(ref_patch_dy_23_43_23_fu_17096),
    .p_read119(ref_patch_dy_23_44_23_fu_17100),
    .p_read120(ref_patch_dy_23_45_23_fu_17104),
    .p_read121(ref_patch_dy_23_46_23_fu_17108),
    .p_read122(ref_patch_dy_23_47_23_fu_17112),
    .p_read123(ref_patch_dy_23_48_23_fu_17116),
    .p_read124(ref_patch_dy_23_49_23_fu_17120),
    .p_read125(ref_patch_dy_23_50_23_fu_17124),
    .p_read126(ref_patch_dy_23_51_23_fu_17128),
    .p_read127(ref_patch_dy_23_52_23_fu_17132),
    .p_read128(ref_patch_dy_23_53_23_fu_17136),
    .p_read129(ref_patch_dy_23_54_23_fu_17140),
    .p_read130(ref_patch_dy_23_55_23_fu_17144),
    .p_read131(ref_patch_dy_23_56_23_fu_17148),
    .p_read132(ref_patch_dy_23_57_23_fu_17152),
    .p_read133(ref_patch_dy_23_58_23_fu_17156),
    .p_read134(ref_patch_dy_23_59_23_fu_17160),
    .p_read135(ref_patch_dy_23_60_23_fu_17164),
    .p_read136(ref_patch_dy_23_61_23_fu_17168),
    .p_read137(ref_patch_dy_23_62_23_fu_17172),
    .p_read138(ref_patch_dy_23_63_23_fu_17176),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_8_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_8_q1),
    .cur_px_estimate_0_read(cur_px_estimate_22_0),
    .cur_px_estimate_1_read(cur_px_estimate_22_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24826_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24826_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_24977(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_24977_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_24977_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_24977_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_24977_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_23_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_23_q1),
    .p_read(pyr_region_fcoord_23),
    .p_read1(pyr_region_fcoord_23_1),
    .p_read2(H_inv_23_0_23_fu_18264),
    .p_read3(H_inv_23_3_46_fu_18268),
    .p_read4(H_inv_23_6_46_fu_18272),
    .p_read5(H_inv_23_3_47_fu_18276),
    .p_read6(H_inv_23_4_23_fu_18280),
    .p_read7(H_inv_23_7_46_fu_18284),
    .p_read8(H_inv_23_6_47_fu_18288),
    .p_read9(H_inv_23_7_47_fu_18292),
    .p_read10(H_inv_23_8_23_fu_18296),
    .p_read11(ref_patch_dx_23_0_23_fu_11036),
    .p_read12(ref_patch_dx_23_1_23_fu_11040),
    .p_read13(ref_patch_dx_23_2_23_fu_11044),
    .p_read14(ref_patch_dx_23_3_23_fu_11048),
    .p_read15(ref_patch_dx_23_4_23_fu_11052),
    .p_read16(ref_patch_dx_23_5_23_fu_11056),
    .p_read17(ref_patch_dx_23_6_23_fu_11060),
    .p_read18(ref_patch_dx_23_7_23_fu_11064),
    .p_read19(ref_patch_dx_23_8_23_fu_11068),
    .p_read20(ref_patch_dx_23_9_23_fu_11072),
    .p_read21(ref_patch_dx_23_10_fu_11076),
    .p_read22(ref_patch_dx_23_11_fu_11080),
    .p_read23(ref_patch_dx_23_12_fu_11084),
    .p_read24(ref_patch_dx_23_13_fu_11088),
    .p_read25(ref_patch_dx_23_14_fu_11092),
    .p_read26(ref_patch_dx_23_15_fu_11096),
    .p_read27(ref_patch_dx_23_16_fu_11100),
    .p_read28(ref_patch_dx_23_17_fu_11104),
    .p_read29(ref_patch_dx_23_18_fu_11108),
    .p_read30(ref_patch_dx_23_19_fu_11112),
    .p_read31(ref_patch_dx_23_20_fu_11116),
    .p_read32(ref_patch_dx_23_21_fu_11120),
    .p_read33(ref_patch_dx_23_22_fu_11124),
    .p_read34(ref_patch_dx_23_23_fu_11128),
    .p_read35(ref_patch_dx_23_24_fu_11132),
    .p_read36(ref_patch_dx_23_25_fu_11136),
    .p_read37(ref_patch_dx_23_26_fu_11140),
    .p_read38(ref_patch_dx_23_27_fu_11144),
    .p_read39(ref_patch_dx_23_28_fu_11148),
    .p_read40(ref_patch_dx_23_29_fu_11152),
    .p_read41(ref_patch_dx_23_30_fu_11156),
    .p_read42(ref_patch_dx_23_31_fu_11160),
    .p_read43(ref_patch_dx_23_32_fu_11164),
    .p_read44(ref_patch_dx_23_33_fu_11168),
    .p_read45(ref_patch_dx_23_34_fu_11172),
    .p_read46(ref_patch_dx_23_35_fu_11176),
    .p_read47(ref_patch_dx_23_36_fu_11180),
    .p_read48(ref_patch_dx_23_37_fu_11184),
    .p_read49(ref_patch_dx_23_38_fu_11188),
    .p_read50(ref_patch_dx_23_39_fu_11192),
    .p_read51(ref_patch_dx_23_40_fu_11196),
    .p_read52(ref_patch_dx_23_41_fu_11200),
    .p_read53(ref_patch_dx_23_42_fu_11204),
    .p_read54(ref_patch_dx_23_43_fu_11208),
    .p_read55(ref_patch_dx_23_44_fu_11212),
    .p_read56(ref_patch_dx_23_45_fu_11216),
    .p_read57(ref_patch_dx_23_46_fu_11220),
    .p_read58(ref_patch_dx_23_47_fu_11224),
    .p_read59(ref_patch_dx_23_48_fu_11228),
    .p_read60(ref_patch_dx_23_49_fu_11232),
    .p_read61(ref_patch_dx_23_50_fu_11236),
    .p_read62(ref_patch_dx_23_51_fu_11240),
    .p_read63(ref_patch_dx_23_52_fu_11244),
    .p_read64(ref_patch_dx_23_53_fu_11248),
    .p_read65(ref_patch_dx_23_54_fu_11252),
    .p_read66(ref_patch_dx_23_55_fu_11256),
    .p_read67(ref_patch_dx_23_56_fu_11260),
    .p_read68(ref_patch_dx_23_57_fu_11264),
    .p_read69(ref_patch_dx_23_58_fu_11268),
    .p_read70(ref_patch_dx_23_59_fu_11272),
    .p_read71(ref_patch_dx_23_60_fu_11276),
    .p_read72(ref_patch_dx_23_61_fu_11280),
    .p_read73(ref_patch_dx_23_62_fu_11284),
    .p_read74(ref_patch_dx_23_63_fu_11288),
    .p_read75(ref_patch_dy_23_0_23_fu_17180),
    .p_read76(ref_patch_dy_23_1_23_fu_17184),
    .p_read77(ref_patch_dy_23_2_23_fu_17188),
    .p_read78(ref_patch_dy_23_3_23_fu_17192),
    .p_read79(ref_patch_dy_23_4_23_fu_17196),
    .p_read80(ref_patch_dy_23_5_23_fu_17200),
    .p_read81(ref_patch_dy_23_6_23_fu_17204),
    .p_read82(ref_patch_dy_23_7_23_fu_17208),
    .p_read83(ref_patch_dy_23_8_23_fu_17212),
    .p_read84(ref_patch_dy_23_9_23_fu_17216),
    .p_read85(ref_patch_dy_23_10_fu_17220),
    .p_read86(ref_patch_dy_23_11_fu_17224),
    .p_read87(ref_patch_dy_23_12_fu_17228),
    .p_read88(ref_patch_dy_23_13_fu_17232),
    .p_read89(ref_patch_dy_23_14_fu_17236),
    .p_read90(ref_patch_dy_23_15_fu_17240),
    .p_read91(ref_patch_dy_23_16_fu_17244),
    .p_read92(ref_patch_dy_23_17_fu_17248),
    .p_read93(ref_patch_dy_23_18_fu_17252),
    .p_read94(ref_patch_dy_23_19_fu_17256),
    .p_read95(ref_patch_dy_23_20_fu_17260),
    .p_read96(ref_patch_dy_23_21_fu_17264),
    .p_read97(ref_patch_dy_23_22_fu_17268),
    .p_read98(ref_patch_dy_23_23_fu_17272),
    .p_read99(ref_patch_dy_23_24_fu_17276),
    .p_read100(ref_patch_dy_23_25_fu_17280),
    .p_read101(ref_patch_dy_23_26_fu_17284),
    .p_read102(ref_patch_dy_23_27_fu_17288),
    .p_read103(ref_patch_dy_23_28_fu_17292),
    .p_read104(ref_patch_dy_23_29_fu_17296),
    .p_read105(ref_patch_dy_23_30_fu_17300),
    .p_read106(ref_patch_dy_23_31_fu_17304),
    .p_read107(ref_patch_dy_23_32_fu_17308),
    .p_read108(ref_patch_dy_23_33_fu_17312),
    .p_read109(ref_patch_dy_23_34_fu_17316),
    .p_read110(ref_patch_dy_23_35_fu_17320),
    .p_read111(ref_patch_dy_23_36_fu_17324),
    .p_read112(ref_patch_dy_23_37_fu_17328),
    .p_read113(ref_patch_dy_23_38_fu_17332),
    .p_read114(ref_patch_dy_23_39_fu_17336),
    .p_read115(ref_patch_dy_23_40_fu_17340),
    .p_read116(ref_patch_dy_23_41_fu_17344),
    .p_read117(ref_patch_dy_23_42_fu_17348),
    .p_read118(ref_patch_dy_23_43_fu_17352),
    .p_read119(ref_patch_dy_23_44_fu_17356),
    .p_read120(ref_patch_dy_23_45_fu_17360),
    .p_read121(ref_patch_dy_23_46_fu_17364),
    .p_read122(ref_patch_dy_23_47_fu_17368),
    .p_read123(ref_patch_dy_23_48_fu_17372),
    .p_read124(ref_patch_dy_23_49_fu_17376),
    .p_read125(ref_patch_dy_23_50_fu_17380),
    .p_read126(ref_patch_dy_23_51_fu_17384),
    .p_read127(ref_patch_dy_23_52_fu_17388),
    .p_read128(ref_patch_dy_23_53_fu_17392),
    .p_read129(ref_patch_dy_23_54_fu_17396),
    .p_read130(ref_patch_dy_23_55_fu_17400),
    .p_read131(ref_patch_dy_23_56_fu_17404),
    .p_read132(ref_patch_dy_23_57_fu_17408),
    .p_read133(ref_patch_dy_23_58_fu_17412),
    .p_read134(ref_patch_dy_23_59_fu_17416),
    .p_read135(ref_patch_dy_23_60_fu_17420),
    .p_read136(ref_patch_dy_23_61_fu_17424),
    .p_read137(ref_patch_dy_23_62_fu_17428),
    .p_read138(ref_patch_dy_23_63_fu_17432),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_7_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_7_q1),
    .cur_px_estimate_0_read(cur_px_estimate_23_0),
    .cur_px_estimate_1_read(cur_px_estimate_23_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_24977_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_24977_ap_return_1)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U199(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25128_p0),
    .din1(grp_fu_25128_p1),
    .ce(1'b1),
    .dout(grp_fu_25128_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U200(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25132_p0),
    .din1(grp_fu_25132_p1),
    .ce(1'b1),
    .dout(grp_fu_25132_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U201(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25136_p0),
    .din1(grp_fu_25136_p1),
    .ce(1'b1),
    .dout(grp_fu_25136_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U202(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25140_p0),
    .din1(grp_fu_25140_p1),
    .ce(1'b1),
    .dout(grp_fu_25140_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U203(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25144_p0),
    .din1(grp_fu_25144_p1),
    .opcode(grp_fu_25144_opcode),
    .ce(1'b1),
    .dout(grp_fu_25144_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U204(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25148_p0),
    .din1(grp_fu_25148_p1),
    .opcode(grp_fu_25148_opcode),
    .ce(1'b1),
    .dout(grp_fu_25148_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U205(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25152_p0),
    .din1(grp_fu_25152_p1),
    .opcode(grp_fu_25152_opcode),
    .ce(1'b1),
    .dout(grp_fu_25152_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U206(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25156_p0),
    .din1(grp_fu_25156_p1),
    .ce(1'b1),
    .dout(grp_fu_25156_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U207(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25160_p0),
    .din1(grp_fu_25160_p1),
    .ce(1'b1),
    .dout(grp_fu_25160_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U208(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25164_p0),
    .din1(grp_fu_25164_p1),
    .ce(1'b1),
    .dout(grp_fu_25164_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U209(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25168_p0),
    .din1(grp_fu_25168_p1),
    .ce(1'b1),
    .dout(grp_fu_25168_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U210(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25172_p0),
    .din1(grp_fu_25172_p1),
    .ce(1'b1),
    .dout(grp_fu_25172_p2)
);

batch_align2D_region_fdiv_32ns_32ns_32_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fdiv_32ns_32ns_32_12_1_U211(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25183_p0),
    .din1(reg_26707),
    .ce(1'b1),
    .dout(grp_fu_25183_p2)
);

batch_align2D_region_sitofp_32s_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32s_32_6_1_U212(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25187_p0),
    .ce(1'b1),
    .dout(grp_fu_25187_p1)
);

batch_align2D_region_sitofp_32s_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32s_32_6_1_U213(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25190_p0),
    .ce(1'b1),
    .dout(grp_fu_25190_p1)
);

batch_align2D_region_sitofp_32s_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32s_32_6_1_U214(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_25193_p0),
    .ce(1'b1),
    .dout(grp_fu_25193_p1)
);

batch_align2D_region_mux_245_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
batch_align2D_region_mux_245_8_1_1_U215(
    .din0(ref_patch_with_borde_23_q0),
    .din1(ref_patch_with_borde_22_q0),
    .din2(ref_patch_with_borde_11_q0),
    .din3(ref_patch_with_borde_6_q0),
    .din4(ref_patch_with_borde_5_q0),
    .din5(ref_patch_with_borde_4_q0),
    .din6(ref_patch_with_borde_3_q0),
    .din7(ref_patch_with_borde_2_q0),
    .din8(ref_patch_with_borde_1_q0),
    .din9(ref_patch_with_borde_q0),
    .din10(ref_patch_with_borde_21_q0),
    .din11(ref_patch_with_borde_20_q0),
    .din12(ref_patch_with_borde_19_q0),
    .din13(ref_patch_with_borde_18_q0),
    .din14(ref_patch_with_borde_17_q0),
    .din15(ref_patch_with_borde_16_q0),
    .din16(ref_patch_with_borde_15_q0),
    .din17(ref_patch_with_borde_14_q0),
    .din18(ref_patch_with_borde_13_q0),
    .din19(ref_patch_with_borde_12_q0),
    .din20(ref_patch_with_borde_10_q0),
    .din21(ref_patch_with_borde_9_q0),
    .din22(ref_patch_with_borde_8_q0),
    .din23(ref_patch_with_borde_7_q0),
    .din24(k_reg_21481),
    .dout(grp_fu_25196_p26)
);

batch_align2D_region_mux_245_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
batch_align2D_region_mux_245_8_1_1_U216(
    .din0(ref_patch_with_borde_23_q1),
    .din1(ref_patch_with_borde_22_q1),
    .din2(ref_patch_with_borde_11_q1),
    .din3(ref_patch_with_borde_6_q1),
    .din4(ref_patch_with_borde_5_q1),
    .din5(ref_patch_with_borde_4_q1),
    .din6(ref_patch_with_borde_3_q1),
    .din7(ref_patch_with_borde_2_q1),
    .din8(ref_patch_with_borde_1_q1),
    .din9(ref_patch_with_borde_q1),
    .din10(ref_patch_with_borde_21_q1),
    .din11(ref_patch_with_borde_20_q1),
    .din12(ref_patch_with_borde_19_q1),
    .din13(ref_patch_with_borde_18_q1),
    .din14(ref_patch_with_borde_17_q1),
    .din15(ref_patch_with_borde_16_q1),
    .din16(ref_patch_with_borde_15_q1),
    .din17(ref_patch_with_borde_14_q1),
    .din18(ref_patch_with_borde_13_q1),
    .din19(ref_patch_with_borde_12_q1),
    .din20(ref_patch_with_borde_10_q1),
    .din21(ref_patch_with_borde_9_q1),
    .din22(ref_patch_with_borde_8_q1),
    .din23(ref_patch_with_borde_7_q1),
    .din24(k_reg_21481),
    .dout(grp_fu_25250_p26)
);

batch_align2D_region_mux_486_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_mux_486_32_1_1_U217(
    .din0(cur_px_estimate_0_0),
    .din1(cur_px_estimate_0_1),
    .din2(cur_px_estimate_1_0),
    .din3(cur_px_estimate_1_1),
    .din4(cur_px_estimate_2_0),
    .din5(cur_px_estimate_2_1),
    .din6(cur_px_estimate_3_0),
    .din7(cur_px_estimate_3_1),
    .din8(cur_px_estimate_4_0),
    .din9(cur_px_estimate_4_1),
    .din10(cur_px_estimate_5_0),
    .din11(cur_px_estimate_5_1),
    .din12(cur_px_estimate_6_0),
    .din13(cur_px_estimate_6_1),
    .din14(cur_px_estimate_7_0),
    .din15(cur_px_estimate_7_1),
    .din16(cur_px_estimate_8_0),
    .din17(cur_px_estimate_8_1),
    .din18(cur_px_estimate_9_0),
    .din19(cur_px_estimate_9_1),
    .din20(cur_px_estimate_10_0),
    .din21(cur_px_estimate_10_1),
    .din22(cur_px_estimate_11_0),
    .din23(cur_px_estimate_11_1),
    .din24(cur_px_estimate_12_0),
    .din25(cur_px_estimate_12_1),
    .din26(cur_px_estimate_13_0),
    .din27(cur_px_estimate_13_1),
    .din28(cur_px_estimate_14_0),
    .din29(cur_px_estimate_14_1),
    .din30(cur_px_estimate_15_0),
    .din31(cur_px_estimate_15_1),
    .din32(cur_px_estimate_16_0),
    .din33(cur_px_estimate_16_1),
    .din34(cur_px_estimate_17_0),
    .din35(cur_px_estimate_17_1),
    .din36(cur_px_estimate_18_0),
    .din37(cur_px_estimate_18_1),
    .din38(cur_px_estimate_19_0),
    .din39(cur_px_estimate_19_1),
    .din40(cur_px_estimate_20_0),
    .din41(cur_px_estimate_20_1),
    .din42(cur_px_estimate_21_0),
    .din43(cur_px_estimate_21_1),
    .din44(cur_px_estimate_22_0),
    .din45(cur_px_estimate_22_1),
    .din46(cur_px_estimate_23_0_2_reg_98044),
    .din47(cur_px_estimate_23_1_2_reg_98050),
    .din48(indvar8_reg_21493),
    .dout(tmp_116_fu_59454_p50)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state28) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state28)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state28);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state38) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state38)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state38);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state42) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state41)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage47) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage47) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage47) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage47) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
            ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
        end else if ((1'b1 == ap_CS_fsm_state41)) begin
            ap_enable_reg_pp4_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_condition_pp5_exit_iter0_state285) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp5_exit_iter0_state285) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
            ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state285);
        end else if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end else if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_patches_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            if ((ap_sig_ioackin_my_patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_patches_ARREADY <= 1'b0;
            end else if ((my_patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_patches_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_pos_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            if ((ap_sig_ioackin_my_pos_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_ARREADY <= 1'b0;
            end else if ((my_pos_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_pos_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state284)) begin
            if ((ap_sig_ioackin_my_pos_AWREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_AWREADY <= 1'b0;
            end else if ((my_pos_AWREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_pos_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_30132)) begin
            if ((1'b0 == ap_block_pp5_stage0_11001)) begin
                ap_reg_ioackin_my_pos_WREADY <= 1'b0;
            end else if (((my_pos_WREADY == 1'b1) & (1'b0 == ap_block_pp5_stage0_01001))) begin
                ap_reg_ioackin_my_pos_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_region_data_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_my_region_data_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_data_ARREADY <= 1'b0;
            end else if ((my_region_data_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_data_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_region_fcoord_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            if ((ap_sig_ioackin_my_region_fcoord_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_fcoord_ARREADY <= 1'b0;
            end else if ((my_region_fcoord_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_fcoord_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_21504_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_21504_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_21504_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_21504_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_21655_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_21655_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_21655_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_21655_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_21806_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_21806_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_21806_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_21806_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_21957_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_21957_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_21957_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_21957_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_22108_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_22108_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_22108_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_22108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_22259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_22259_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_22259_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_22259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_22410_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_22410_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_22410_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_22410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_22561_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_22561_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_22561_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_22561_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_22712_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_22712_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_22712_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_22712_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_22863_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_22863_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_22863_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_22863_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23014_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23014_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23014_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23014_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23165_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23165_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23165_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23165_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23316_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23316_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23316_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23467_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23467_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23467_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23467_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23618_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23618_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23618_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23769_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23769_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23769_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23769_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_23920_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_23920_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_23920_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_23920_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24071_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24071_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24071_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24071_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24222_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24222_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24373_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24373_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24373_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24373_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24524_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24524_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24524_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24524_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24675_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24675_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24675_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24675_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24826_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24826_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24826_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24826_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_24977_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            grp_gauss_newton_optim_r_fu_24977_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_24977_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_24977_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_0_0 <= cur_px_estimate_0_0_1_reg_97814;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_0_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_0_1 <= cur_px_estimate_0_1_1_reg_97819;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_0_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_10_0 <= cur_px_estimate_10_0_2_reg_97914;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd10) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_10_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_10_1 <= cur_px_estimate_10_1_2_reg_97919;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd10) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_10_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_11_0 <= cur_px_estimate_11_0_2_reg_97924;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd11) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_11_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_11_1 <= cur_px_estimate_11_1_2_reg_97929;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd11) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_11_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_12_0 <= cur_px_estimate_12_0_2_reg_97934;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd12) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_12_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_12_1 <= cur_px_estimate_12_1_2_reg_97939;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd12) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_12_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_13_0 <= cur_px_estimate_13_0_2_reg_97944;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd13) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_13_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_13_1 <= cur_px_estimate_13_1_2_reg_97949;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd13) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_13_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_14_0 <= cur_px_estimate_14_0_2_reg_97954;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd14) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_14_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_14_1 <= cur_px_estimate_14_1_2_reg_97959;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd14) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_14_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_15_0 <= cur_px_estimate_15_0_2_reg_97964;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd15) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_15_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_15_1 <= cur_px_estimate_15_1_2_reg_97969;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd15) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_15_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_16_0 <= cur_px_estimate_16_0_2_reg_97974;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd16) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_16_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_16_1 <= cur_px_estimate_16_1_2_reg_97979;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd16) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_16_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_17_0 <= cur_px_estimate_17_0_2_reg_97984;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd17) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_17_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_17_1 <= cur_px_estimate_17_1_2_reg_97989;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd17) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_17_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_18_0 <= cur_px_estimate_18_0_2_reg_97994;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd18) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_18_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_18_1 <= cur_px_estimate_18_1_2_reg_97999;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd18) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_18_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_19_0 <= cur_px_estimate_19_0_2_reg_98004;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd19) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_19_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_19_1 <= cur_px_estimate_19_1_2_reg_98009;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd19) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_19_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_1_0 <= cur_px_estimate_1_0_1_reg_97824;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_1_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_1_1 <= cur_px_estimate_1_1_1_reg_97829;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_1_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_20_0 <= cur_px_estimate_20_0_2_reg_98014;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd20) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_20_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_20_1 <= cur_px_estimate_20_1_2_reg_98019;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd20) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_20_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_21_0 <= cur_px_estimate_21_0_2_reg_98024;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd21) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_21_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_21_1 <= cur_px_estimate_21_1_2_reg_98029;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd21) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_21_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_22_0 <= cur_px_estimate_22_0_2_reg_98034;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd22) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_22_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_22_1 <= cur_px_estimate_22_1_2_reg_98039;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd22) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_22_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_23_0 <= cur_px_estimate_23_0_2_reg_98044;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & ((((((((((p_t2_reg_59707_pp3_iter1_reg == 5'd30) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0)) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd31) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd29) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd28) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd27) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd26) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd25) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd24) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) | ((p_t2_reg_59707_pp3_iter1_reg == 5'd23) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))))) begin
        cur_px_estimate_23_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_23_1 <= cur_px_estimate_23_1_2_reg_98050;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & ((((((((((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd30)) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd31))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd29))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd28))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd27))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd26))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd25))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd24))) | ((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd23))))) begin
        cur_px_estimate_23_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_2_0 <= cur_px_estimate_2_0_1_reg_97834;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_2_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_2_1 <= cur_px_estimate_2_1_1_reg_97839;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_2_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_3_0 <= cur_px_estimate_3_0_1_reg_97844;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_3_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_3_1 <= cur_px_estimate_3_1_1_reg_97849;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_3_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_4_0 <= cur_px_estimate_4_0_1_reg_97854;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_4_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_4_1 <= cur_px_estimate_4_1_1_reg_97859;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_4_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_5_0 <= cur_px_estimate_5_0_1_reg_97864;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_5_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_5_1 <= cur_px_estimate_5_1_1_reg_97869;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_5_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_6_0 <= cur_px_estimate_6_0_1_reg_97874;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_6_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_6_1 <= cur_px_estimate_6_1_1_reg_97879;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_6_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_7_0 <= cur_px_estimate_7_0_1_reg_97884;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_7_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_7_1 <= cur_px_estimate_7_1_1_reg_97889;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_7_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_8_0 <= cur_px_estimate_8_0_1_reg_97894;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_8_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_8_1 <= cur_px_estimate_8_1_1_reg_97899;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_8_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_9_0 <= cur_px_estimate_9_0_1_reg_97904;
    end else if (((p_t2_reg_59707_pp3_iter1_reg == 5'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (tmp_231_reg_59711_pp3_iter1_reg == 1'd0))) begin
        cur_px_estimate_9_0 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        cur_px_estimate_9_1 <= cur_px_estimate_9_1_1_reg_97909;
    end else if (((tmp_231_reg_59711_pp3_iter1_reg == 1'd1) & (p_t2_reg_59707_pp3_iter1_reg == 5'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_9_1 <= my_pos_addr_read_reg_59715;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar1_reg_21425 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_fu_26846_p2 == 1'd0))) begin
        indvar1_reg_21425 <= indvar_next1_fu_26852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar3_reg_21436 <= 12'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_fu_27160_p2 == 1'd0))) begin
        indvar3_reg_21436 <= indvar_next2_fu_27166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        indvar6_reg_21470 <= 6'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond5_fu_27236_p2 == 1'd0))) begin
        indvar6_reg_21470 <= indvar_next3_fu_27242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
        indvar8_reg_21493 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (exitcond6_fu_59442_p2 == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        indvar8_reg_21493 <= indvar_next4_fu_59448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond4_fu_26793_p2 == 1'd0))) begin
        indvar_reg_21414 <= indvar_next_fu_26799_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_reg_21414 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        k_reg_21481 <= k_1_reg_79499;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        k_reg_21481 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        phi_mul_reg_21447 <= 24'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_fu_27160_p2 == 1'd0))) begin
        phi_mul_reg_21447 <= next_mul_fu_27172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        phi_urem_reg_21458 <= 12'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (exitcond3_reg_59647_pp2_iter1_reg == 1'd0))) begin
        phi_urem_reg_21458 <= idx_urem_fu_27228_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd10))) begin
        H_inv_23_0_10_fu_17796 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd11))) begin
        H_inv_23_0_11_fu_17832 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd12))) begin
        H_inv_23_0_12_fu_17868 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd13))) begin
        H_inv_23_0_13_fu_17904 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd14))) begin
        H_inv_23_0_14_fu_17940 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd15))) begin
        H_inv_23_0_15_fu_17976 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd16))) begin
        H_inv_23_0_16_fu_18012 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd17))) begin
        H_inv_23_0_17_fu_18048 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd18))) begin
        H_inv_23_0_18_fu_18084 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd19))) begin
        H_inv_23_0_19_fu_18120 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd1))) begin
        H_inv_23_0_1_fu_17472 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd20))) begin
        H_inv_23_0_20_fu_18156 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd21))) begin
        H_inv_23_0_21_fu_18192 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd22))) begin
        H_inv_23_0_22_fu_18228 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & ((k_reg_21481_pp4_iter4_reg == 5'd23) | ((k_reg_21481_pp4_iter4_reg == 5'd24) | ((k_reg_21481_pp4_iter4_reg == 5'd25) | ((k_reg_21481_pp4_iter4_reg == 5'd26) | ((k_reg_21481_pp4_iter4_reg == 5'd27) | ((k_reg_21481_pp4_iter4_reg == 5'd28) | ((k_reg_21481_pp4_iter4_reg == 5'd29) | ((k_reg_21481_pp4_iter4_reg == 5'd30) | (k_reg_21481_pp4_iter4_reg == 5'd31))))))))))) begin
        H_inv_23_0_23_fu_18264 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd2))) begin
        H_inv_23_0_2_fu_17508 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd3))) begin
        H_inv_23_0_3_fu_17544 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd4))) begin
        H_inv_23_0_4_fu_17580 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd5))) begin
        H_inv_23_0_5_fu_17616 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd6))) begin
        H_inv_23_0_6_fu_17652 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd7))) begin
        H_inv_23_0_7_fu_17688 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd8))) begin
        H_inv_23_0_8_fu_17724 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd9))) begin
        H_inv_23_0_9_fu_17760 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42) & (k_reg_21481_pp4_iter4_reg == 5'd0))) begin
        H_inv_23_0_fu_17436 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd5))) begin
        H_inv_23_3_10_fu_17620 <= grp_fu_25183_p2;
        H_inv_23_3_11_fu_17628 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd6))) begin
        H_inv_23_3_12_fu_17656 <= grp_fu_25183_p2;
        H_inv_23_3_13_fu_17664 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd7))) begin
        H_inv_23_3_14_fu_17692 <= grp_fu_25183_p2;
        H_inv_23_3_15_fu_17700 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd8))) begin
        H_inv_23_3_16_fu_17728 <= grp_fu_25183_p2;
        H_inv_23_3_17_fu_17736 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd9))) begin
        H_inv_23_3_18_fu_17764 <= grp_fu_25183_p2;
        H_inv_23_3_19_fu_17772 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd0))) begin
        H_inv_23_3_1_fu_17448 <= grp_fu_25183_p2;
        H_inv_23_3_fu_17440 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd10))) begin
        H_inv_23_3_20_fu_17800 <= grp_fu_25183_p2;
        H_inv_23_3_21_fu_17808 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd11))) begin
        H_inv_23_3_22_fu_17836 <= grp_fu_25183_p2;
        H_inv_23_3_23_fu_17844 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd12))) begin
        H_inv_23_3_24_fu_17872 <= grp_fu_25183_p2;
        H_inv_23_3_25_fu_17880 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd13))) begin
        H_inv_23_3_26_fu_17908 <= grp_fu_25183_p2;
        H_inv_23_3_27_fu_17916 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd14))) begin
        H_inv_23_3_28_fu_17944 <= grp_fu_25183_p2;
        H_inv_23_3_29_fu_17952 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd1))) begin
        H_inv_23_3_2_fu_17476 <= grp_fu_25183_p2;
        H_inv_23_3_3_fu_17484 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd15))) begin
        H_inv_23_3_30_fu_17980 <= grp_fu_25183_p2;
        H_inv_23_3_31_fu_17988 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd16))) begin
        H_inv_23_3_32_fu_18016 <= grp_fu_25183_p2;
        H_inv_23_3_33_fu_18024 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd17))) begin
        H_inv_23_3_34_fu_18052 <= grp_fu_25183_p2;
        H_inv_23_3_35_fu_18060 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd18))) begin
        H_inv_23_3_36_fu_18088 <= grp_fu_25183_p2;
        H_inv_23_3_37_fu_18096 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd19))) begin
        H_inv_23_3_38_fu_18124 <= grp_fu_25183_p2;
        H_inv_23_3_39_fu_18132 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd20))) begin
        H_inv_23_3_40_fu_18160 <= grp_fu_25183_p2;
        H_inv_23_3_41_fu_18168 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd21))) begin
        H_inv_23_3_42_fu_18196 <= grp_fu_25183_p2;
        H_inv_23_3_43_fu_18204 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd22))) begin
        H_inv_23_3_44_fu_18232 <= grp_fu_25183_p2;
        H_inv_23_3_45_fu_18240 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & ((k_reg_21481_pp4_iter4_reg == 5'd23) | ((k_reg_21481_pp4_iter4_reg == 5'd24) | ((k_reg_21481_pp4_iter4_reg == 5'd25) | ((k_reg_21481_pp4_iter4_reg == 5'd26) | ((k_reg_21481_pp4_iter4_reg == 5'd27) | ((k_reg_21481_pp4_iter4_reg == 5'd28) | ((k_reg_21481_pp4_iter4_reg == 5'd29) | ((k_reg_21481_pp4_iter4_reg == 5'd30) | (k_reg_21481_pp4_iter4_reg == 5'd31))))))))))) begin
        H_inv_23_3_46_fu_18268 <= grp_fu_25183_p2;
        H_inv_23_3_47_fu_18276 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd2))) begin
        H_inv_23_3_4_fu_17512 <= grp_fu_25183_p2;
        H_inv_23_3_5_fu_17520 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd3))) begin
        H_inv_23_3_6_fu_17548 <= grp_fu_25183_p2;
        H_inv_23_3_7_fu_17556 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43) & (k_reg_21481_pp4_iter4_reg == 5'd4))) begin
        H_inv_23_3_8_fu_17584 <= grp_fu_25183_p2;
        H_inv_23_3_9_fu_17592 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd10))) begin
        H_inv_23_4_10_fu_17812 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd11))) begin
        H_inv_23_4_11_fu_17848 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd12))) begin
        H_inv_23_4_12_fu_17884 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd13))) begin
        H_inv_23_4_13_fu_17920 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd14))) begin
        H_inv_23_4_14_fu_17956 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd15))) begin
        H_inv_23_4_15_fu_17992 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd16))) begin
        H_inv_23_4_16_fu_18028 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd17))) begin
        H_inv_23_4_17_fu_18064 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd18))) begin
        H_inv_23_4_18_fu_18100 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd19))) begin
        H_inv_23_4_19_fu_18136 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd1))) begin
        H_inv_23_4_1_fu_17488 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd20))) begin
        H_inv_23_4_20_fu_18172 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd21))) begin
        H_inv_23_4_21_fu_18208 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd22))) begin
        H_inv_23_4_22_fu_18244 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & ((k_reg_21481_pp4_iter4_reg == 5'd23) | ((k_reg_21481_pp4_iter4_reg == 5'd24) | ((k_reg_21481_pp4_iter4_reg == 5'd25) | ((k_reg_21481_pp4_iter4_reg == 5'd26) | ((k_reg_21481_pp4_iter4_reg == 5'd27) | ((k_reg_21481_pp4_iter4_reg == 5'd28) | ((k_reg_21481_pp4_iter4_reg == 5'd29) | ((k_reg_21481_pp4_iter4_reg == 5'd30) | (k_reg_21481_pp4_iter4_reg == 5'd31))))))))))) begin
        H_inv_23_4_23_fu_18280 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd2))) begin
        H_inv_23_4_2_fu_17524 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd3))) begin
        H_inv_23_4_3_fu_17560 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd4))) begin
        H_inv_23_4_4_fu_17596 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd5))) begin
        H_inv_23_4_5_fu_17632 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd6))) begin
        H_inv_23_4_6_fu_17668 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd7))) begin
        H_inv_23_4_7_fu_17704 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd8))) begin
        H_inv_23_4_8_fu_17740 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd9))) begin
        H_inv_23_4_9_fu_17776 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45) & (k_reg_21481_pp4_iter4_reg == 5'd0))) begin
        H_inv_23_4_fu_17452 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd5))) begin
        H_inv_23_6_10_fu_17624 <= grp_fu_25183_p2;
        H_inv_23_6_11_fu_17640 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd6))) begin
        H_inv_23_6_12_fu_17660 <= grp_fu_25183_p2;
        H_inv_23_6_13_fu_17676 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd7))) begin
        H_inv_23_6_14_fu_17696 <= grp_fu_25183_p2;
        H_inv_23_6_15_fu_17712 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd8))) begin
        H_inv_23_6_16_fu_17732 <= grp_fu_25183_p2;
        H_inv_23_6_17_fu_17748 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd9))) begin
        H_inv_23_6_18_fu_17768 <= grp_fu_25183_p2;
        H_inv_23_6_19_fu_17784 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd0))) begin
        H_inv_23_6_1_fu_17460 <= grp_fu_25183_p2;
        H_inv_23_6_fu_17444 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd10))) begin
        H_inv_23_6_20_fu_17804 <= grp_fu_25183_p2;
        H_inv_23_6_21_fu_17820 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd11))) begin
        H_inv_23_6_22_fu_17840 <= grp_fu_25183_p2;
        H_inv_23_6_23_fu_17856 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd12))) begin
        H_inv_23_6_24_fu_17876 <= grp_fu_25183_p2;
        H_inv_23_6_25_fu_17892 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd13))) begin
        H_inv_23_6_26_fu_17912 <= grp_fu_25183_p2;
        H_inv_23_6_27_fu_17928 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd14))) begin
        H_inv_23_6_28_fu_17948 <= grp_fu_25183_p2;
        H_inv_23_6_29_fu_17964 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd1))) begin
        H_inv_23_6_2_fu_17480 <= grp_fu_25183_p2;
        H_inv_23_6_3_fu_17496 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd15))) begin
        H_inv_23_6_30_fu_17984 <= grp_fu_25183_p2;
        H_inv_23_6_31_fu_18000 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd16))) begin
        H_inv_23_6_32_fu_18020 <= grp_fu_25183_p2;
        H_inv_23_6_33_fu_18036 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd17))) begin
        H_inv_23_6_34_fu_18056 <= grp_fu_25183_p2;
        H_inv_23_6_35_fu_18072 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd18))) begin
        H_inv_23_6_36_fu_18092 <= grp_fu_25183_p2;
        H_inv_23_6_37_fu_18108 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd19))) begin
        H_inv_23_6_38_fu_18128 <= grp_fu_25183_p2;
        H_inv_23_6_39_fu_18144 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd20))) begin
        H_inv_23_6_40_fu_18164 <= grp_fu_25183_p2;
        H_inv_23_6_41_fu_18180 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd21))) begin
        H_inv_23_6_42_fu_18200 <= grp_fu_25183_p2;
        H_inv_23_6_43_fu_18216 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd22))) begin
        H_inv_23_6_44_fu_18236 <= grp_fu_25183_p2;
        H_inv_23_6_45_fu_18252 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & ((k_reg_21481_pp4_iter4_reg == 5'd23) | ((k_reg_21481_pp4_iter4_reg == 5'd24) | ((k_reg_21481_pp4_iter4_reg == 5'd25) | ((k_reg_21481_pp4_iter4_reg == 5'd26) | ((k_reg_21481_pp4_iter4_reg == 5'd27) | ((k_reg_21481_pp4_iter4_reg == 5'd28) | ((k_reg_21481_pp4_iter4_reg == 5'd29) | ((k_reg_21481_pp4_iter4_reg == 5'd30) | (k_reg_21481_pp4_iter4_reg == 5'd31))))))))))) begin
        H_inv_23_6_46_fu_18272 <= grp_fu_25183_p2;
        H_inv_23_6_47_fu_18288 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd2))) begin
        H_inv_23_6_4_fu_17516 <= grp_fu_25183_p2;
        H_inv_23_6_5_fu_17532 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd3))) begin
        H_inv_23_6_6_fu_17552 <= grp_fu_25183_p2;
        H_inv_23_6_7_fu_17568 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (k_reg_21481_pp4_iter4_reg == 5'd4))) begin
        H_inv_23_6_8_fu_17588 <= grp_fu_25183_p2;
        H_inv_23_6_9_fu_17604 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd5))) begin
        H_inv_23_7_10_fu_17636 <= grp_fu_25183_p2;
        H_inv_23_7_11_fu_17644 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd6))) begin
        H_inv_23_7_12_fu_17672 <= grp_fu_25183_p2;
        H_inv_23_7_13_fu_17680 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd7))) begin
        H_inv_23_7_14_fu_17708 <= grp_fu_25183_p2;
        H_inv_23_7_15_fu_17716 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd8))) begin
        H_inv_23_7_16_fu_17744 <= grp_fu_25183_p2;
        H_inv_23_7_17_fu_17752 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd9))) begin
        H_inv_23_7_18_fu_17780 <= grp_fu_25183_p2;
        H_inv_23_7_19_fu_17788 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd0))) begin
        H_inv_23_7_1_fu_17464 <= grp_fu_25183_p2;
        H_inv_23_7_fu_17456 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd10))) begin
        H_inv_23_7_20_fu_17816 <= grp_fu_25183_p2;
        H_inv_23_7_21_fu_17824 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd11))) begin
        H_inv_23_7_22_fu_17852 <= grp_fu_25183_p2;
        H_inv_23_7_23_fu_17860 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd12))) begin
        H_inv_23_7_24_fu_17888 <= grp_fu_25183_p2;
        H_inv_23_7_25_fu_17896 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd13))) begin
        H_inv_23_7_26_fu_17924 <= grp_fu_25183_p2;
        H_inv_23_7_27_fu_17932 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd14))) begin
        H_inv_23_7_28_fu_17960 <= grp_fu_25183_p2;
        H_inv_23_7_29_fu_17968 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd1))) begin
        H_inv_23_7_2_fu_17492 <= grp_fu_25183_p2;
        H_inv_23_7_3_fu_17500 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd15))) begin
        H_inv_23_7_30_fu_17996 <= grp_fu_25183_p2;
        H_inv_23_7_31_fu_18004 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd16))) begin
        H_inv_23_7_32_fu_18032 <= grp_fu_25183_p2;
        H_inv_23_7_33_fu_18040 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd17))) begin
        H_inv_23_7_34_fu_18068 <= grp_fu_25183_p2;
        H_inv_23_7_35_fu_18076 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd18))) begin
        H_inv_23_7_36_fu_18104 <= grp_fu_25183_p2;
        H_inv_23_7_37_fu_18112 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd19))) begin
        H_inv_23_7_38_fu_18140 <= grp_fu_25183_p2;
        H_inv_23_7_39_fu_18148 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd20))) begin
        H_inv_23_7_40_fu_18176 <= grp_fu_25183_p2;
        H_inv_23_7_41_fu_18184 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd21))) begin
        H_inv_23_7_42_fu_18212 <= grp_fu_25183_p2;
        H_inv_23_7_43_fu_18220 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd22))) begin
        H_inv_23_7_44_fu_18248 <= grp_fu_25183_p2;
        H_inv_23_7_45_fu_18256 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & ((k_reg_21481_pp4_iter4_reg == 5'd23) | ((k_reg_21481_pp4_iter4_reg == 5'd24) | ((k_reg_21481_pp4_iter4_reg == 5'd25) | ((k_reg_21481_pp4_iter4_reg == 5'd26) | ((k_reg_21481_pp4_iter4_reg == 5'd27) | ((k_reg_21481_pp4_iter4_reg == 5'd28) | ((k_reg_21481_pp4_iter4_reg == 5'd29) | ((k_reg_21481_pp4_iter4_reg == 5'd30) | (k_reg_21481_pp4_iter4_reg == 5'd31))))))))))) begin
        H_inv_23_7_46_fu_18284 <= grp_fu_25183_p2;
        H_inv_23_7_47_fu_18292 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd2))) begin
        H_inv_23_7_4_fu_17528 <= grp_fu_25183_p2;
        H_inv_23_7_5_fu_17536 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd3))) begin
        H_inv_23_7_6_fu_17564 <= grp_fu_25183_p2;
        H_inv_23_7_7_fu_17572 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (k_reg_21481_pp4_iter4_reg == 5'd4))) begin
        H_inv_23_7_8_fu_17600 <= grp_fu_25183_p2;
        H_inv_23_7_9_fu_17608 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd10))) begin
        H_inv_23_8_10_fu_17828 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd11))) begin
        H_inv_23_8_11_fu_17864 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd12))) begin
        H_inv_23_8_12_fu_17900 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd13))) begin
        H_inv_23_8_13_fu_17936 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd14))) begin
        H_inv_23_8_14_fu_17972 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd15))) begin
        H_inv_23_8_15_fu_18008 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd16))) begin
        H_inv_23_8_16_fu_18044 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd17))) begin
        H_inv_23_8_17_fu_18080 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd18))) begin
        H_inv_23_8_18_fu_18116 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd19))) begin
        H_inv_23_8_19_fu_18152 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd1))) begin
        H_inv_23_8_1_fu_17504 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd20))) begin
        H_inv_23_8_20_fu_18188 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd21))) begin
        H_inv_23_8_21_fu_18224 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd22))) begin
        H_inv_23_8_22_fu_18260 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & ((k_reg_21481_pp4_iter4_reg == 5'd23) | ((k_reg_21481_pp4_iter4_reg == 5'd24) | ((k_reg_21481_pp4_iter4_reg == 5'd25) | ((k_reg_21481_pp4_iter4_reg == 5'd26) | ((k_reg_21481_pp4_iter4_reg == 5'd27) | ((k_reg_21481_pp4_iter4_reg == 5'd28) | ((k_reg_21481_pp4_iter4_reg == 5'd29) | ((k_reg_21481_pp4_iter4_reg == 5'd30) | (k_reg_21481_pp4_iter4_reg == 5'd31))))))))))) begin
        H_inv_23_8_23_fu_18296 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd2))) begin
        H_inv_23_8_2_fu_17540 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd3))) begin
        H_inv_23_8_3_fu_17576 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd4))) begin
        H_inv_23_8_4_fu_17612 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd5))) begin
        H_inv_23_8_5_fu_17648 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd6))) begin
        H_inv_23_8_6_fu_17684 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd7))) begin
        H_inv_23_8_7_fu_17720 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd8))) begin
        H_inv_23_8_8_fu_17756 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd9))) begin
        H_inv_23_8_9_fu_17792 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (k_reg_21481_pp4_iter4_reg == 5'd0))) begin
        H_inv_23_8_fu_17468 <= grp_fu_25183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state283) & (1'b0 == ap_block_state283_on_subcall_done))) begin
        cur_px_estimate_0_0_1_reg_97814 <= grp_gauss_newton_optim_r_fu_21504_ap_return_0;
        cur_px_estimate_0_1_1_reg_97819 <= grp_gauss_newton_optim_r_fu_21504_ap_return_1;
        cur_px_estimate_10_0_2_reg_97914 <= grp_gauss_newton_optim_r_fu_23014_ap_return_0;
        cur_px_estimate_10_1_2_reg_97919 <= grp_gauss_newton_optim_r_fu_23014_ap_return_1;
        cur_px_estimate_11_0_2_reg_97924 <= grp_gauss_newton_optim_r_fu_23165_ap_return_0;
        cur_px_estimate_11_1_2_reg_97929 <= grp_gauss_newton_optim_r_fu_23165_ap_return_1;
        cur_px_estimate_12_0_2_reg_97934 <= grp_gauss_newton_optim_r_fu_23316_ap_return_0;
        cur_px_estimate_12_1_2_reg_97939 <= grp_gauss_newton_optim_r_fu_23316_ap_return_1;
        cur_px_estimate_13_0_2_reg_97944 <= grp_gauss_newton_optim_r_fu_23467_ap_return_0;
        cur_px_estimate_13_1_2_reg_97949 <= grp_gauss_newton_optim_r_fu_23467_ap_return_1;
        cur_px_estimate_14_0_2_reg_97954 <= grp_gauss_newton_optim_r_fu_23618_ap_return_0;
        cur_px_estimate_14_1_2_reg_97959 <= grp_gauss_newton_optim_r_fu_23618_ap_return_1;
        cur_px_estimate_15_0_2_reg_97964 <= grp_gauss_newton_optim_r_fu_23769_ap_return_0;
        cur_px_estimate_15_1_2_reg_97969 <= grp_gauss_newton_optim_r_fu_23769_ap_return_1;
        cur_px_estimate_16_0_2_reg_97974 <= grp_gauss_newton_optim_r_fu_23920_ap_return_0;
        cur_px_estimate_16_1_2_reg_97979 <= grp_gauss_newton_optim_r_fu_23920_ap_return_1;
        cur_px_estimate_17_0_2_reg_97984 <= grp_gauss_newton_optim_r_fu_24071_ap_return_0;
        cur_px_estimate_17_1_2_reg_97989 <= grp_gauss_newton_optim_r_fu_24071_ap_return_1;
        cur_px_estimate_18_0_2_reg_97994 <= grp_gauss_newton_optim_r_fu_24222_ap_return_0;
        cur_px_estimate_18_1_2_reg_97999 <= grp_gauss_newton_optim_r_fu_24222_ap_return_1;
        cur_px_estimate_19_0_2_reg_98004 <= grp_gauss_newton_optim_r_fu_24373_ap_return_0;
        cur_px_estimate_19_1_2_reg_98009 <= grp_gauss_newton_optim_r_fu_24373_ap_return_1;
        cur_px_estimate_1_0_1_reg_97824 <= grp_gauss_newton_optim_r_fu_21655_ap_return_0;
        cur_px_estimate_1_1_1_reg_97829 <= grp_gauss_newton_optim_r_fu_21655_ap_return_1;
        cur_px_estimate_20_0_2_reg_98014 <= grp_gauss_newton_optim_r_fu_24524_ap_return_0;
        cur_px_estimate_20_1_2_reg_98019 <= grp_gauss_newton_optim_r_fu_24524_ap_return_1;
        cur_px_estimate_21_0_2_reg_98024 <= grp_gauss_newton_optim_r_fu_24675_ap_return_0;
        cur_px_estimate_21_1_2_reg_98029 <= grp_gauss_newton_optim_r_fu_24675_ap_return_1;
        cur_px_estimate_22_0_2_reg_98034 <= grp_gauss_newton_optim_r_fu_24826_ap_return_0;
        cur_px_estimate_22_1_2_reg_98039 <= grp_gauss_newton_optim_r_fu_24826_ap_return_1;
        cur_px_estimate_23_0_2_reg_98044 <= grp_gauss_newton_optim_r_fu_24977_ap_return_0;
        cur_px_estimate_23_1_2_reg_98050 <= grp_gauss_newton_optim_r_fu_24977_ap_return_1;
        cur_px_estimate_2_0_1_reg_97834 <= grp_gauss_newton_optim_r_fu_21806_ap_return_0;
        cur_px_estimate_2_1_1_reg_97839 <= grp_gauss_newton_optim_r_fu_21806_ap_return_1;
        cur_px_estimate_3_0_1_reg_97844 <= grp_gauss_newton_optim_r_fu_21957_ap_return_0;
        cur_px_estimate_3_1_1_reg_97849 <= grp_gauss_newton_optim_r_fu_21957_ap_return_1;
        cur_px_estimate_4_0_1_reg_97854 <= grp_gauss_newton_optim_r_fu_22108_ap_return_0;
        cur_px_estimate_4_1_1_reg_97859 <= grp_gauss_newton_optim_r_fu_22108_ap_return_1;
        cur_px_estimate_5_0_1_reg_97864 <= grp_gauss_newton_optim_r_fu_22259_ap_return_0;
        cur_px_estimate_5_1_1_reg_97869 <= grp_gauss_newton_optim_r_fu_22259_ap_return_1;
        cur_px_estimate_6_0_1_reg_97874 <= grp_gauss_newton_optim_r_fu_22410_ap_return_0;
        cur_px_estimate_6_1_1_reg_97879 <= grp_gauss_newton_optim_r_fu_22410_ap_return_1;
        cur_px_estimate_7_0_1_reg_97884 <= grp_gauss_newton_optim_r_fu_22561_ap_return_0;
        cur_px_estimate_7_1_1_reg_97889 <= grp_gauss_newton_optim_r_fu_22561_ap_return_1;
        cur_px_estimate_8_0_1_reg_97894 <= grp_gauss_newton_optim_r_fu_22712_ap_return_0;
        cur_px_estimate_8_1_1_reg_97899 <= grp_gauss_newton_optim_r_fu_22712_ap_return_1;
        cur_px_estimate_9_0_1_reg_97904 <= grp_gauss_newton_optim_r_fu_22863_ap_return_0;
        cur_px_estimate_9_1_1_reg_97909 <= grp_gauss_newton_optim_r_fu_22863_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_fu_27160_p2 == 1'd0))) begin
        div_t_reg_59661 <= {{phi_mul_reg_21447[23:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        div_t_reg_59661_pp2_iter1_reg <= div_t_reg_59661;
        exitcond3_reg_59647 <= exitcond3_fu_27160_p2;
        exitcond3_reg_59647_pp2_iter1_reg <= exitcond3_reg_59647;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        exitcond1_reg_79495 <= exitcond1_fu_27502_p2;
        k_reg_21481_pp4_iter1_reg <= k_reg_21481;
        k_reg_21481_pp4_iter2_reg <= k_reg_21481_pp4_iter1_reg;
        k_reg_21481_pp4_iter3_reg <= k_reg_21481_pp4_iter2_reg;
        k_reg_21481_pp4_iter4_reg <= k_reg_21481_pp4_iter3_reg;
        tmp_190_62_reg_80613 <= tmp_190_62_fu_42063_p2;
        tmp_201_62_reg_80618 <= tmp_201_62_fu_42072_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        exitcond6_reg_98056 <= exitcond6_fu_59442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        k_1_reg_79499 <= k_1_fu_27508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_cur_px_estimate_p_reg_59554 <= {{my_cur_px_estimate_ptr[31:2]}};
        my_patches_addr_reg_59559 <= tmp_s_fu_26754_p1;
        my_region_data_addr_reg_59571 <= tmp_158_fu_26774_p1;
        my_region_fcoord_add_reg_59565 <= tmp_157_fu_26764_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_reg_59647 == 1'd0))) begin
        my_patches_addr_read_reg_59665 <= my_patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        my_pos_addr_read_reg_59715 <= my_pos_RDATA;
        p_t2_reg_59707_pp3_iter1_reg <= p_t2_reg_59707;
        tmp_231_reg_59711_pp3_iter1_reg <= tmp_231_reg_59711;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        my_pos_addr_reg_59577[29 : 0] <= tmp_fu_26784_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        my_region_data_addr_1_reg_59602 <= my_region_data_RDATA;
        p_t_reg_59598_pp0_iter1_reg <= p_t_reg_59598;
        tmp_159_reg_59593_pp0_iter1_reg <= tmp_159_reg_59593;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_fu_26846_p2 == 1'd0))) begin
        p_t1_reg_59639 <= {{indvar1_reg_21425[5:1]}};
        tmp_230_reg_59643 <= tmp_230_fu_26868_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond5_fu_27236_p2 == 1'd0))) begin
        p_t2_reg_59707 <= {{indvar6_reg_21470[5:1]}};
        tmp_231_reg_59711 <= tmp_231_fu_27258_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond4_fu_26793_p2 == 1'd0))) begin
        p_t_reg_59598 <= {{indvar_reg_21414[16:12]}};
        tmp_159_reg_59593 <= tmp_159_fu_26805_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_0_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_0_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_10 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_10_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_11 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_11_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_12 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_12_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_13 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_13_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_14 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_14_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_15 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_15_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_16 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_16_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_17 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_17_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_18 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_18_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_19 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_19_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_1_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_1_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_20 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_20_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_21 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_21_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_22 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_22_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((((((((((p_t1_reg_59639 == 5'd30) & (tmp_230_reg_59643 == 1'd0)) | ((p_t1_reg_59639 == 5'd31) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd29) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd28) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd27) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd26) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd25) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd24) & (tmp_230_reg_59643 == 1'd0))) | ((p_t1_reg_59639 == 5'd23) & (tmp_230_reg_59643 == 1'd0))))) begin
        pyr_region_fcoord_23 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((((((((((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd30)) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd31))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd29))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd28))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd27))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd26))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd25))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd24))) | ((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd23))))) begin
        pyr_region_fcoord_23_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_2_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_2_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_3_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_3_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_4_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_4_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_5_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_5_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_6_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_6_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_7_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_7_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_8_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_8_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_230_reg_59643 == 1'd1) & (p_t1_reg_59639 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_9_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((p_t1_reg_59639 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_230_reg_59643 == 1'd0))) begin
        pyr_region_fcoord_9_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_0_27_reg_80102 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_0_35_reg_80260 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_10_fu_7708 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_11_fu_7964 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_12_fu_8220 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_13_fu_8476 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_14_fu_8732 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_15_fu_8988 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_16_fu_9244 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_17_fu_9500 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_18_fu_9756 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_19_fu_10012 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_1_fu_5404 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_20_fu_10268 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_21_fu_10524 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_22_fu_10780 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_0_23_fu_11036 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_2_fu_5660 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_3_fu_5916 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_4_fu_6172 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_5_fu_6428 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_6_fu_6684 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_7_fu_6940 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_8_fu_7196 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_9_fu_7452 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_0_fu_5148 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_10_fu_7492 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_9_fu_13608 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_11_fu_7748 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_10_fu_13864 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_12_fu_8004 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_11_fu_14120 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_13_fu_8260 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_12_fu_14376 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_14_fu_8516 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_13_fu_14632 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_15_fu_8772 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_14_fu_14888 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_16_fu_9028 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_15_fu_15144 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_17_fu_9284 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_16_fu_15400 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_18_fu_9540 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_17_fu_15656 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_19_fu_9796 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_18_fu_15912 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_1_fu_5188 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_fu_11304 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_20_fu_10052 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_19_fu_16168 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_21_fu_10308 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_20_fu_16424 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_22_fu_10564 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_21_fu_16680 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_23_fu_10820 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_22_fu_16936 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_2_fu_5444 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_1_fu_11560 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_3_fu_5700 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_2_fu_11816 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_4_fu_5956 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_3_fu_12072 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_5_fu_6212 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_4_fu_12328 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_6_fu_6468 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_5_fu_12584 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_7_fu_6724 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_6_fu_12840 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_8_fu_6980 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_7_fu_13096 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_10_9_fu_7236 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_8_fu_13352 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_10_fu_11076 <= grp_fu_25190_p1;
        ref_patch_dy_23_3_23_fu_17192 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_10_fu_7496 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_9_fu_7468 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_11_fu_7752 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_10_fu_7724 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_12_fu_8008 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_11_fu_7980 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_13_fu_8264 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_12_fu_8236 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_14_fu_8520 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_13_fu_8492 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_15_fu_8776 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_14_fu_8748 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_16_fu_9032 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_15_fu_9004 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_17_fu_9288 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_16_fu_9260 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_18_fu_9544 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_17_fu_9516 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_19_fu_9800 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_18_fu_9772 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_1_fu_5192 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_fu_5164 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_20_fu_10056 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_19_fu_10028 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_21_fu_10312 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_20_fu_10284 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_22_fu_10568 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_21_fu_10540 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_23_fu_10824 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_22_fu_10796 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_2_fu_5448 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_1_fu_5420 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_3_fu_5704 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_2_fu_5676 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_4_fu_5960 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_3_fu_5932 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_5_fu_6216 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_4_fu_6188 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_6_fu_6472 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_5_fu_6444 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_7_fu_6728 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_6_fu_6700 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_8_fu_6984 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_7_fu_6956 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_11_9_fu_7240 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_8_fu_7212 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_11_fu_11080 <= grp_fu_25190_p1;
        ref_patch_dx_23_4_23_fu_11052 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_10_fu_7500 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_9_fu_13616 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_11_fu_7756 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_10_fu_13872 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_12_fu_8012 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_11_fu_14128 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_13_fu_8268 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_12_fu_14384 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_14_fu_8524 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_13_fu_14640 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_15_fu_8780 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_14_fu_14896 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_16_fu_9036 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_15_fu_15152 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_17_fu_9292 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_16_fu_15408 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_18_fu_9548 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_17_fu_15664 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_19_fu_9804 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_18_fu_15920 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_1_fu_5196 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_fu_11312 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_20_fu_10060 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_19_fu_16176 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_21_fu_10316 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_20_fu_16432 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_22_fu_10572 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_21_fu_16688 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_23_fu_10828 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_22_fu_16944 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_2_fu_5452 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_1_fu_11568 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_3_fu_5708 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_2_fu_11824 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_4_fu_5964 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_3_fu_12080 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_5_fu_6220 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_4_fu_12336 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_6_fu_6476 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_5_fu_12592 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_7_fu_6732 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_6_fu_12848 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_8_fu_6988 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_7_fu_13104 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_12_9_fu_7244 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_8_fu_13360 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_12_fu_11084 <= grp_fu_25190_p1;
        ref_patch_dy_23_5_23_fu_17200 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_10_fu_7504 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_9_fu_7476 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_11_fu_7760 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_10_fu_7732 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_12_fu_8016 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_11_fu_7988 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_13_fu_8272 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_12_fu_8244 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_14_fu_8528 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_13_fu_8500 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_15_fu_8784 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_14_fu_8756 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_16_fu_9040 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_15_fu_9012 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_17_fu_9296 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_16_fu_9268 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_18_fu_9552 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_17_fu_9524 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_19_fu_9808 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_18_fu_9780 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_1_fu_5200 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_fu_5172 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_20_fu_10064 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_19_fu_10036 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_21_fu_10320 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_20_fu_10292 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_22_fu_10576 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_21_fu_10548 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_23_fu_10832 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_22_fu_10804 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_2_fu_5456 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_1_fu_5428 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_3_fu_5712 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_2_fu_5684 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_4_fu_5968 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_3_fu_5940 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_5_fu_6224 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_4_fu_6196 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_6_fu_6480 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_5_fu_6452 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_7_fu_6736 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_6_fu_6708 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_8_fu_6992 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_7_fu_6964 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_13_9_fu_7248 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_8_fu_7220 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_13_fu_11088 <= grp_fu_25190_p1;
        ref_patch_dx_23_6_23_fu_11060 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_10_fu_7508 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_9_fu_13624 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_11_fu_7764 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_10_fu_13880 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_12_fu_8020 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_11_fu_14136 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_13_fu_8276 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_12_fu_14392 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_14_fu_8532 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_13_fu_14648 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_15_fu_8788 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_14_fu_14904 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_16_fu_9044 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_15_fu_15160 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_17_fu_9300 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_16_fu_15416 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_18_fu_9556 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_17_fu_15672 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_19_fu_9812 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_18_fu_15928 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_1_fu_5204 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_fu_11320 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_20_fu_10068 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_19_fu_16184 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_21_fu_10324 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_20_fu_16440 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_22_fu_10580 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_21_fu_16696 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_23_fu_10836 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_22_fu_16952 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_2_fu_5460 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_1_fu_11576 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_3_fu_5716 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_2_fu_11832 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_4_fu_5972 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_3_fu_12088 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_5_fu_6228 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_4_fu_12344 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_6_fu_6484 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_5_fu_12600 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_7_fu_6740 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_6_fu_12856 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_8_fu_6996 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_7_fu_13112 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_14_9_fu_7252 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_8_fu_13368 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_14_fu_11092 <= grp_fu_25190_p1;
        ref_patch_dy_23_7_23_fu_17208 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_10_fu_7512 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_10_fu_7532 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_10_fu_13656 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_11_fu_7768 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_11_fu_7788 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_11_fu_13912 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_12_fu_8024 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_12_fu_8044 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_12_fu_14168 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_13_fu_8280 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_13_fu_8300 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_13_fu_14424 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_14_fu_8536 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_14_fu_8556 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_14_fu_14680 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_15_fu_8792 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_15_fu_8812 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_15_fu_14936 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_16_fu_9048 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_16_fu_9068 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_16_fu_15192 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_17_fu_9304 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_17_fu_9324 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_17_fu_15448 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_18_fu_9560 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_18_fu_9580 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_18_fu_15704 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_19_fu_9816 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_19_fu_9836 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_19_fu_15960 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_1_fu_5208 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_1_fu_5228 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_1_fu_11352 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_20_fu_10072 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_20_fu_10092 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_20_fu_16216 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_21_fu_10328 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_21_fu_10348 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_21_fu_16472 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_22_fu_10584 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_22_fu_10604 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_22_fu_16728 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_23_fu_10840 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_23_fu_10860 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_23_fu_16984 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_2_fu_5464 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_2_fu_5484 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_2_fu_11608 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_3_fu_5720 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_3_fu_5740 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_3_fu_11864 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_4_fu_5976 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_4_fu_5996 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_4_fu_12120 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_5_fu_6232 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_5_fu_6252 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_5_fu_12376 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_6_fu_6488 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_6_fu_6508 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_6_fu_12632 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_7_fu_6744 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_7_fu_6764 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_7_fu_12888 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_8_fu_7000 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_8_fu_7020 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_8_fu_13144 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_15_9_fu_7256 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_9_fu_7276 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_9_fu_13400 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_15_fu_11096 <= grp_fu_25187_p1;
        ref_patch_dx_23_20_fu_11116 <= grp_fu_25193_p1;
        ref_patch_dy_23_15_fu_17240 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_10_fu_7516 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_10_fu_7536 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_10_fu_13660 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_11_fu_7772 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_11_fu_7792 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_11_fu_13916 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_12_fu_8028 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_12_fu_8048 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_12_fu_14172 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_13_fu_8284 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_13_fu_8304 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_13_fu_14428 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_14_fu_8540 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_14_fu_8560 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_14_fu_14684 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_15_fu_8796 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_15_fu_8816 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_15_fu_14940 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_16_fu_9052 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_16_fu_9072 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_16_fu_15196 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_17_fu_9308 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_17_fu_9328 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_17_fu_15452 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_18_fu_9564 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_18_fu_9584 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_18_fu_15708 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_19_fu_9820 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_19_fu_9840 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_19_fu_15964 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_1_fu_5212 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_1_fu_5232 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_1_fu_11356 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_20_fu_10076 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_20_fu_10096 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_20_fu_16220 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_21_fu_10332 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_21_fu_10352 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_21_fu_16476 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_22_fu_10588 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_22_fu_10608 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_22_fu_16732 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_23_fu_10844 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_23_fu_10864 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_23_fu_16988 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_2_fu_5468 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_2_fu_5488 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_2_fu_11612 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_3_fu_5724 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_3_fu_5744 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_3_fu_11868 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_4_fu_5980 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_4_fu_6000 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_4_fu_12124 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_5_fu_6236 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_5_fu_6256 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_5_fu_12380 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_6_fu_6492 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_6_fu_6512 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_6_fu_12636 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_7_fu_6748 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_7_fu_6768 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_7_fu_12892 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_8_fu_7004 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_8_fu_7024 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_8_fu_13148 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_16_9_fu_7260 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_9_fu_7280 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_9_fu_13404 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_16_fu_11100 <= grp_fu_25187_p1;
        ref_patch_dx_23_21_fu_11120 <= grp_fu_25193_p1;
        ref_patch_dy_23_16_fu_17244 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_10_fu_7520 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_10_fu_13636 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_9_fu_13632 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_11_fu_7776 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_11_fu_13892 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_10_fu_13888 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_12_fu_8032 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_12_fu_14148 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_11_fu_14144 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_13_fu_8288 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_13_fu_14404 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_12_fu_14400 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_14_fu_8544 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_14_fu_14660 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_13_fu_14656 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_15_fu_8800 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_15_fu_14916 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_14_fu_14912 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_16_fu_9056 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_16_fu_15172 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_15_fu_15168 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_17_fu_9312 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_17_fu_15428 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_16_fu_15424 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_18_fu_9568 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_18_fu_15684 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_17_fu_15680 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_19_fu_9824 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_19_fu_15940 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_18_fu_15936 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_1_fu_5216 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_1_fu_11332 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_fu_11328 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_20_fu_10080 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_20_fu_16196 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_19_fu_16192 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_21_fu_10336 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_21_fu_16452 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_20_fu_16448 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_22_fu_10592 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_22_fu_16708 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_21_fu_16704 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_23_fu_10848 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_23_fu_16964 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_22_fu_16960 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_2_fu_5472 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_2_fu_11588 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_1_fu_11584 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_3_fu_5728 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_3_fu_11844 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_2_fu_11840 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_4_fu_5984 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_4_fu_12100 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_3_fu_12096 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_5_fu_6240 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_5_fu_12356 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_4_fu_12352 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_6_fu_6496 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_6_fu_12612 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_5_fu_12608 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_7_fu_6752 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_7_fu_12868 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_6_fu_12864 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_8_fu_7008 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_8_fu_13124 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_7_fu_13120 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_17_9_fu_7264 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_9_fu_13380 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_8_fu_13376 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_17_fu_11104 <= grp_fu_25193_p1;
        ref_patch_dy_23_10_fu_17220 <= grp_fu_25190_p1;
        ref_patch_dy_23_9_23_fu_17216 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_10_fu_7524 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_10_fu_13640 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_10_fu_13644 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_11_fu_7780 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_11_fu_13896 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_11_fu_13900 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_12_fu_8036 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_12_fu_14152 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_12_fu_14156 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_13_fu_8292 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_13_fu_14408 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_13_fu_14412 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_14_fu_8548 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_14_fu_14664 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_14_fu_14668 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_15_fu_8804 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_15_fu_14920 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_15_fu_14924 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_16_fu_9060 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_16_fu_15176 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_16_fu_15180 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_17_fu_9316 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_17_fu_15432 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_17_fu_15436 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_18_fu_9572 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_18_fu_15688 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_18_fu_15692 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_19_fu_9828 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_19_fu_15944 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_19_fu_15948 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_1_fu_5220 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_1_fu_11336 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_1_fu_11340 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_20_fu_10084 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_20_fu_16200 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_20_fu_16204 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_21_fu_10340 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_21_fu_16456 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_21_fu_16460 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_22_fu_10596 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_22_fu_16712 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_22_fu_16716 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_23_fu_10852 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_23_fu_16968 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_23_fu_16972 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_2_fu_5476 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_2_fu_11592 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_2_fu_11596 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_3_fu_5732 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_3_fu_11848 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_3_fu_11852 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_4_fu_5988 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_4_fu_12104 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_4_fu_12108 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_5_fu_6244 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_5_fu_12360 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_5_fu_12364 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_6_fu_6500 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_6_fu_12616 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_6_fu_12620 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_7_fu_6756 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_7_fu_12872 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_7_fu_12876 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_8_fu_7012 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_8_fu_13128 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_8_fu_13132 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_18_9_fu_7268 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_9_fu_13384 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_9_fu_13388 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_18_fu_11108 <= grp_fu_25193_p1;
        ref_patch_dy_23_11_fu_17224 <= grp_fu_25187_p1;
        ref_patch_dy_23_12_fu_17228 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_10_fu_7528 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_10_fu_13648 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_10_fu_13652 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_11_fu_7784 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_11_fu_13904 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_11_fu_13908 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_12_fu_8040 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_12_fu_14160 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_12_fu_14164 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_13_fu_8296 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_13_fu_14416 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_13_fu_14420 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_14_fu_8552 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_14_fu_14672 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_14_fu_14676 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_15_fu_8808 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_15_fu_14928 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_15_fu_14932 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_16_fu_9064 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_16_fu_15184 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_16_fu_15188 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_17_fu_9320 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_17_fu_15440 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_17_fu_15444 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_18_fu_9576 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_18_fu_15696 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_18_fu_15700 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_19_fu_9832 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_19_fu_15952 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_19_fu_15956 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_1_fu_5224 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_1_fu_11344 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_1_fu_11348 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_20_fu_10088 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_20_fu_16208 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_20_fu_16212 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_21_fu_10344 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_21_fu_16464 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_21_fu_16468 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_22_fu_10600 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_22_fu_16720 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_22_fu_16724 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_23_fu_10856 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_23_fu_16976 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_23_fu_16980 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_2_fu_5480 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_2_fu_11600 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_2_fu_11604 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_3_fu_5736 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_3_fu_11856 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_3_fu_11860 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_4_fu_5992 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_4_fu_12112 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_4_fu_12116 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_5_fu_6248 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_5_fu_12368 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_5_fu_12372 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_6_fu_6504 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_6_fu_12624 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_6_fu_12628 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_7_fu_6760 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_7_fu_12880 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_7_fu_12884 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_8_fu_7016 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_8_fu_13136 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_8_fu_13140 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_19_9_fu_7272 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_9_fu_13392 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_9_fu_13396 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_19_fu_11112 <= grp_fu_25193_p1;
        ref_patch_dy_23_13_fu_17232 <= grp_fu_25187_p1;
        ref_patch_dy_23_14_fu_17236 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_10_fu_7712 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_11_fu_7968 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_12_fu_8224 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_13_fu_8480 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_14_fu_8736 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_15_fu_8992 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_16_fu_9248 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_17_fu_9504 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_18_fu_9760 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_19_fu_10016 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_1_fu_5408 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_20_fu_10272 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_21_fu_10528 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_22_fu_10784 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_1_23_fu_11040 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_2_fu_5664 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_3_fu_5920 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_4_fu_6176 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_5_fu_6432 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_6_fu_6688 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_7_fu_6944 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_8_fu_7200 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_9_fu_7456 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_1_fu_5152 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_10_fu_7540 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_10_fu_13664 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_10_fu_13668 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_11_fu_7796 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_11_fu_13920 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_11_fu_13924 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_12_fu_8052 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_12_fu_14176 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_12_fu_14180 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_13_fu_8308 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_13_fu_14432 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_13_fu_14436 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_14_fu_8564 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_14_fu_14688 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_14_fu_14692 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_15_fu_8820 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_15_fu_14944 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_15_fu_14948 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_16_fu_9076 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_16_fu_15200 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_16_fu_15204 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_17_fu_9332 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_17_fu_15456 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_17_fu_15460 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_18_fu_9588 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_18_fu_15712 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_18_fu_15716 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_19_fu_9844 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_19_fu_15968 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_19_fu_15972 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_1_fu_5236 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_1_fu_11360 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_1_fu_11364 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_20_fu_10100 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_20_fu_16224 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_20_fu_16228 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_21_fu_10356 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_21_fu_16480 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_21_fu_16484 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_22_fu_10612 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_22_fu_16736 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_22_fu_16740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_23_fu_10868 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_23_fu_16992 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_23_fu_16996 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_2_fu_5492 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_2_fu_11616 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_2_fu_11620 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_3_fu_5748 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_3_fu_11872 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_3_fu_11876 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_4_fu_6004 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_4_fu_12128 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_4_fu_12132 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_5_fu_6260 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_5_fu_12384 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_5_fu_12388 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_6_fu_6516 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_6_fu_12640 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_6_fu_12644 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_7_fu_6772 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_7_fu_12896 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_7_fu_12900 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_8_fu_7028 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_8_fu_13152 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_8_fu_13156 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_22_9_fu_7284 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_9_fu_13408 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_9_fu_13412 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_22_fu_11124 <= grp_fu_25193_p1;
        ref_patch_dy_23_17_fu_17248 <= grp_fu_25187_p1;
        ref_patch_dy_23_18_fu_17252 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_10_fu_7544 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_10_fu_7560 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_10_fu_13688 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_11_fu_7800 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_11_fu_7816 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_11_fu_13944 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_12_fu_8056 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_12_fu_8072 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_12_fu_14200 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_13_fu_8312 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_13_fu_8328 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_13_fu_14456 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_14_fu_8568 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_14_fu_8584 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_14_fu_14712 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_15_fu_8824 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_15_fu_8840 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_15_fu_14968 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_16_fu_9080 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_16_fu_9096 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_16_fu_15224 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_17_fu_9336 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_17_fu_9352 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_17_fu_15480 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_18_fu_9592 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_18_fu_9608 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_18_fu_15736 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_19_fu_9848 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_19_fu_9864 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_19_fu_15992 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_1_fu_5240 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_1_fu_5256 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_1_fu_11384 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_20_fu_10104 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_20_fu_10120 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_20_fu_16248 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_21_fu_10360 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_21_fu_10376 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_21_fu_16504 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_22_fu_10616 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_22_fu_10632 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_22_fu_16760 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_23_fu_10872 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_23_fu_10888 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_23_fu_17016 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_2_fu_5496 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_2_fu_5512 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_2_fu_11640 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_3_fu_5752 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_3_fu_5768 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_3_fu_11896 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_4_fu_6008 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_4_fu_6024 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_4_fu_12152 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_5_fu_6264 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_5_fu_6280 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_5_fu_12408 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_6_fu_6520 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_6_fu_6536 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_6_fu_12664 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_7_fu_6776 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_7_fu_6792 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_7_fu_12920 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_8_fu_7032 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_8_fu_7048 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_8_fu_13176 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_23_9_fu_7288 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_9_fu_7304 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_9_fu_13432 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_23_fu_11128 <= grp_fu_25187_p1;
        ref_patch_dx_23_27_fu_11144 <= grp_fu_25193_p1;
        ref_patch_dy_23_23_fu_17272 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_10_fu_7548 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_10_fu_7564 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_10_fu_13692 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_11_fu_7804 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_11_fu_7820 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_11_fu_13948 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_12_fu_8060 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_12_fu_8076 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_12_fu_14204 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_13_fu_8316 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_13_fu_8332 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_13_fu_14460 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_14_fu_8572 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_14_fu_8588 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_14_fu_14716 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_15_fu_8828 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_15_fu_8844 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_15_fu_14972 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_16_fu_9084 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_16_fu_9100 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_16_fu_15228 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_17_fu_9340 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_17_fu_9356 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_17_fu_15484 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_18_fu_9596 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_18_fu_9612 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_18_fu_15740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_19_fu_9852 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_19_fu_9868 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_19_fu_15996 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_1_fu_5244 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_1_fu_5260 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_1_fu_11388 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_20_fu_10108 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_20_fu_10124 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_20_fu_16252 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_21_fu_10364 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_21_fu_10380 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_21_fu_16508 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_22_fu_10620 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_22_fu_10636 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_22_fu_16764 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_23_fu_10876 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_23_fu_10892 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_23_fu_17020 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_2_fu_5500 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_2_fu_5516 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_2_fu_11644 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_3_fu_5756 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_3_fu_5772 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_3_fu_11900 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_4_fu_6012 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_4_fu_6028 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_4_fu_12156 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_5_fu_6268 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_5_fu_6284 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_5_fu_12412 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_6_fu_6524 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_6_fu_6540 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_6_fu_12668 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_7_fu_6780 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_7_fu_6796 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_7_fu_12924 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_8_fu_7036 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_8_fu_7052 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_8_fu_13180 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_24_9_fu_7292 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_9_fu_7308 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_9_fu_13436 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_24_fu_11132 <= grp_fu_25187_p1;
        ref_patch_dx_23_28_fu_11148 <= grp_fu_25193_p1;
        ref_patch_dy_23_24_fu_17276 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_10_fu_7552 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_10_fu_13672 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_10_fu_13676 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_11_fu_7808 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_11_fu_13928 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_11_fu_13932 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_12_fu_8064 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_12_fu_14184 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_12_fu_14188 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_13_fu_8320 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_13_fu_14440 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_13_fu_14444 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_14_fu_8576 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_14_fu_14696 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_14_fu_14700 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_15_fu_8832 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_15_fu_14952 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_15_fu_14956 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_16_fu_9088 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_16_fu_15208 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_16_fu_15212 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_17_fu_9344 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_17_fu_15464 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_17_fu_15468 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_18_fu_9600 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_18_fu_15720 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_18_fu_15724 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_19_fu_9856 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_19_fu_15976 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_19_fu_15980 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_1_fu_5248 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_1_fu_11368 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_1_fu_11372 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_20_fu_10112 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_20_fu_16232 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_20_fu_16236 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_21_fu_10368 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_21_fu_16488 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_21_fu_16492 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_22_fu_10624 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_22_fu_16744 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_22_fu_16748 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_23_fu_10880 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_23_fu_17000 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_23_fu_17004 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_2_fu_5504 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_2_fu_11624 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_2_fu_11628 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_3_fu_5760 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_3_fu_11880 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_3_fu_11884 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_4_fu_6016 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_4_fu_12136 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_4_fu_12140 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_5_fu_6272 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_5_fu_12392 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_5_fu_12396 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_6_fu_6528 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_6_fu_12648 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_6_fu_12652 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_7_fu_6784 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_7_fu_12904 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_7_fu_12908 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_8_fu_7040 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_8_fu_13160 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_8_fu_13164 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_25_9_fu_7296 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_9_fu_13416 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_9_fu_13420 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_25_fu_11136 <= grp_fu_25193_p1;
        ref_patch_dy_23_19_fu_17256 <= grp_fu_25187_p1;
        ref_patch_dy_23_20_fu_17260 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_10_fu_7556 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_10_fu_13680 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_10_fu_13684 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_11_fu_7812 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_11_fu_13936 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_11_fu_13940 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_12_fu_8068 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_12_fu_14192 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_12_fu_14196 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_13_fu_8324 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_13_fu_14448 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_13_fu_14452 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_14_fu_8580 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_14_fu_14704 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_14_fu_14708 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_15_fu_8836 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_15_fu_14960 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_15_fu_14964 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_16_fu_9092 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_16_fu_15216 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_16_fu_15220 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_17_fu_9348 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_17_fu_15472 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_17_fu_15476 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_18_fu_9604 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_18_fu_15728 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_18_fu_15732 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_19_fu_9860 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_19_fu_15984 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_19_fu_15988 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_1_fu_5252 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_1_fu_11376 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_1_fu_11380 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_20_fu_10116 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_20_fu_16240 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_20_fu_16244 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_21_fu_10372 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_21_fu_16496 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_21_fu_16500 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_22_fu_10628 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_22_fu_16752 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_22_fu_16756 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_23_fu_10884 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_23_fu_17008 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_23_fu_17012 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_2_fu_5508 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_2_fu_11632 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_2_fu_11636 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_3_fu_5764 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_3_fu_11888 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_3_fu_11892 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_4_fu_6020 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_4_fu_12144 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_4_fu_12148 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_5_fu_6276 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_5_fu_12400 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_5_fu_12404 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_6_fu_6532 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_6_fu_12656 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_6_fu_12660 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_7_fu_6788 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_7_fu_12912 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_7_fu_12916 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_8_fu_7044 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_8_fu_13168 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_8_fu_13172 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_26_9_fu_7300 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_9_fu_13424 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_9_fu_13428 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_26_fu_11140 <= grp_fu_25193_p1;
        ref_patch_dy_23_21_fu_17264 <= grp_fu_25187_p1;
        ref_patch_dy_23_22_fu_17268 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_10_fu_7568 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_10_fu_13696 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_10_fu_13700 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_11_fu_7824 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_11_fu_13952 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_11_fu_13956 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_12_fu_8080 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_12_fu_14208 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_12_fu_14212 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_13_fu_8336 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_13_fu_14464 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_13_fu_14468 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_14_fu_8592 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_14_fu_14720 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_14_fu_14724 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_15_fu_8848 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_15_fu_14976 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_15_fu_14980 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_16_fu_9104 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_16_fu_15232 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_16_fu_15236 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_17_fu_9360 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_17_fu_15488 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_17_fu_15492 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_18_fu_9616 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_18_fu_15744 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_18_fu_15748 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_19_fu_9872 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_19_fu_16000 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_19_fu_16004 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_1_fu_5264 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_1_fu_11392 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_1_fu_11396 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_20_fu_10128 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_20_fu_16256 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_20_fu_16260 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_21_fu_10384 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_21_fu_16512 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_21_fu_16516 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_22_fu_10640 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_22_fu_16768 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_22_fu_16772 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_23_fu_10896 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_23_fu_17024 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_23_fu_17028 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_2_fu_5520 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_2_fu_11648 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_2_fu_11652 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_3_fu_5776 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_3_fu_11904 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_3_fu_11908 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_4_fu_6032 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_4_fu_12160 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_4_fu_12164 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_5_fu_6288 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_5_fu_12416 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_5_fu_12420 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_6_fu_6544 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_6_fu_12672 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_6_fu_12676 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_7_fu_6800 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_7_fu_12928 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_7_fu_12932 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_8_fu_7056 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_8_fu_13184 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_8_fu_13188 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_29_9_fu_7312 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_9_fu_13440 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_9_fu_13444 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_29_fu_11152 <= grp_fu_25193_p1;
        ref_patch_dy_23_25_fu_17280 <= grp_fu_25187_p1;
        ref_patch_dy_23_26_fu_17284 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_10_fu_7716 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_10_fu_7744 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_11_fu_7972 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_11_fu_8000 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_12_fu_8228 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_12_fu_8256 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_13_fu_8484 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_13_fu_8512 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_14_fu_8740 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_14_fu_8768 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_15_fu_8996 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_15_fu_9024 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_16_fu_9252 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_16_fu_9280 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_17_fu_9508 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_17_fu_9536 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_18_fu_9764 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_18_fu_9792 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_19_fu_10020 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_19_fu_10048 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_1_fu_5412 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_1_fu_5440 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_20_fu_10276 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_20_fu_10304 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_21_fu_10532 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_21_fu_10560 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_22_fu_10788 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_22_fu_10816 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_2_23_fu_11044 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_23_fu_11072 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_2_fu_5668 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_2_fu_5696 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_3_fu_5924 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_3_fu_5952 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_4_fu_6180 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_4_fu_6208 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_5_fu_6436 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_5_fu_6464 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_6_fu_6692 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_6_fu_6720 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_7_fu_6948 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_7_fu_6976 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_8_fu_7204 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_8_fu_7232 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_9_fu_7460 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_9_fu_7488 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_2_fu_5156 <= grp_fu_25187_p1;
        ref_patch_dx_23_9_fu_5184 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_10_fu_7572 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_10_fu_13704 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_10_fu_13708 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_11_fu_7828 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_11_fu_13960 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_11_fu_13964 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_12_fu_8084 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_12_fu_14216 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_12_fu_14220 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_13_fu_8340 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_13_fu_14472 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_13_fu_14476 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_14_fu_8596 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_14_fu_14728 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_14_fu_14732 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_15_fu_8852 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_15_fu_14984 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_15_fu_14988 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_16_fu_9108 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_16_fu_15240 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_16_fu_15244 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_17_fu_9364 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_17_fu_15496 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_17_fu_15500 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_18_fu_9620 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_18_fu_15752 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_18_fu_15756 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_19_fu_9876 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_19_fu_16008 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_19_fu_16012 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_1_fu_5268 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_1_fu_11400 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_1_fu_11404 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_20_fu_10132 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_20_fu_16264 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_20_fu_16268 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_21_fu_10388 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_21_fu_16520 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_21_fu_16524 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_22_fu_10644 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_22_fu_16776 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_22_fu_16780 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_23_fu_10900 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_23_fu_17032 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_23_fu_17036 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_2_fu_5524 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_2_fu_11656 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_2_fu_11660 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_3_fu_5780 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_3_fu_11912 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_3_fu_11916 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_4_fu_6036 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_4_fu_12168 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_4_fu_12172 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_5_fu_6292 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_5_fu_12424 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_5_fu_12428 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_6_fu_6548 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_6_fu_12680 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_6_fu_12684 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_7_fu_6804 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_7_fu_12936 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_7_fu_12940 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_8_fu_7060 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_8_fu_13192 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_8_fu_13196 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_30_9_fu_7316 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_9_fu_13448 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_9_fu_13452 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_30_fu_11156 <= grp_fu_25193_p1;
        ref_patch_dy_23_27_fu_17288 <= grp_fu_25187_p1;
        ref_patch_dy_23_28_fu_17292 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_10_fu_7576 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_10_fu_7588 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_10_fu_13720 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_11_fu_7832 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_11_fu_7844 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_11_fu_13976 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_12_fu_8088 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_12_fu_8100 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_12_fu_14232 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_13_fu_8344 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_13_fu_8356 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_13_fu_14488 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_14_fu_8600 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_14_fu_8612 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_14_fu_14744 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_15_fu_8856 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_15_fu_8868 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_15_fu_15000 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_16_fu_9112 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_16_fu_9124 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_16_fu_15256 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_17_fu_9368 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_17_fu_9380 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_17_fu_15512 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_18_fu_9624 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_18_fu_9636 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_18_fu_15768 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_19_fu_9880 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_19_fu_9892 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_19_fu_16024 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_1_fu_5272 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_1_fu_5284 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_1_fu_11416 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_20_fu_10136 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_20_fu_10148 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_20_fu_16280 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_21_fu_10392 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_21_fu_10404 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_21_fu_16536 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_22_fu_10648 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_22_fu_10660 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_22_fu_16792 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_23_fu_10904 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_23_fu_10916 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_23_fu_17048 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_2_fu_5528 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_2_fu_5540 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_2_fu_11672 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_3_fu_5784 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_3_fu_5796 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_3_fu_11928 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_4_fu_6040 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_4_fu_6052 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_4_fu_12184 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_5_fu_6296 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_5_fu_6308 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_5_fu_12440 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_6_fu_6552 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_6_fu_6564 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_6_fu_12696 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_7_fu_6808 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_7_fu_6820 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_7_fu_12952 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_8_fu_7064 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_8_fu_7076 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_8_fu_13208 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_31_9_fu_7320 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_9_fu_7332 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_9_fu_13464 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_31_fu_11160 <= grp_fu_25187_p1;
        ref_patch_dx_23_34_fu_11172 <= grp_fu_25193_p1;
        ref_patch_dy_23_31_fu_17304 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_10_fu_7580 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_10_fu_7592 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_10_fu_13724 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_11_fu_7836 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_11_fu_7848 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_11_fu_13980 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_12_fu_8092 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_12_fu_8104 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_12_fu_14236 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_13_fu_8348 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_13_fu_8360 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_13_fu_14492 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_14_fu_8604 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_14_fu_8616 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_14_fu_14748 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_15_fu_8860 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_15_fu_8872 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_15_fu_15004 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_16_fu_9116 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_16_fu_9128 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_16_fu_15260 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_17_fu_9372 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_17_fu_9384 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_17_fu_15516 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_18_fu_9628 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_18_fu_9640 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_18_fu_15772 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_19_fu_9884 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_19_fu_9896 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_19_fu_16028 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_1_fu_5276 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_1_fu_5288 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_1_fu_11420 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_20_fu_10140 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_20_fu_10152 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_20_fu_16284 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_21_fu_10396 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_21_fu_10408 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_21_fu_16540 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_22_fu_10652 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_22_fu_10664 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_22_fu_16796 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_23_fu_10908 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_23_fu_10920 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_23_fu_17052 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_2_fu_5532 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_2_fu_5544 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_2_fu_11676 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_3_fu_5788 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_3_fu_5800 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_3_fu_11932 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_4_fu_6044 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_4_fu_6056 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_4_fu_12188 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_5_fu_6300 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_5_fu_6312 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_5_fu_12444 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_6_fu_6556 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_6_fu_6568 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_6_fu_12700 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_7_fu_6812 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_7_fu_6824 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_7_fu_12956 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_8_fu_7068 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_8_fu_7080 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_8_fu_13212 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_32_9_fu_7324 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_9_fu_7336 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_9_fu_13468 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_32_fu_11164 <= grp_fu_25187_p1;
        ref_patch_dx_23_35_fu_11176 <= grp_fu_25193_p1;
        ref_patch_dy_23_32_fu_17308 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_10_fu_7584 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_10_fu_13712 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_10_fu_13716 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_11_fu_7840 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_11_fu_13968 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_11_fu_13972 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_12_fu_8096 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_12_fu_14224 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_12_fu_14228 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_13_fu_8352 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_13_fu_14480 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_13_fu_14484 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_14_fu_8608 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_14_fu_14736 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_14_fu_14740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_15_fu_8864 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_15_fu_14992 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_15_fu_14996 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_16_fu_9120 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_16_fu_15248 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_16_fu_15252 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_17_fu_9376 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_17_fu_15504 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_17_fu_15508 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_18_fu_9632 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_18_fu_15760 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_18_fu_15764 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_19_fu_9888 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_19_fu_16016 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_19_fu_16020 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_1_fu_5280 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_1_fu_11408 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_1_fu_11412 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_20_fu_10144 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_20_fu_16272 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_20_fu_16276 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_21_fu_10400 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_21_fu_16528 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_21_fu_16532 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_22_fu_10656 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_22_fu_16784 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_22_fu_16788 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_23_fu_10912 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_23_fu_17040 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_23_fu_17044 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_2_fu_5536 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_2_fu_11664 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_2_fu_11668 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_3_fu_5792 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_3_fu_11920 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_3_fu_11924 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_4_fu_6048 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_4_fu_12176 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_4_fu_12180 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_5_fu_6304 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_5_fu_12432 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_5_fu_12436 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_6_fu_6560 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_6_fu_12688 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_6_fu_12692 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_7_fu_6816 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_7_fu_12944 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_7_fu_12948 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_8_fu_7072 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_8_fu_13200 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_8_fu_13204 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_33_9_fu_7328 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_9_fu_13456 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_9_fu_13460 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_33_fu_11168 <= grp_fu_25193_p1;
        ref_patch_dy_23_29_fu_17296 <= grp_fu_25187_p1;
        ref_patch_dy_23_30_fu_17300 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_10_fu_7596 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_10_fu_13728 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_10_fu_13732 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_11_fu_7852 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_11_fu_13984 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_11_fu_13988 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_12_fu_8108 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_12_fu_14240 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_12_fu_14244 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_13_fu_8364 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_13_fu_14496 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_13_fu_14500 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_14_fu_8620 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_14_fu_14752 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_14_fu_14756 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_15_fu_8876 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_15_fu_15008 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_15_fu_15012 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_16_fu_9132 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_16_fu_15264 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_16_fu_15268 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_17_fu_9388 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_17_fu_15520 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_17_fu_15524 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_18_fu_9644 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_18_fu_15776 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_18_fu_15780 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_19_fu_9900 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_19_fu_16032 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_19_fu_16036 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_1_fu_5292 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_1_fu_11424 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_1_fu_11428 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_20_fu_10156 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_20_fu_16288 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_20_fu_16292 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_21_fu_10412 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_21_fu_16544 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_21_fu_16548 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_22_fu_10668 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_22_fu_16800 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_22_fu_16804 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_23_fu_10924 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_23_fu_17056 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_23_fu_17060 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_2_fu_5548 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_2_fu_11680 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_2_fu_11684 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_3_fu_5804 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_3_fu_11936 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_3_fu_11940 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_4_fu_6060 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_4_fu_12192 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_4_fu_12196 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_5_fu_6316 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_5_fu_12448 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_5_fu_12452 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_6_fu_6572 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_6_fu_12704 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_6_fu_12708 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_7_fu_6828 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_7_fu_12960 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_7_fu_12964 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_8_fu_7084 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_8_fu_13216 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_8_fu_13220 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_36_9_fu_7340 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_9_fu_13472 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_9_fu_13476 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_36_fu_11180 <= grp_fu_25193_p1;
        ref_patch_dy_23_33_fu_17312 <= grp_fu_25187_p1;
        ref_patch_dy_23_34_fu_17316 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_10_fu_7600 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_10_fu_13736 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_10_fu_13740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_11_fu_7856 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_11_fu_13992 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_11_fu_13996 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_12_fu_8112 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_12_fu_14248 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_12_fu_14252 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_13_fu_8368 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_13_fu_14504 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_13_fu_14508 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_14_fu_8624 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_14_fu_14760 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_14_fu_14764 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_15_fu_8880 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_15_fu_15016 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_15_fu_15020 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_16_fu_9136 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_16_fu_15272 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_16_fu_15276 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_17_fu_9392 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_17_fu_15528 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_17_fu_15532 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_18_fu_9648 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_18_fu_15784 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_18_fu_15788 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_19_fu_9904 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_19_fu_16040 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_19_fu_16044 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_1_fu_5296 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_1_fu_11432 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_1_fu_11436 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_20_fu_10160 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_20_fu_16296 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_20_fu_16300 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_21_fu_10416 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_21_fu_16552 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_21_fu_16556 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_22_fu_10672 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_22_fu_16808 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_22_fu_16812 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_23_fu_10928 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_23_fu_17064 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_23_fu_17068 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_2_fu_5552 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_2_fu_11688 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_2_fu_11692 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_3_fu_5808 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_3_fu_11944 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_3_fu_11948 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_4_fu_6064 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_4_fu_12200 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_4_fu_12204 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_5_fu_6320 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_5_fu_12456 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_5_fu_12460 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_6_fu_6576 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_6_fu_12712 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_6_fu_12716 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_7_fu_6832 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_7_fu_12968 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_7_fu_12972 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_8_fu_7088 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_8_fu_13224 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_8_fu_13228 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_37_9_fu_7344 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_9_fu_13480 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_9_fu_13484 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_37_fu_11184 <= grp_fu_25193_p1;
        ref_patch_dy_23_35_fu_17320 <= grp_fu_25187_p1;
        ref_patch_dy_23_36_fu_17324 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_10_fu_7604 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_10_fu_13744 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_10_fu_13748 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_11_fu_7860 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_11_fu_14000 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_11_fu_14004 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_12_fu_8116 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_12_fu_14256 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_12_fu_14260 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_13_fu_8372 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_13_fu_14512 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_13_fu_14516 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_14_fu_8628 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_14_fu_14768 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_14_fu_14772 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_15_fu_8884 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_15_fu_15024 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_15_fu_15028 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_16_fu_9140 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_16_fu_15280 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_16_fu_15284 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_17_fu_9396 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_17_fu_15536 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_17_fu_15540 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_18_fu_9652 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_18_fu_15792 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_18_fu_15796 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_19_fu_9908 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_19_fu_16048 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_19_fu_16052 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_1_fu_5300 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_1_fu_11440 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_1_fu_11444 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_20_fu_10164 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_20_fu_16304 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_20_fu_16308 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_21_fu_10420 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_21_fu_16560 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_21_fu_16564 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_22_fu_10676 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_22_fu_16816 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_22_fu_16820 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_23_fu_10932 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_23_fu_17072 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_23_fu_17076 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_2_fu_5556 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_2_fu_11696 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_2_fu_11700 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_3_fu_5812 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_3_fu_11952 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_3_fu_11956 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_4_fu_6068 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_4_fu_12208 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_4_fu_12212 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_5_fu_6324 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_5_fu_12464 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_5_fu_12468 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_6_fu_6580 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_6_fu_12720 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_6_fu_12724 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_7_fu_6836 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_7_fu_12976 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_7_fu_12980 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_8_fu_7092 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_8_fu_13232 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_8_fu_13236 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_38_9_fu_7348 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_9_fu_13488 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_9_fu_13492 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_38_fu_11188 <= grp_fu_25190_p1;
        ref_patch_dy_23_37_fu_17328 <= grp_fu_25187_p1;
        ref_patch_dy_23_38_fu_17332 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_10_fu_7608 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_10_fu_7616 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_10_fu_13752 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_11_fu_7864 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_11_fu_7872 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_11_fu_14008 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_12_fu_8120 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_12_fu_8128 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_12_fu_14264 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_13_fu_8376 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_13_fu_8384 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_13_fu_14520 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_14_fu_8632 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_14_fu_8640 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_14_fu_14776 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_15_fu_8888 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_15_fu_8896 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_15_fu_15032 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_16_fu_9144 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_16_fu_9152 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_16_fu_15288 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_17_fu_9400 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_17_fu_9408 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_17_fu_15544 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_18_fu_9656 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_18_fu_9664 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_18_fu_15800 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_19_fu_9912 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_19_fu_9920 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_19_fu_16056 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_1_fu_5304 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_1_fu_5312 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_1_fu_11448 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_20_fu_10168 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_20_fu_10176 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_20_fu_16312 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_21_fu_10424 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_21_fu_10432 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_21_fu_16568 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_22_fu_10680 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_22_fu_10688 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_22_fu_16824 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_23_fu_10936 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_23_fu_10944 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_23_fu_17080 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_2_fu_5560 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_2_fu_5568 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_2_fu_11704 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_3_fu_5816 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_3_fu_5824 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_3_fu_11960 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_4_fu_6072 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_4_fu_6080 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_4_fu_12216 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_5_fu_6328 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_5_fu_6336 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_5_fu_12472 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_6_fu_6584 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_6_fu_6592 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_6_fu_12728 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_7_fu_6840 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_7_fu_6848 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_7_fu_12984 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_8_fu_7096 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_8_fu_7104 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_8_fu_13240 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_39_9_fu_7352 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_9_fu_7360 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_9_fu_13496 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_39_fu_11192 <= grp_fu_25187_p1;
        ref_patch_dx_23_41_fu_11200 <= grp_fu_25193_p1;
        ref_patch_dy_23_39_fu_17336 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_10_fu_7720 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_10_fu_13860 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_11_fu_7976 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_11_fu_14116 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_12_fu_8232 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_12_fu_14372 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_13_fu_8488 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_13_fu_14628 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_14_fu_8744 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_14_fu_14884 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_15_fu_9000 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_15_fu_15140 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_16_fu_9256 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_16_fu_15396 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_17_fu_9512 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_17_fu_15652 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_18_fu_9768 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_18_fu_15908 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_19_fu_10024 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_19_fu_16164 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_1_fu_5416 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_1_fu_11556 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_20_fu_10280 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_20_fu_16420 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_21_fu_10536 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_21_fu_16676 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_22_fu_10792 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_22_fu_16932 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_3_23_fu_11048 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_23_fu_17188 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_2_fu_5672 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_2_fu_11812 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_3_fu_5928 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_3_fu_12068 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_4_fu_6184 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_4_fu_12324 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_5_fu_6440 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_5_fu_12580 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_6_fu_6696 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_6_fu_12836 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_7_fu_6952 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_7_fu_13092 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_8_fu_7208 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_8_fu_13348 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_9_fu_7464 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_9_fu_13604 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_3_fu_5160 <= grp_fu_25190_p1;
        ref_patch_dy_23_2_fu_11300 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_10_fu_7612 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_10_fu_7620 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_10_fu_13756 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_11_fu_7868 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_11_fu_7876 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_11_fu_14012 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_12_fu_8124 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_12_fu_8132 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_12_fu_14268 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_13_fu_8380 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_13_fu_8388 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_13_fu_14524 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_14_fu_8636 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_14_fu_8644 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_14_fu_14780 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_15_fu_8892 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_15_fu_8900 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_15_fu_15036 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_16_fu_9148 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_16_fu_9156 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_16_fu_15292 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_17_fu_9404 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_17_fu_9412 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_17_fu_15548 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_18_fu_9660 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_18_fu_9668 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_18_fu_15804 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_19_fu_9916 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_19_fu_9924 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_19_fu_16060 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_1_fu_5308 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_1_fu_5316 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_1_fu_11452 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_20_fu_10172 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_20_fu_10180 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_20_fu_16316 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_21_fu_10428 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_21_fu_10436 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_21_fu_16572 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_22_fu_10684 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_22_fu_10692 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_22_fu_16828 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_23_fu_10940 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_23_fu_10948 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_23_fu_17084 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_2_fu_5564 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_2_fu_5572 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_2_fu_11708 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_3_fu_5820 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_3_fu_5828 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_3_fu_11964 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_4_fu_6076 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_4_fu_6084 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_4_fu_12220 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_5_fu_6332 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_5_fu_6340 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_5_fu_12476 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_6_fu_6588 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_6_fu_6596 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_6_fu_12732 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_7_fu_6844 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_7_fu_6852 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_7_fu_12988 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_8_fu_7100 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_8_fu_7108 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_8_fu_13244 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_40_9_fu_7356 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_9_fu_7364 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_9_fu_13500 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_40_fu_11196 <= grp_fu_25187_p1;
        ref_patch_dx_23_42_fu_11204 <= grp_fu_25193_p1;
        ref_patch_dy_23_40_fu_17340 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_10_fu_7624 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_10_fu_13760 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_10_fu_13764 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_11_fu_7880 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_11_fu_14016 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_11_fu_14020 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_12_fu_8136 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_12_fu_14272 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_12_fu_14276 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_13_fu_8392 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_13_fu_14528 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_13_fu_14532 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_14_fu_8648 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_14_fu_14784 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_14_fu_14788 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_15_fu_8904 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_15_fu_15040 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_15_fu_15044 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_16_fu_9160 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_16_fu_15296 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_16_fu_15300 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_17_fu_9416 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_17_fu_15552 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_17_fu_15556 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_18_fu_9672 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_18_fu_15808 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_18_fu_15812 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_19_fu_9928 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_19_fu_16064 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_19_fu_16068 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_1_fu_5320 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_1_fu_11456 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_1_fu_11460 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_20_fu_10184 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_20_fu_16320 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_20_fu_16324 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_21_fu_10440 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_21_fu_16576 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_21_fu_16580 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_22_fu_10696 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_22_fu_16832 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_22_fu_16836 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_23_fu_10952 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_23_fu_17088 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_23_fu_17092 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_2_fu_5576 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_2_fu_11712 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_2_fu_11716 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_3_fu_5832 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_3_fu_11968 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_3_fu_11972 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_4_fu_6088 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_4_fu_12224 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_4_fu_12228 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_5_fu_6344 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_5_fu_12480 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_5_fu_12484 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_6_fu_6600 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_6_fu_12736 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_6_fu_12740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_7_fu_6856 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_7_fu_12992 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_7_fu_12996 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_8_fu_7112 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_8_fu_13248 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_8_fu_13252 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_43_9_fu_7368 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_9_fu_13504 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_9_fu_13508 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_43_fu_11208 <= grp_fu_25193_p1;
        ref_patch_dy_23_41_fu_17344 <= grp_fu_25187_p1;
        ref_patch_dy_23_42_fu_17348 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_10_fu_7628 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_10_fu_13768 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_10_fu_13772 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_11_fu_7884 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_11_fu_14024 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_11_fu_14028 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_12_fu_8140 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_12_fu_14280 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_12_fu_14284 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_13_fu_8396 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_13_fu_14536 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_13_fu_14540 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_14_fu_8652 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_14_fu_14792 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_14_fu_14796 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_15_fu_8908 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_15_fu_15048 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_15_fu_15052 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_16_fu_9164 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_16_fu_15304 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_16_fu_15308 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_17_fu_9420 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_17_fu_15560 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_17_fu_15564 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_18_fu_9676 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_18_fu_15816 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_18_fu_15820 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_19_fu_9932 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_19_fu_16072 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_19_fu_16076 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_1_fu_5324 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_1_fu_11464 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_1_fu_11468 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_20_fu_10188 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_20_fu_16328 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_20_fu_16332 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_21_fu_10444 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_21_fu_16584 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_21_fu_16588 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_22_fu_10700 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_22_fu_16840 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_22_fu_16844 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_23_fu_10956 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_23_fu_17096 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_23_fu_17100 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_2_fu_5580 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_2_fu_11720 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_2_fu_11724 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_3_fu_5836 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_3_fu_11976 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_3_fu_11980 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_4_fu_6092 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_4_fu_12232 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_4_fu_12236 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_5_fu_6348 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_5_fu_12488 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_5_fu_12492 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_6_fu_6604 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_6_fu_12744 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_6_fu_12748 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_7_fu_6860 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_7_fu_13000 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_7_fu_13004 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_8_fu_7116 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_8_fu_13256 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_8_fu_13260 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_44_9_fu_7372 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_9_fu_13512 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_9_fu_13516 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_44_fu_11212 <= grp_fu_25190_p1;
        ref_patch_dy_23_43_fu_17352 <= grp_fu_25187_p1;
        ref_patch_dy_23_44_fu_17356 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_10_fu_7632 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_10_fu_7636 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_10_fu_13776 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_11_fu_7888 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_11_fu_7892 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_11_fu_14032 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_12_fu_8144 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_12_fu_8148 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_12_fu_14288 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_13_fu_8400 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_13_fu_8404 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_13_fu_14544 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_14_fu_8656 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_14_fu_8660 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_14_fu_14800 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_15_fu_8912 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_15_fu_8916 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_15_fu_15056 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_16_fu_9168 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_16_fu_9172 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_16_fu_15312 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_17_fu_9424 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_17_fu_9428 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_17_fu_15568 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_18_fu_9680 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_18_fu_9684 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_18_fu_15824 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_19_fu_9936 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_19_fu_9940 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_19_fu_16080 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_1_fu_5328 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_1_fu_5332 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_1_fu_11472 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_20_fu_10192 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_20_fu_10196 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_20_fu_16336 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_21_fu_10448 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_21_fu_10452 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_21_fu_16592 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_22_fu_10704 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_22_fu_10708 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_22_fu_16848 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_23_fu_10960 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_23_fu_10964 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_23_fu_17104 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_2_fu_5584 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_2_fu_5588 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_2_fu_11728 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_3_fu_5840 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_3_fu_5844 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_3_fu_11984 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_4_fu_6096 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_4_fu_6100 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_4_fu_12240 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_5_fu_6352 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_5_fu_6356 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_5_fu_12496 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_6_fu_6608 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_6_fu_6612 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_6_fu_12752 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_7_fu_6864 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_7_fu_6868 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_7_fu_13008 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_8_fu_7120 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_8_fu_7124 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_8_fu_13264 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_45_9_fu_7376 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_9_fu_7380 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_9_fu_13520 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_45_fu_11216 <= grp_fu_25187_p1;
        ref_patch_dx_23_46_fu_11220 <= grp_fu_25193_p1;
        ref_patch_dy_23_45_fu_17360 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_10_fu_7640 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_10_fu_13780 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_10_fu_13784 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_11_fu_7896 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_11_fu_14036 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_11_fu_14040 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_12_fu_8152 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_12_fu_14292 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_12_fu_14296 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_13_fu_8408 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_13_fu_14548 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_13_fu_14552 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_14_fu_8664 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_14_fu_14804 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_14_fu_14808 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_15_fu_8920 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_15_fu_15060 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_15_fu_15064 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_16_fu_9176 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_16_fu_15316 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_16_fu_15320 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_17_fu_9432 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_17_fu_15572 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_17_fu_15576 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_18_fu_9688 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_18_fu_15828 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_18_fu_15832 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_19_fu_9944 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_19_fu_16084 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_19_fu_16088 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_1_fu_5336 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_1_fu_11476 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_1_fu_11480 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_20_fu_10200 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_20_fu_16340 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_20_fu_16344 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_21_fu_10456 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_21_fu_16596 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_21_fu_16600 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_22_fu_10712 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_22_fu_16852 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_22_fu_16856 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_23_fu_10968 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_23_fu_17108 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_23_fu_17112 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_2_fu_5592 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_2_fu_11732 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_2_fu_11736 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_3_fu_5848 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_3_fu_11988 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_3_fu_11992 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_4_fu_6104 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_4_fu_12244 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_4_fu_12248 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_5_fu_6360 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_5_fu_12500 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_5_fu_12504 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_6_fu_6616 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_6_fu_12756 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_6_fu_12760 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_7_fu_6872 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_7_fu_13012 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_7_fu_13016 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_8_fu_7128 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_8_fu_13268 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_8_fu_13272 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_47_9_fu_7384 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_9_fu_13524 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_9_fu_13528 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_47_fu_11224 <= grp_fu_25190_p1;
        ref_patch_dy_23_46_fu_17364 <= grp_fu_25187_p1;
        ref_patch_dy_23_47_fu_17368 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_10_fu_7644 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_10_fu_7648 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_10_fu_13788 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_11_fu_7900 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_11_fu_7904 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_11_fu_14044 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_12_fu_8156 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_12_fu_8160 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_12_fu_14300 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_13_fu_8412 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_13_fu_8416 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_13_fu_14556 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_14_fu_8668 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_14_fu_8672 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_14_fu_14812 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_15_fu_8924 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_15_fu_8928 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_15_fu_15068 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_16_fu_9180 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_16_fu_9184 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_16_fu_15324 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_17_fu_9436 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_17_fu_9440 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_17_fu_15580 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_18_fu_9692 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_18_fu_9696 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_18_fu_15836 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_19_fu_9948 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_19_fu_9952 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_19_fu_16092 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_1_fu_5340 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_1_fu_5344 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_1_fu_11484 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_20_fu_10204 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_20_fu_10208 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_20_fu_16348 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_21_fu_10460 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_21_fu_10464 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_21_fu_16604 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_22_fu_10716 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_22_fu_10720 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_22_fu_16860 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_23_fu_10972 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_23_fu_10976 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_23_fu_17116 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_2_fu_5596 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_2_fu_5600 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_2_fu_11740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_3_fu_5852 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_3_fu_5856 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_3_fu_11996 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_4_fu_6108 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_4_fu_6112 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_4_fu_12252 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_5_fu_6364 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_5_fu_6368 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_5_fu_12508 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_6_fu_6620 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_6_fu_6624 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_6_fu_12764 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_7_fu_6876 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_7_fu_6880 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_7_fu_13020 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_8_fu_7132 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_8_fu_7136 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_8_fu_13276 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_48_9_fu_7388 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_9_fu_7392 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_9_fu_13532 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_48_fu_11228 <= grp_fu_25187_p1;
        ref_patch_dx_23_49_fu_11232 <= grp_fu_25193_p1;
        ref_patch_dy_23_48_fu_17372 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_10_fu_7652 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_10_fu_13792 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_10_fu_13796 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_11_fu_7908 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_11_fu_14048 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_11_fu_14052 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_12_fu_8164 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_12_fu_14304 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_12_fu_14308 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_13_fu_8420 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_13_fu_14560 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_13_fu_14564 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_14_fu_8676 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_14_fu_14816 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_14_fu_14820 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_15_fu_8932 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_15_fu_15072 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_15_fu_15076 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_16_fu_9188 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_16_fu_15328 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_16_fu_15332 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_17_fu_9444 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_17_fu_15584 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_17_fu_15588 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_18_fu_9700 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_18_fu_15840 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_18_fu_15844 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_19_fu_9956 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_19_fu_16096 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_19_fu_16100 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_1_fu_5348 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_1_fu_11488 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_1_fu_11492 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_20_fu_10212 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_20_fu_16352 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_20_fu_16356 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_21_fu_10468 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_21_fu_16608 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_21_fu_16612 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_22_fu_10724 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_22_fu_16864 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_22_fu_16868 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_23_fu_10980 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_23_fu_17120 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_23_fu_17124 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_2_fu_5604 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_2_fu_11744 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_2_fu_11748 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_3_fu_5860 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_3_fu_12000 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_3_fu_12004 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_4_fu_6116 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_4_fu_12256 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_4_fu_12260 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_5_fu_6372 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_5_fu_12512 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_5_fu_12516 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_6_fu_6628 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_6_fu_12768 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_6_fu_12772 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_7_fu_6884 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_7_fu_13024 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_7_fu_13028 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_8_fu_7140 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_8_fu_13280 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_8_fu_13284 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_50_9_fu_7396 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_9_fu_13536 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_9_fu_13540 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_50_fu_11236 <= grp_fu_25190_p1;
        ref_patch_dy_23_49_fu_17376 <= grp_fu_25187_p1;
        ref_patch_dy_23_50_fu_17380 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_10_fu_7656 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_10_fu_7660 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_10_fu_13800 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_11_fu_7912 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_11_fu_7916 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_11_fu_14056 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_12_fu_8168 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_12_fu_8172 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_12_fu_14312 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_13_fu_8424 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_13_fu_8428 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_13_fu_14568 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_14_fu_8680 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_14_fu_8684 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_14_fu_14824 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_15_fu_8936 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_15_fu_8940 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_15_fu_15080 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_16_fu_9192 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_16_fu_9196 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_16_fu_15336 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_17_fu_9448 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_17_fu_9452 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_17_fu_15592 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_18_fu_9704 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_18_fu_9708 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_18_fu_15848 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_19_fu_9960 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_19_fu_9964 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_19_fu_16104 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_1_fu_5352 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_1_fu_5356 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_1_fu_11496 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_20_fu_10216 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_20_fu_10220 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_20_fu_16360 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_21_fu_10472 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_21_fu_10476 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_21_fu_16616 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_22_fu_10728 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_22_fu_10732 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_22_fu_16872 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_23_fu_10984 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_23_fu_10988 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_23_fu_17128 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_2_fu_5608 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_2_fu_5612 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_2_fu_11752 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_3_fu_5864 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_3_fu_5868 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_3_fu_12008 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_4_fu_6120 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_4_fu_6124 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_4_fu_12264 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_5_fu_6376 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_5_fu_6380 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_5_fu_12520 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_6_fu_6632 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_6_fu_6636 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_6_fu_12776 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_7_fu_6888 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_7_fu_6892 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_7_fu_13032 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_8_fu_7144 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_8_fu_7148 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_8_fu_13288 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_51_9_fu_7400 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_9_fu_7404 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_9_fu_13544 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_51_fu_11240 <= grp_fu_25187_p1;
        ref_patch_dx_23_52_fu_11244 <= grp_fu_25193_p1;
        ref_patch_dy_23_51_fu_17384 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd9))) begin
        ref_patch_dx_23_53_10_fu_7664 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_10_fu_13804 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_10_fu_13808 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd10))) begin
        ref_patch_dx_23_53_11_fu_7920 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_11_fu_14060 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_11_fu_14064 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd11))) begin
        ref_patch_dx_23_53_12_fu_8176 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_12_fu_14316 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_12_fu_14320 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd12))) begin
        ref_patch_dx_23_53_13_fu_8432 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_13_fu_14572 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_13_fu_14576 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd13))) begin
        ref_patch_dx_23_53_14_fu_8688 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_14_fu_14828 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_14_fu_14832 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd14))) begin
        ref_patch_dx_23_53_15_fu_8944 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_15_fu_15084 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_15_fu_15088 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd15))) begin
        ref_patch_dx_23_53_16_fu_9200 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_16_fu_15340 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_16_fu_15344 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd16))) begin
        ref_patch_dx_23_53_17_fu_9456 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_17_fu_15596 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_17_fu_15600 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd17))) begin
        ref_patch_dx_23_53_18_fu_9712 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_18_fu_15852 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_18_fu_15856 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd18))) begin
        ref_patch_dx_23_53_19_fu_9968 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_19_fu_16108 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_19_fu_16112 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd0))) begin
        ref_patch_dx_23_53_1_fu_5360 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_1_fu_11500 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_1_fu_11504 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd19))) begin
        ref_patch_dx_23_53_20_fu_10224 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_20_fu_16364 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_20_fu_16368 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd20))) begin
        ref_patch_dx_23_53_21_fu_10480 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_21_fu_16620 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_21_fu_16624 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd21))) begin
        ref_patch_dx_23_53_22_fu_10736 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_22_fu_16876 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_22_fu_16880 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd22))) begin
        ref_patch_dx_23_53_23_fu_10992 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_23_fu_17132 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_23_fu_17136 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd1))) begin
        ref_patch_dx_23_53_2_fu_5616 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_2_fu_11756 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_2_fu_11760 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd2))) begin
        ref_patch_dx_23_53_3_fu_5872 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_3_fu_12012 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_3_fu_12016 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd3))) begin
        ref_patch_dx_23_53_4_fu_6128 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_4_fu_12268 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_4_fu_12272 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd4))) begin
        ref_patch_dx_23_53_5_fu_6384 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_5_fu_12524 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_5_fu_12528 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd5))) begin
        ref_patch_dx_23_53_6_fu_6640 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_6_fu_12780 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_6_fu_12784 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd6))) begin
        ref_patch_dx_23_53_7_fu_6896 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_7_fu_13036 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_7_fu_13040 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd7))) begin
        ref_patch_dx_23_53_8_fu_7152 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_8_fu_13292 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_8_fu_13296 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & (k_reg_21481 == 5'd8))) begin
        ref_patch_dx_23_53_9_fu_7408 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_9_fu_13548 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_9_fu_13552 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001) & ((k_reg_21481 == 5'd23) | ((k_reg_21481 == 5'd24) | ((k_reg_21481 == 5'd25) | ((k_reg_21481 == 5'd26) | ((k_reg_21481 == 5'd27) | ((k_reg_21481 == 5'd28) | ((k_reg_21481 == 5'd29) | ((k_reg_21481 == 5'd30) | (k_reg_21481 == 5'd31))))))))))) begin
        ref_patch_dx_23_53_fu_11248 <= grp_fu_25190_p1;
        ref_patch_dy_23_52_fu_17388 <= grp_fu_25187_p1;
        ref_patch_dy_23_53_fu_17392 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_54_10_fu_7668 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_10_fu_7672 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_10_fu_13812 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_54_11_fu_7924 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_11_fu_7928 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_11_fu_14068 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_54_12_fu_8180 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_12_fu_8184 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_12_fu_14324 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_54_13_fu_8436 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_13_fu_8440 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_13_fu_14580 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_54_14_fu_8692 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_14_fu_8696 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_14_fu_14836 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_54_15_fu_8948 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_15_fu_8952 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_15_fu_15092 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_54_16_fu_9204 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_16_fu_9208 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_16_fu_15348 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_54_17_fu_9460 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_17_fu_9464 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_17_fu_15604 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_54_18_fu_9716 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_18_fu_9720 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_18_fu_15860 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_54_19_fu_9972 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_19_fu_9976 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_19_fu_16116 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_54_1_fu_5364 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_1_fu_5368 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_1_fu_11508 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_54_20_fu_10228 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_20_fu_10232 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_20_fu_16372 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_54_21_fu_10484 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_21_fu_10488 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_21_fu_16628 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_54_22_fu_10740 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_22_fu_10744 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_22_fu_16884 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_54_23_fu_10996 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_23_fu_11000 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_23_fu_17140 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_54_2_fu_5620 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_2_fu_5624 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_2_fu_11764 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_54_3_fu_5876 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_3_fu_5880 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_3_fu_12020 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_54_4_fu_6132 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_4_fu_6136 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_4_fu_12276 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_54_5_fu_6388 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_5_fu_6392 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_5_fu_12532 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_54_6_fu_6644 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_6_fu_6648 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_6_fu_12788 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_54_7_fu_6900 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_7_fu_6904 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_7_fu_13044 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_54_8_fu_7156 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_8_fu_7160 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_8_fu_13300 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_54_9_fu_7412 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_9_fu_7416 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_9_fu_13556 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_54_fu_11252 <= grp_fu_25187_p1;
        ref_patch_dx_23_55_fu_11256 <= grp_fu_25193_p1;
        ref_patch_dy_23_54_fu_17396 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_56_10_fu_7676 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_10_fu_13816 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_10_fu_13820 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_56_11_fu_7932 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_11_fu_14072 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_11_fu_14076 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_56_12_fu_8188 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_12_fu_14328 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_12_fu_14332 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_56_13_fu_8444 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_13_fu_14584 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_13_fu_14588 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_56_14_fu_8700 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_14_fu_14840 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_14_fu_14844 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_56_15_fu_8956 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_15_fu_15096 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_15_fu_15100 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_56_16_fu_9212 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_16_fu_15352 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_16_fu_15356 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_56_17_fu_9468 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_17_fu_15608 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_17_fu_15612 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_56_18_fu_9724 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_18_fu_15864 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_18_fu_15868 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_56_19_fu_9980 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_19_fu_16120 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_19_fu_16124 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_56_1_fu_5372 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_1_fu_11512 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_1_fu_11516 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_56_20_fu_10236 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_20_fu_16376 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_20_fu_16380 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_56_21_fu_10492 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_21_fu_16632 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_21_fu_16636 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_56_22_fu_10748 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_22_fu_16888 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_22_fu_16892 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_56_23_fu_11004 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_23_fu_17144 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_23_fu_17148 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_56_2_fu_5628 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_2_fu_11768 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_2_fu_11772 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_56_3_fu_5884 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_3_fu_12024 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_3_fu_12028 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_56_4_fu_6140 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_4_fu_12280 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_4_fu_12284 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_56_5_fu_6396 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_5_fu_12536 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_5_fu_12540 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_56_6_fu_6652 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_6_fu_12792 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_6_fu_12796 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_56_7_fu_6908 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_7_fu_13048 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_7_fu_13052 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_56_8_fu_7164 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_8_fu_13304 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_8_fu_13308 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_56_9_fu_7420 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_9_fu_13560 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_9_fu_13564 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_56_fu_11260 <= grp_fu_25190_p1;
        ref_patch_dy_23_55_fu_17400 <= grp_fu_25187_p1;
        ref_patch_dy_23_56_fu_17404 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_57_10_fu_7680 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_10_fu_7684 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_10_fu_13824 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_57_11_fu_7936 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_11_fu_7940 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_11_fu_14080 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_57_12_fu_8192 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_12_fu_8196 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_12_fu_14336 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_57_13_fu_8448 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_13_fu_8452 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_13_fu_14592 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_57_14_fu_8704 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_14_fu_8708 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_14_fu_14848 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_57_15_fu_8960 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_15_fu_8964 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_15_fu_15104 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_57_16_fu_9216 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_16_fu_9220 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_16_fu_15360 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_57_17_fu_9472 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_17_fu_9476 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_17_fu_15616 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_57_18_fu_9728 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_18_fu_9732 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_18_fu_15872 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_57_19_fu_9984 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_19_fu_9988 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_19_fu_16128 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_57_1_fu_5376 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_1_fu_5380 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_1_fu_11520 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_57_20_fu_10240 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_20_fu_10244 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_20_fu_16384 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_57_21_fu_10496 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_21_fu_10500 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_21_fu_16640 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_57_22_fu_10752 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_22_fu_10756 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_22_fu_16896 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_57_23_fu_11008 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_23_fu_11012 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_23_fu_17152 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_57_2_fu_5632 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_2_fu_5636 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_2_fu_11776 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_57_3_fu_5888 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_3_fu_5892 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_3_fu_12032 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_57_4_fu_6144 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_4_fu_6148 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_4_fu_12288 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_57_5_fu_6400 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_5_fu_6404 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_5_fu_12544 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_57_6_fu_6656 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_6_fu_6660 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_6_fu_12800 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_57_7_fu_6912 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_7_fu_6916 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_7_fu_13056 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_57_8_fu_7168 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_8_fu_7172 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_8_fu_13312 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_57_9_fu_7424 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_9_fu_7428 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_9_fu_13568 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_57_fu_11264 <= grp_fu_25187_p1;
        ref_patch_dx_23_58_fu_11268 <= grp_fu_25193_p1;
        ref_patch_dy_23_57_fu_17408 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_59_10_fu_7688 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_10_fu_13828 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_10_fu_13832 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_59_11_fu_7944 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_11_fu_14084 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_11_fu_14088 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_59_12_fu_8200 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_12_fu_14340 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_12_fu_14344 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_59_13_fu_8456 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_13_fu_14596 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_13_fu_14600 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_59_14_fu_8712 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_14_fu_14852 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_14_fu_14856 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_59_15_fu_8968 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_15_fu_15108 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_15_fu_15112 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_59_16_fu_9224 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_16_fu_15364 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_16_fu_15368 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_59_17_fu_9480 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_17_fu_15620 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_17_fu_15624 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_59_18_fu_9736 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_18_fu_15876 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_18_fu_15880 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_59_19_fu_9992 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_19_fu_16132 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_19_fu_16136 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_59_1_fu_5384 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_1_fu_11524 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_1_fu_11528 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_59_20_fu_10248 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_20_fu_16388 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_20_fu_16392 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_59_21_fu_10504 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_21_fu_16644 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_21_fu_16648 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_59_22_fu_10760 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_22_fu_16900 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_22_fu_16904 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_59_23_fu_11016 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_23_fu_17156 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_23_fu_17160 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_59_2_fu_5640 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_2_fu_11780 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_2_fu_11784 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_59_3_fu_5896 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_3_fu_12036 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_3_fu_12040 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_59_4_fu_6152 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_4_fu_12292 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_4_fu_12296 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_59_5_fu_6408 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_5_fu_12548 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_5_fu_12552 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_59_6_fu_6664 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_6_fu_12804 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_6_fu_12808 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_59_7_fu_6920 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_7_fu_13060 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_7_fu_13064 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_59_8_fu_7176 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_8_fu_13316 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_8_fu_13320 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_59_9_fu_7432 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_9_fu_13572 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_9_fu_13576 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_59_fu_11272 <= grp_fu_25190_p1;
        ref_patch_dy_23_58_fu_17412 <= grp_fu_25187_p1;
        ref_patch_dy_23_59_fu_17416 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_10_fu_7728 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_10_fu_13868 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_11_fu_7984 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_11_fu_14124 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_12_fu_8240 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_12_fu_14380 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_13_fu_8496 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_13_fu_14636 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_14_fu_8752 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_14_fu_14892 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_15_fu_9008 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_15_fu_15148 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_16_fu_9264 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_16_fu_15404 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_17_fu_9520 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_17_fu_15660 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_18_fu_9776 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_18_fu_15916 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_19_fu_10032 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_19_fu_16172 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_1_fu_5424 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_1_fu_11564 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_20_fu_10288 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_20_fu_16428 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_21_fu_10544 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_21_fu_16684 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_22_fu_10800 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_22_fu_16940 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_5_23_fu_11056 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_23_fu_17196 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_2_fu_5680 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_2_fu_11820 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_3_fu_5936 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_3_fu_12076 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_4_fu_6192 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_4_fu_12332 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_5_fu_6448 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_5_fu_12588 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_6_fu_6704 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_6_fu_12844 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_7_fu_6960 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_7_fu_13100 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_8_fu_7216 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_8_fu_13356 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_9_fu_7472 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_9_fu_13612 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_5_fu_5168 <= grp_fu_25190_p1;
        ref_patch_dy_23_4_fu_11308 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_60_10_fu_7692 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_10_fu_7696 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_10_fu_13836 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_60_11_fu_7948 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_11_fu_7952 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_11_fu_14092 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_60_12_fu_8204 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_12_fu_8208 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_12_fu_14348 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_60_13_fu_8460 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_13_fu_8464 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_13_fu_14604 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_60_14_fu_8716 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_14_fu_8720 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_14_fu_14860 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_60_15_fu_8972 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_15_fu_8976 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_15_fu_15116 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_60_16_fu_9228 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_16_fu_9232 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_16_fu_15372 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_60_17_fu_9484 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_17_fu_9488 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_17_fu_15628 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_60_18_fu_9740 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_18_fu_9744 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_18_fu_15884 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_60_19_fu_9996 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_19_fu_10000 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_19_fu_16140 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_60_1_fu_5388 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_1_fu_5392 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_1_fu_11532 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_60_20_fu_10252 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_20_fu_10256 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_20_fu_16396 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_60_21_fu_10508 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_21_fu_10512 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_21_fu_16652 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_60_22_fu_10764 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_22_fu_10768 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_22_fu_16908 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_60_23_fu_11020 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_23_fu_11024 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_23_fu_17164 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_60_2_fu_5644 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_2_fu_5648 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_2_fu_11788 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_60_3_fu_5900 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_3_fu_5904 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_3_fu_12044 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_60_4_fu_6156 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_4_fu_6160 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_4_fu_12300 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_60_5_fu_6412 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_5_fu_6416 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_5_fu_12556 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_60_6_fu_6668 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_6_fu_6672 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_6_fu_12812 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_60_7_fu_6924 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_7_fu_6928 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_7_fu_13068 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_60_8_fu_7180 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_8_fu_7184 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_8_fu_13324 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_60_9_fu_7436 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_9_fu_7440 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_9_fu_13580 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_60_fu_11276 <= grp_fu_25187_p1;
        ref_patch_dx_23_61_fu_11280 <= grp_fu_25193_p1;
        ref_patch_dy_23_60_fu_17420 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_62_10_fu_7700 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_10_fu_13840 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_10_fu_13844 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_62_11_fu_7956 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_11_fu_14096 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_11_fu_14100 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_62_12_fu_8212 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_12_fu_14352 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_12_fu_14356 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_62_13_fu_8468 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_13_fu_14608 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_13_fu_14612 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_62_14_fu_8724 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_14_fu_14864 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_14_fu_14868 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_62_15_fu_8980 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_15_fu_15120 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_15_fu_15124 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_62_16_fu_9236 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_16_fu_15376 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_16_fu_15380 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_62_17_fu_9492 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_17_fu_15632 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_17_fu_15636 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_62_18_fu_9748 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_18_fu_15888 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_18_fu_15892 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_62_19_fu_10004 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_19_fu_16144 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_19_fu_16148 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_62_1_fu_5396 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_1_fu_11536 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_1_fu_11540 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_62_20_fu_10260 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_20_fu_16400 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_20_fu_16404 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_62_21_fu_10516 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_21_fu_16656 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_21_fu_16660 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_62_22_fu_10772 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_22_fu_16912 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_22_fu_16916 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_62_23_fu_11028 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_23_fu_17168 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_23_fu_17172 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_62_2_fu_5652 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_2_fu_11792 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_2_fu_11796 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_62_3_fu_5908 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_3_fu_12048 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_3_fu_12052 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_62_4_fu_6164 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_4_fu_12304 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_4_fu_12308 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_62_5_fu_6420 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_5_fu_12560 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_5_fu_12564 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_62_6_fu_6676 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_6_fu_12816 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_6_fu_12820 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_62_7_fu_6932 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_7_fu_13072 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_7_fu_13076 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_62_8_fu_7188 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_8_fu_13328 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_8_fu_13332 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_62_9_fu_7444 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_9_fu_13584 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_9_fu_13588 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_62_fu_11284 <= grp_fu_25190_p1;
        ref_patch_dy_23_61_fu_17424 <= grp_fu_25187_p1;
        ref_patch_dy_23_62_fu_17428 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd9))) begin
        ref_patch_dx_23_63_10_fu_7704 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_10_fu_13848 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd10))) begin
        ref_patch_dx_23_63_11_fu_7960 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_11_fu_14104 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd11))) begin
        ref_patch_dx_23_63_12_fu_8216 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_12_fu_14360 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd12))) begin
        ref_patch_dx_23_63_13_fu_8472 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_13_fu_14616 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd13))) begin
        ref_patch_dx_23_63_14_fu_8728 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_14_fu_14872 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd14))) begin
        ref_patch_dx_23_63_15_fu_8984 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_15_fu_15128 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd15))) begin
        ref_patch_dx_23_63_16_fu_9240 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_16_fu_15384 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd16))) begin
        ref_patch_dx_23_63_17_fu_9496 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_17_fu_15640 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd17))) begin
        ref_patch_dx_23_63_18_fu_9752 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_18_fu_15896 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd18))) begin
        ref_patch_dx_23_63_19_fu_10008 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_19_fu_16152 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd0))) begin
        ref_patch_dx_23_63_1_fu_5400 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_1_fu_11544 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd19))) begin
        ref_patch_dx_23_63_20_fu_10264 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_20_fu_16408 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd20))) begin
        ref_patch_dx_23_63_21_fu_10520 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_21_fu_16664 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd21))) begin
        ref_patch_dx_23_63_22_fu_10776 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_22_fu_16920 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd22))) begin
        ref_patch_dx_23_63_23_fu_11032 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_23_fu_17176 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd1))) begin
        ref_patch_dx_23_63_2_fu_5656 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_2_fu_11800 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd2))) begin
        ref_patch_dx_23_63_3_fu_5912 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_3_fu_12056 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd3))) begin
        ref_patch_dx_23_63_4_fu_6168 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_4_fu_12312 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd4))) begin
        ref_patch_dx_23_63_5_fu_6424 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_5_fu_12568 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd5))) begin
        ref_patch_dx_23_63_6_fu_6680 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_6_fu_12824 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd6))) begin
        ref_patch_dx_23_63_7_fu_6936 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_7_fu_13080 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd7))) begin
        ref_patch_dx_23_63_8_fu_7192 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_8_fu_13336 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (k_reg_21481_pp4_iter1_reg == 5'd8))) begin
        ref_patch_dx_23_63_9_fu_7448 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_9_fu_13592 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & ((k_reg_21481_pp4_iter1_reg == 5'd23) | ((k_reg_21481_pp4_iter1_reg == 5'd24) | ((k_reg_21481_pp4_iter1_reg == 5'd25) | ((k_reg_21481_pp4_iter1_reg == 5'd26) | ((k_reg_21481_pp4_iter1_reg == 5'd27) | ((k_reg_21481_pp4_iter1_reg == 5'd28) | ((k_reg_21481_pp4_iter1_reg == 5'd29) | ((k_reg_21481_pp4_iter1_reg == 5'd30) | (k_reg_21481_pp4_iter1_reg == 5'd31))))))))))) begin
        ref_patch_dx_23_63_fu_11288 <= grp_fu_25190_p1;
        ref_patch_dy_23_63_fu_17432 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_10_fu_7736 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_10_fu_13876 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_11_fu_7992 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_11_fu_14132 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_12_fu_8248 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_12_fu_14388 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_13_fu_8504 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_13_fu_14644 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_14_fu_8760 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_14_fu_14900 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_15_fu_9016 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_15_fu_15156 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_16_fu_9272 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_16_fu_15412 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_17_fu_9528 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_17_fu_15668 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_18_fu_9784 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_18_fu_15924 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_19_fu_10040 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_19_fu_16180 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_1_fu_5432 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_1_fu_11572 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_20_fu_10296 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_20_fu_16436 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_21_fu_10552 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_21_fu_16692 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_22_fu_10808 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_22_fu_16948 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_7_23_fu_11064 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_23_fu_17204 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_2_fu_5688 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_2_fu_11828 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_3_fu_5944 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_3_fu_12084 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_4_fu_6200 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_4_fu_12340 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_5_fu_6456 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_5_fu_12596 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_6_fu_6712 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_6_fu_12852 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_7_fu_6968 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_7_fu_13108 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_8_fu_7224 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_8_fu_13364 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_9_fu_7480 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_9_fu_13620 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_7_fu_5176 <= grp_fu_25190_p1;
        ref_patch_dy_23_6_fu_11316 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_10_fu_7740 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_10_fu_13884 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_11_fu_7996 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_11_fu_14140 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_12_fu_8252 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_12_fu_14396 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_13_fu_8508 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_13_fu_14652 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_14_fu_8764 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_14_fu_14908 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_15_fu_9020 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_15_fu_15164 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_16_fu_9276 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_16_fu_15420 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_17_fu_9532 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_17_fu_15676 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_18_fu_9788 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_18_fu_15932 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_19_fu_10044 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_19_fu_16188 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_1_fu_5436 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_1_fu_11580 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_20_fu_10300 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_20_fu_16444 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_21_fu_10556 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_21_fu_16700 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_22_fu_10812 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_22_fu_16956 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dx_23_8_23_fu_11068 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_23_fu_17212 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_2_fu_5692 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_2_fu_11836 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_3_fu_5948 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_3_fu_12092 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_4_fu_6204 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_4_fu_12348 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_5_fu_6460 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_5_fu_12604 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_6_fu_6716 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_6_fu_12860 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_7_fu_6972 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_7_fu_13116 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_8_fu_7228 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_8_fu_13372 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_9_fu_7484 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_9_fu_13628 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dx_23_8_fu_5180 <= grp_fu_25187_p1;
        ref_patch_dy_23_8_fu_11324 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_0_10_reg_79862 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_0_14_reg_79928 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_0_15_reg_79965 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dy_0_61_47_reg_80648 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_0_8_reg_79833 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_10_fu_13852 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_11_fu_14108 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_12_fu_14364 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_13_fu_14620 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_14_fu_14876 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_15_fu_15132 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_16_fu_15388 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_17_fu_15644 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_18_fu_15900 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_19_fu_16156 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_1_fu_11548 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_20_fu_16412 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_21_fu_16668 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_22_fu_16924 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dy_23_0_23_fu_17180 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_2_fu_11804 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_3_fu_12060 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_4_fu_12316 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_5_fu_12572 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_6_fu_12828 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_7_fu_13084 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_8_fu_13340 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_9_fu_13596 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_0_fu_11292 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd10) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_10_fu_13856 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd11) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_11_fu_14112 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd12) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_12_fu_14368 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd13) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_13_fu_14624 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd14) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_14_fu_14880 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd15) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_15_fu_15136 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd16) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_16_fu_15392 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd17) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_17_fu_15648 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd18) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_18_fu_15904 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd19) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_19_fu_16160 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd1) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_1_fu_11552 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd20) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_20_fu_16416 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd21) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_21_fu_16672 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd22) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_22_fu_16928 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & ((((((((((k_reg_21481 == 5'd30) & (exitcond1_reg_79495 == 1'd0)) | ((k_reg_21481 == 5'd31) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd29) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd28) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd27) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd26) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd25) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd24) & (exitcond1_reg_79495 == 1'd0))) | ((k_reg_21481 == 5'd23) & (exitcond1_reg_79495 == 1'd0))))) begin
        ref_patch_dy_23_1_23_fu_17184 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd2) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_2_fu_11808 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd3) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_3_fu_12064 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd4) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_4_fu_12320 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd5) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_5_fu_12576 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd6) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_6_fu_12832 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd7) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_7_fu_13088 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd8) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_8_fu_13344 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd9) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_9_fu_13600 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (k_reg_21481 == 5'd0) & (exitcond1_reg_79495 == 1'd0))) begin
        ref_patch_dy_23_1_fu_11296 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25534 <= grp_fu_25196_p26;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25538 <= grp_fu_25250_p26;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25542 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25556 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25570 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_25584 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_25598 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_25606 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25620 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25635 <= grp_fu_25156_p2;
        reg_25653 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_25644 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25665 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25679 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25688 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_25700 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25713 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25721 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25730 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25740 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25756 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25764 <= grp_fu_25187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25774 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25789 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25798 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25806 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25814 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25822 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25834 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_25841 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_25849 <= grp_fu_25160_p2;
        reg_25858 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25866 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25880 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25888 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_25895 <= grp_fu_25190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25909 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25918 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25924 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25932 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_25941 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25948 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25957 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25966 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25972 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_25980 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_25995 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26003 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26010 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26018 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26026 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26038 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26045 <= grp_fu_25160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26051 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26063 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26072 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26081 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26088 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26101 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26109 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26117 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26126 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26135 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26142 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26154 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26163 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26170 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26177 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26185 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26196 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26205 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26213 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26219 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26228 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26234 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26245 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26251 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26259 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26267 <= grp_fu_25193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26280 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26287 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26295 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26301 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26310 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26318 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26325 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26331 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26339 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26347 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26354 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26361 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26368 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26375 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26381 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26387 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26393 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26400 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26407 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26415 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26422 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26431 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26439 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26447 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26454 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26461 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26467 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26476 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26483 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26491 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage28_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26499 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26508 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26516 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26523 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26530 <= grp_fu_25196_p26;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26534 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26540 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26547 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26554 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26560 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage28_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26566 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26573 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26580 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26587 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage32_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage32)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26594 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage27_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26602 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26609 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26617 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage30_11001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26625 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage32_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage32)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26633 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26641 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)))) begin
        reg_26648 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        reg_26656 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage28_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_26662 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)))) begin
        reg_26669 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage27_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)))) begin
        reg_26675 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage33_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)))) begin
        reg_26681 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)))) begin
        reg_26688 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage35_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_26694 <= grp_fu_25144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_26701 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage30_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_26707 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)))) begin
        reg_26714 <= grp_fu_25132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)))) begin
        reg_26720 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage28_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_26726 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage35_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_26732 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage39_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage39)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_26738 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        tmp190_reg_80701 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp214_reg_80666 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage39))) begin
        tmp220_reg_80721 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        tmp236_reg_80661 <= grp_fu_25128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        tmp252_reg_80691 <= grp_fu_25140_p2;
        tmp453_reg_80696 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28))) begin
        tmp267_reg_80711 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        tmp270_reg_80671 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        tmp314_reg_80676 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp329_reg_80686 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        tmp345_reg_80731 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27))) begin
        tmp376_reg_80706 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29))) begin
        tmp391_reg_80716 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41))) begin
        tmp406_reg_80726 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp438_reg_80681 <= grp_fu_25136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33))) begin
        tmp_100_reg_80752 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        tmp_101_reg_80791 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        tmp_102_reg_80803 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage38))) begin
        tmp_103_reg_80768 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        tmp_104_reg_80786 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage39))) begin
        tmp_105_reg_80774 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        tmp_108_reg_80797 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        tmp_109_reg_80808 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage37))) begin
        tmp_110_reg_80869 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        tmp_111_reg_80813 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp_112_reg_80829 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp_112_reg_80829_pp4_iter4_reg <= tmp_112_reg_80829;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond6_fu_59442_p2 == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        tmp_116_reg_98065 <= tmp_116_fu_59454_p50;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        tmp_141_reg_80834 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        tmp_141_reg_80834_pp4_iter4_reg <= tmp_141_reg_80834;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        tmp_142_reg_80819 <= grp_fu_25160_p2;
        tmp_143_reg_80824 <= grp_fu_25164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_144_reg_80844 <= grp_fu_25144_p2;
        tmp_150_reg_80849 <= grp_fu_25148_p2;
        tmp_154_reg_80854 <= grp_fu_25152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_144_reg_80844_pp4_iter4_reg <= tmp_144_reg_80844;
        tmp_150_reg_80849_pp4_iter4_reg <= tmp_150_reg_80849;
        tmp_154_reg_80854_pp4_iter4_reg <= tmp_154_reg_80854;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp_147_reg_80839 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp_147_reg_80839_pp4_iter4_reg <= tmp_147_reg_80839;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28))) begin
        tmp_152_reg_80742 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29))) begin
        tmp_153_reg_80859 <= grp_fu_25144_p2;
        tmp_156_reg_80864 <= grp_fu_25148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29))) begin
        tmp_153_reg_80859_pp4_iter4_reg <= tmp_153_reg_80859;
        tmp_156_reg_80864_pp4_iter4_reg <= tmp_156_reg_80864;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_164_cast_reg_79504[7 : 0] <= tmp_164_cast_fu_27514_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31))) begin
        tmp_168_neg_reg_80874 <= tmp_168_neg_fu_44505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_175_cast_reg_79515[7 : 0] <= tmp_175_cast_fu_27533_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34))) begin
        tmp_177_neg_reg_80884 <= tmp_177_neg_fu_44518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_185_1_cast_reg_79526[7 : 0] <= tmp_185_1_cast_fu_27552_p1[7 : 0];
        tmp_189_1_cast_reg_79532[7 : 0] <= tmp_189_1_cast_fu_27556_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_185_2_cast_reg_79554[7 : 0] <= tmp_185_2_cast_fu_27590_p1[7 : 0];
        tmp_196_2_cast_reg_79565[7 : 0] <= tmp_196_2_cast_fu_27604_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_185_3_cast_reg_79582[7 : 0] <= tmp_185_3_cast_fu_27752_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_185_4_cast_reg_79609[7 : 0] <= tmp_185_4_cast_fu_28035_p1[7 : 0];
        tmp_196_4_cast_reg_79620[7 : 0] <= tmp_196_4_cast_fu_28049_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_185_5_cast_reg_79637[7 : 0] <= tmp_185_5_cast_fu_28197_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_185_6_cast_reg_79664[7 : 0] <= tmp_185_6_cast_fu_28720_p1[7 : 0];
        tmp_196_6_cast_reg_79674[7 : 0] <= tmp_196_6_cast_fu_28734_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_10_cast_reg_79755[7 : 0] <= tmp_196_10_cast_fu_29951_p1[7 : 0];
        tmp_196_11_cast_reg_79766[7 : 0] <= tmp_196_11_cast_fu_29965_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_12_cast_reg_79783[7 : 0] <= tmp_196_12_cast_fu_30349_p1[7 : 0];
        tmp_196_13_cast_reg_79795[7 : 0] <= tmp_196_13_cast_fu_30363_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_14_cast_reg_79817[7 : 0] <= tmp_196_14_cast_fu_30640_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_15_cast_reg_79846[7 : 0] <= tmp_196_15_cast_fu_30917_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_16_cast_reg_79870[7 : 0] <= tmp_196_16_cast_fu_31300_p1[7 : 0];
        tmp_196_17_cast_reg_79882[7 : 0] <= tmp_196_17_cast_fu_31314_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_18_cast_reg_79899[7 : 0] <= tmp_196_18_cast_fu_31697_p1[7 : 0];
        tmp_196_19_cast_reg_79911[7 : 0] <= tmp_196_19_cast_fu_31711_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_1_cast_reg_79542[7 : 0] <= tmp_196_1_cast_fu_27571_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_20_cast_reg_79936[7 : 0] <= tmp_196_20_cast_fu_32094_p1[7 : 0];
        tmp_196_21_cast_reg_79948[7 : 0] <= tmp_196_21_cast_fu_32108_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_22_cast_reg_79978[7 : 0] <= tmp_196_22_cast_fu_32505_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_23_cast_reg_79999[7 : 0] <= tmp_196_23_cast_fu_32902_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_24_cast_reg_80015[7 : 0] <= tmp_196_24_cast_fu_33285_p1[7 : 0];
        tmp_196_25_cast_reg_80027[7 : 0] <= tmp_196_25_cast_fu_33299_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_26_cast_reg_80044[7 : 0] <= tmp_196_26_cast_fu_33682_p1[7 : 0];
        tmp_196_27_cast_reg_80056[7 : 0] <= tmp_196_27_cast_fu_33696_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_28_cast_reg_80073[7 : 0] <= tmp_196_28_cast_fu_34079_p1[7 : 0];
        tmp_196_29_cast_reg_80085[7 : 0] <= tmp_196_29_cast_fu_34093_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_30_cast_reg_80115[7 : 0] <= tmp_196_30_cast_fu_34490_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_31_cast_reg_80136[7 : 0] <= tmp_196_31_cast_fu_34887_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_32_cast_reg_80152[7 : 0] <= tmp_196_32_cast_fu_35270_p1[7 : 0];
        tmp_196_33_cast_reg_80164[7 : 0] <= tmp_196_33_cast_fu_35284_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_34_cast_reg_80181[7 : 0] <= tmp_196_34_cast_fu_35667_p1[7 : 0];
        tmp_196_35_cast_reg_80193[7 : 0] <= tmp_196_35_cast_fu_35681_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_36_cast_reg_80210[7 : 0] <= tmp_196_36_cast_fu_36064_p1[7 : 0];
        tmp_196_37_cast_reg_80227[7 : 0] <= tmp_196_37_cast_fu_36087_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_38_cast_reg_80244[7 : 0] <= tmp_196_38_cast_fu_36475_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_39_cast_reg_80273[7 : 0] <= tmp_196_39_cast_fu_36872_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_3_cast_reg_79593[7 : 0] <= tmp_196_3_cast_fu_27886_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_40_cast_reg_80289[7 : 0] <= tmp_196_40_cast_fu_37255_p1[7 : 0];
        tmp_196_41_cast_reg_80301[7 : 0] <= tmp_196_41_cast_fu_37269_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_42_cast_reg_80318[7 : 0] <= tmp_196_42_cast_fu_37652_p1[7 : 0];
        tmp_196_43_cast_reg_80335[7 : 0] <= tmp_196_43_cast_fu_37675_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_44_cast_reg_80352[7 : 0] <= tmp_196_44_cast_fu_38058_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_45_cast_reg_80369[7 : 0] <= tmp_196_45_cast_fu_38441_p1[7 : 0];
        tmp_196_46_cast_reg_80386[7 : 0] <= tmp_196_46_cast_fu_38469_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_47_cast_reg_80402[7 : 0] <= tmp_196_47_cast_fu_38857_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_48_cast_reg_80417[7 : 0] <= tmp_196_48_cast_fu_39240_p1[7 : 0];
        tmp_196_49_cast_reg_80433[7 : 0] <= tmp_196_49_cast_fu_39263_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_50_cast_reg_80449[7 : 0] <= tmp_196_50_cast_fu_39646_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_51_cast_reg_80465[7 : 0] <= tmp_196_51_cast_fu_40029_p1[7 : 0];
        tmp_196_52_cast_reg_80481[7 : 0] <= tmp_196_52_cast_fu_40052_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_53_cast_reg_80497[7 : 0] <= tmp_196_53_cast_fu_40435_p1[7 : 0];
        tmp_201_55_reg_80513 <= tmp_201_55_fu_40467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_54_cast_reg_80518[7 : 0] <= tmp_196_54_cast_fu_40832_p1[7 : 0];
        tmp_201_56_reg_80538 <= tmp_201_56_fu_40868_p2;
        tmp_201_57_reg_80543 <= tmp_201_57_fu_40877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_5_cast_reg_79648[7 : 0] <= tmp_196_5_cast_fu_28331_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_7_cast_reg_79696[7 : 0] <= tmp_196_7_cast_fu_29136_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_8_cast_reg_79716[7 : 0] <= tmp_196_8_cast_fu_29539_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_196_9_cast_reg_79727[7 : 0] <= tmp_196_9_cast_fu_29673_p1[7 : 0];
        tmp_196_cast_reg_79739[7 : 0] <= tmp_196_cast_fu_29687_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_201_58_reg_80563 <= tmp_201_58_fu_41268_p2;
        tmp_201_59_reg_80568 <= tmp_201_59_fu_41277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (exitcond1_reg_79495 == 1'd0))) begin
        tmp_201_60_reg_80588 <= tmp_201_60_fu_41663_p2;
        tmp_201_61_reg_80593 <= tmp_201_61_fu_41672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        tmp_205_60_reg_80656 <= grp_fu_25156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage29_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29))) begin
        tmp_209_s_reg_80747 <= grp_fu_25140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage34_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage34))) begin
        tmp_97_reg_80761 <= grp_fu_25172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_98_reg_80736 <= grp_fu_25168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        tmp_99_reg_80780 <= grp_fu_25172_p2;
    end
end

always @ (*) begin
    if ((exitcond4_fu_26793_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_26846_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_27160_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_27236_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state38 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state38 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_27502_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state42 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state42 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_fu_59442_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state285 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state285 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state291) & (my_pos_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter4 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0) & (exitcond1_reg_79495 == 1'd0))) begin
        ap_phi_mux_k_phi_fu_21485_p4 = k_1_reg_79499;
    end else begin
        ap_phi_mux_k_phi_fu_21485_p4 = k_reg_21481;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state291) & (my_pos_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_patches_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_patches_ARREADY = my_patches_ARREADY;
    end else begin
        ap_sig_ioackin_my_patches_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_pos_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_pos_ARREADY = my_pos_ARREADY;
    end else begin
        ap_sig_ioackin_my_pos_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_pos_AWREADY == 1'b0)) begin
        ap_sig_ioackin_my_pos_AWREADY = my_pos_AWREADY;
    end else begin
        ap_sig_ioackin_my_pos_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_pos_WREADY == 1'b0)) begin
        ap_sig_ioackin_my_pos_WREADY = my_pos_WREADY;
    end else begin
        ap_sig_ioackin_my_pos_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_region_data_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_region_data_ARREADY = my_region_data_ARREADY;
    end else begin
        ap_sig_ioackin_my_region_data_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_region_fcoord_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_region_fcoord_ARREADY = my_region_fcoord_ARREADY;
    end else begin
        ap_sig_ioackin_my_region_fcoord_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25128_p0 = reg_26126;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25128_p0 = reg_26339;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25128_p0 = reg_25972;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25128_p0 = reg_25995;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25128_p0 = reg_25841;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25128_p0 = reg_26368;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26301;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25880;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25679;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25932;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25941;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25128_p0 = reg_26038;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26135;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25834;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_26101;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26461;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_26325;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26361;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26154;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26331;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26295;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25814;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26177;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25806;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_26063;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25957;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25918;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25888;
    end else if ((((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25858;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25798;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25756;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25730;
    end else if ((((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25635;
    end else if ((((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p0 = reg_25598;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25606;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p0 = reg_25542;
    end else begin
        grp_fu_25128_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25128_p1 = reg_26045;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25128_p1 = reg_26310;
    end else if (((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        grp_fu_25128_p1 = reg_26109;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25128_p1 = reg_26072;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25128_p1 = reg_26063;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25128_p1 = reg_26154;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25128_p1 = reg_26400;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25128_p1 = reg_25858;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25128_p1 = reg_26101;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25972;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_26219;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25635;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_26483;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_26280;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25941;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_26375;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25756;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_25995;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25880;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25834;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25888;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_26228;
    end else if ((((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_25798;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25789;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_25966;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_26018;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25644;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25598;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25932;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25909;
    end else if ((((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_25841;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25814;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25774;
    end else if ((((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_25713;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25128_p1 = reg_25679;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25665;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25128_p1 = reg_25570;
    end else begin
        grp_fu_25128_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25132_p0 = tmp214_reg_80666;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25132_p0 = reg_26461;
    end else if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25132_p0 = reg_26010;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25132_p0 = reg_26154;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25132_p0 = reg_25841;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25132_p0 = reg_25789;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25132_p0 = reg_25756;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25132_p0 = reg_26219;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25132_p0 = reg_26580;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25132_p0 = reg_26656;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25132_p0 = reg_26196;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26018;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26259;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26467;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26003;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26072;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25858;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26560;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26318;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26109;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25880;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25814;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p0 = reg_26170;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25980;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26407;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26310;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25948;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25635;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25132_p0 = reg_26213;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25932;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26126;
    end else if ((((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p0 = reg_26163;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_26101;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25679;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = ref_patch_dy_0_10_reg_79862;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = ref_patch_dy_0_8_reg_79833;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25606;
    end else if ((((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p0 = reg_25941;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25822;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25764;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25700;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p0 = reg_25653;
    end else begin
        grp_fu_25132_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25132_p1 = reg_26109;
    end else if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25132_p1 = reg_26439;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25132_p1 = reg_26295;
    end else if (((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        grp_fu_25132_p1 = reg_25888;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25132_p1 = reg_26287;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25132_p1 = reg_25957;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25132_p1 = reg_25948;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25132_p1 = reg_26534;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25132_p1 = reg_26447;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25132_p1 = reg_26483;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25132_p1 = reg_25798;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25756;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26117;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26431;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26063;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26154;
    end else if ((((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_26368;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26301;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26381;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25635;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26177;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26126;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_26196;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25679;
    end else if ((((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_26135;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25644;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_25598;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25909;
    end else if ((((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_26038;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25995;
    end else if ((((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_25713;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25653;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25620;
    end else if ((((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_25834;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25895;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25866;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25542;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25132_p1 = reg_25740;
    end else if ((((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25132_p1 = reg_25688;
    end else begin
        grp_fu_25132_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25136_p0 = reg_26508;
    end else if (((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        grp_fu_25136_p0 = reg_26447;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25136_p0 = reg_26154;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25136_p0 = reg_26720;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25136_p0 = reg_26072;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25136_p0 = reg_26714;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25136_p0 = reg_25995;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25136_p0 = reg_26301;
    end else if (((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        grp_fu_25136_p0 = reg_26467;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25136_p0 = reg_26681;
    end else if ((((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)))) begin
        grp_fu_25136_p0 = reg_26163;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25136_p0 = reg_26117;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25136_p0 = reg_25606;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25136_p0 = reg_25598;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25136_p0 = reg_26331;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26476;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26142;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p0 = reg_26170;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26580;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26196;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25774;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26018;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25957;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26491;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26063;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26339;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p0 = reg_26010;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25542;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26259;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26219;
    end else if ((((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p0 = reg_26003;
    end else if ((((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p0 = reg_26205;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25665;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_26026;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25924;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p0 = reg_25570;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p0 = reg_25806;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p0 = reg_25644;
    end else begin
        grp_fu_25136_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25136_p1 = reg_26669;
    end else if (((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        grp_fu_25136_p1 = reg_26656;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25136_p1 = reg_26491;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25136_p1 = reg_26540;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25136_p1 = reg_26205;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25136_p1 = reg_25966;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25136_p1 = reg_26381;
    end else if ((((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)))) begin
        grp_fu_25136_p1 = reg_26554;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25136_p1 = reg_26675;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25136_p1 = reg_26003;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25136_p1 = reg_26431;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25136_p1 = reg_25635;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25136_p1 = reg_26267;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25136_p1 = reg_26126;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26163;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26245;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25822;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25909;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26339;
    end else if ((((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p1 = reg_26534;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25798;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25789;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25679;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p1 = reg_26415;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26251;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26038;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26117;
    end else if ((((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25136_p1 = reg_26109;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26234;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26287;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p1 = reg_25957;
    end else if ((((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25136_p1 = reg_25972;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26072;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25980;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25730;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_26051;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25948;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25849;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25136_p1 = reg_25721;
    end else begin
        grp_fu_25136_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25140_p0 = reg_26738;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25140_p0 = reg_26331;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25140_p0 = reg_26301;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25140_p0 = reg_26393;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25140_p0 = reg_26662;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25140_p0 = reg_26101;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25140_p0 = reg_26251;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25140_p0 = reg_25918;
    end else if ((((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)))) begin
        grp_fu_25140_p0 = reg_26483;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25140_p0 = reg_26625;
    end else if ((((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)))) begin
        grp_fu_25140_p0 = reg_26476;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25140_p0 = reg_25713;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25140_p0 = reg_26669;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)))) begin
        grp_fu_25140_p0 = reg_26523;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25140_p0 = reg_26491;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25140_p0 = reg_26318;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26439;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26415;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_25740;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26267;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_25570;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26010;
    end else if ((((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p0 = reg_26499;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26467;
    end else if ((((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p0 = reg_25909;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26454;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p0 = reg_26081;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26368;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26026;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p0 = reg_26347;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26185;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p0 = reg_25620;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26170;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_25700;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_26117;
    end else if ((((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p0 = reg_25721;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p0 = reg_25972;
    end else begin
        grp_fu_25140_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25140_p1 = tmp376_reg_80706;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25140_p1 = reg_26196;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25140_p1 = tmp236_reg_80661;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25140_p1 = reg_26415;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25140_p1 = reg_26625;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25140_p1 = reg_26063;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25140_p1 = reg_26347;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25140_p1 = tmp_205_60_reg_80656;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25140_p1 = reg_26400;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25140_p1 = reg_26694;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25140_p1 = reg_26609;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25140_p1 = reg_26587;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25140_p1 = reg_26259;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25140_p1 = reg_25730;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25140_p1 = reg_26594;
    end else if ((((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)))) begin
        grp_fu_25140_p1 = reg_26354;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_26499;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_25713;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_26422;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_25980;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25140_p1 = reg_26387;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_26439;
    end else if ((((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_26447;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_25841;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_26431;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_25849;
    end else if ((((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25140_p1 = reg_25806;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_26051;
    end else if ((((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_26245;
    end else if ((((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25140_p1 = reg_25653;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_25606;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_25924;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_25570;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_26142;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_26010;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_26045;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25140_p1 = reg_25880;
    end else begin
        grp_fu_25140_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage23_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b0 == ap_block_pp4_stage18_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18)))) begin
        grp_fu_25144_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp4_stage29_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage27_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27)) | ((1'b0 == ap_block_pp4_stage22_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage21_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b0 == ap_block_pp4_stage20_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage19_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage17_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b0 == ap_block_pp4_stage16_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage15_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15)) | ((1'b0 == ap_block_pp4_stage14_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage13_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage12_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage11_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage10_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage8_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage7_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage6_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage5_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage4_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage3_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage2_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage45_00001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage47_00001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage46_00001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage44_00001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage42_00001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_00001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage43_00001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage41_00001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_00001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_00001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_00001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_00001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage35_00001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_00001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage33_00001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_00001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage31_00001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_00001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage28_00001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage26_00001) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage25_00001) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage24_00001) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage1_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((1'b0 == ap_block_pp4_stage0_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        grp_fu_25144_opcode = 2'd0;
    end else begin
        grp_fu_25144_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25144_p0 = tmp_142_reg_80819;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25144_p0 = tmp_104_reg_80786;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25144_p0 = tmp220_reg_80721;
    end else if (((1'b0 == ap_block_pp4_stage29) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29))) begin
        grp_fu_25144_p0 = reg_26499;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25144_p0 = reg_26726;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25144_p0 = reg_26439;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25144_p0 = reg_26205;
    end else if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25144_p0 = reg_26560;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25144_p0 = reg_26467;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25144_p0 = reg_26587;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25144_p0 = reg_26117;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25144_p0 = reg_26331;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25144_p0 = reg_26701;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25144_p0 = reg_25764;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25144_p0 = reg_26142;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)))) begin
        grp_fu_25144_p0 = reg_26177;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25144_p0 = reg_26454;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25144_p0 = reg_26051;
    end else if ((((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p0 = reg_26287;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_25688;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26617;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26609;
    end else if ((((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p0 = reg_26594;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26126;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26566;
    end else if ((((1'b0 == ap_block_pp4_stage27) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p0 = reg_26540;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26354;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26185;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26219;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_25606;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_25700;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26072;
    end else if ((((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25144_p0 = reg_25665;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26318;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p0 = reg_26018;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_26267;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = reg_25740;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p0 = reg_26081;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p0 = ref_patch_dy_0_14_reg_79928;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p0 = reg_25774;
    end else begin
        grp_fu_25144_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25144_p1 = tmp_152_reg_80742;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25144_p1 = tmp_143_reg_80824;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25144_p1 = reg_26375;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25144_p1 = reg_26726;
    end else if (((1'b0 == ap_block_pp4_stage27) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27))) begin
        grp_fu_25144_p1 = reg_26573;
    end else if (((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        grp_fu_25144_p1 = reg_26431;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25144_p1 = tmp270_reg_80671;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25144_p1 = reg_26280;
    end else if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25144_p1 = reg_26339;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25144_p1 = reg_26580;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25144_p1 = reg_26594;
    end else if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25144_p1 = reg_26219;
    end else if ((((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)))) begin
        grp_fu_25144_p1 = reg_26387;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25144_p1 = reg_26196;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25144_p1 = reg_26688;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25144_p1 = reg_25806;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25144_p1 = reg_25822;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25144_p1 = reg_25932;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25144_p1 = reg_25909;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25144_p1 = reg_26540;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25144_p1 = reg_25895;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25144_p1 = reg_25570;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26251;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26602;
    end else if ((((1'b0 == ap_block_pp4_stage29) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p1 = reg_26587;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25948;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26554;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26508;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26523;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p1 = reg_26234;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25144_p1 = reg_25924;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25740;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_26422;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25789;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25721;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = ref_patch_dx_0_27_reg_80102;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25849;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = ref_patch_dy_0_15_reg_79965;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25144_p1 = reg_25542;
    end else begin
        grp_fu_25144_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage31_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31)) | ((1'b0 == ap_block_pp4_stage23_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b0 == ap_block_pp4_stage18_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b0 == ap_block_pp4_stage17_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        grp_fu_25148_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp4_stage35_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)) | ((1'b0 == ap_block_pp4_stage33_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33)) | ((1'b0 == ap_block_pp4_stage29_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage26_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26)) | ((1'b0 == ap_block_pp4_stage24_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b0 == ap_block_pp4_stage22_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage21_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b0 == ap_block_pp4_stage20_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage19_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage16_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage15_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15)) | ((1'b0 == ap_block_pp4_stage14_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage13_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage12_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage11_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage10_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage8_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage7_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage6_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage5_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage4_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage3_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage2_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage45_00001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage47_00001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage46_00001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage44_00001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage42_00001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_00001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage43_00001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage41_00001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_00001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_00001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_00001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_00001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_00001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_00001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_00001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage1_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((1'b0 == ap_block_pp4_stage0_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        grp_fu_25148_opcode = 2'd0;
    end else begin
        grp_fu_25148_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage31) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31))) begin
        grp_fu_25148_p0 = reg_26625;
    end else if (((1'b0 == ap_block_pp4_stage24) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24))) begin
        grp_fu_25148_p0 = reg_26694;
    end else if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25148_p0 = tmp_101_reg_80791;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25148_p0 = tmp_103_reg_80768;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25148_p0 = reg_26701;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25148_p0 = tmp345_reg_80731;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25148_p0 = reg_26738;
    end else if (((1'b0 == ap_block_pp4_stage35) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35))) begin
        grp_fu_25148_p0 = reg_26681;
    end else if (((1'b0 == ap_block_pp4_stage33) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33))) begin
        grp_fu_25148_p0 = reg_26594;
    end else if (((1'b0 == ap_block_pp4_stage26) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26))) begin
        grp_fu_25148_p0 = reg_26483;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25148_p0 = reg_26347;
    end else if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25148_p0 = reg_26422;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25148_p0 = reg_26609;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25148_p0 = reg_26491;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25148_p0 = reg_25924;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25148_p0 = reg_26648;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25148_p0 = reg_26499;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25148_p0 = reg_25721;
    end else if ((((1'b0 == ap_block_pp4_stage29) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)))) begin
        grp_fu_25148_p0 = reg_26566;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25148_p0 = reg_25849;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25148_p0 = reg_26228;
    end else if ((((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p0 = reg_26547;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26641;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26633;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26177;
    end else if ((((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p0 = reg_26454;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26310;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26287;
    end else if ((((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p0 = reg_26259;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p0 = reg_26516;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26142;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p0 = reg_26400;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p0 = reg_26393;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p0 = reg_26301;
    end else begin
        grp_fu_25148_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage31) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31))) begin
        grp_fu_25148_p1 = tmp_109_reg_80808;
    end else if (((1'b0 == ap_block_pp4_stage24) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24))) begin
        grp_fu_25148_p1 = tmp_102_reg_80803;
    end else if (((1'b0 == ap_block_pp4_stage23) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        grp_fu_25148_p1 = tmp_111_reg_80813;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25148_p1 = tmp_108_reg_80797;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25148_p1 = tmp252_reg_80691;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25148_p1 = tmp314_reg_80676;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25148_p1 = tmp267_reg_80711;
    end else if (((1'b0 == ap_block_pp4_stage33) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33))) begin
        grp_fu_25148_p1 = reg_26609;
    end else if (((1'b0 == ap_block_pp4_stage26) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26))) begin
        grp_fu_25148_p1 = reg_26714;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25148_p1 = reg_26251;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25148_p1 = reg_26707;
    end else if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25148_p1 = reg_26617;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25148_p1 = reg_26499;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25148_p1 = reg_26393;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25148_p1 = reg_26633;
    end else if ((((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)))) begin
        grp_fu_25148_p1 = reg_26135;
    end else if ((((1'b0 == ap_block_pp4_stage35) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)) | ((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)))) begin
        grp_fu_25148_p1 = reg_26602;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25148_p1 = reg_26205;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25148_p1 = reg_26508;
    end else if ((((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25148_p1 = reg_26325;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25148_p1 = reg_26310;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_26648;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_26625;
    end else if ((((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p1 = reg_26516;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_25814;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_25644;
    end else if ((((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p1 = reg_26573;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_25849;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p1 = reg_26547;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_26213;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_25721;
    end else if ((((1'b0 == ap_block_pp4_stage29) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p1 = reg_26476;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = ref_patch_dx_0_35_reg_80260;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p1 = reg_25858;
    end else if ((((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25148_p1 = reg_26354;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25148_p1 = reg_26280;
    end else begin
        grp_fu_25148_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage24_00001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b0 == ap_block_pp4_stage18_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b0 == ap_block_pp4_stage17_00001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        grp_fu_25152_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp4_stage41_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41)) | ((1'b0 == ap_block_pp4_stage33_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33)) | ((1'b0 == ap_block_pp4_stage26_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26)) | ((1'b0 == ap_block_pp4_stage22_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage21_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b0 == ap_block_pp4_stage20_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage19_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage16_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage15_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15)) | ((1'b0 == ap_block_pp4_stage14_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage13_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage12_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage11_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage10_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage8_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage7_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage6_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage5_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage4_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage3_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage2_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage45_00001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage47_00001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage46_00001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage44_00001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage42_00001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage38_00001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage43_00001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage40_00001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage39_00001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage37_00001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage36_00001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage34_00001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage32_00001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage30_00001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond1_reg_79495 == 1'd0)) | ((1'b0 == ap_block_pp4_stage1_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((1'b0 == ap_block_pp4_stage0_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        grp_fu_25152_opcode = 2'd0;
    end else begin
        grp_fu_25152_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage24) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24))) begin
        grp_fu_25152_p0 = reg_26720;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25152_p0 = tmp_110_reg_80869;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25152_p0 = reg_26361;
    end else if (((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        grp_fu_25152_p0 = reg_26681;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25152_p0 = tmp406_reg_80726;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25152_p0 = reg_26732;
    end else if (((1'b0 == ap_block_pp4_stage41) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41))) begin
        grp_fu_25152_p0 = reg_26694;
    end else if (((1'b0 == ap_block_pp4_stage33) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33))) begin
        grp_fu_25152_p0 = reg_26633;
    end else if (((1'b0 == ap_block_pp4_stage26) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26))) begin
        grp_fu_25152_p0 = reg_26422;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25152_p0 = reg_26523;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25152_p0 = reg_26566;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25152_p0 = reg_26648;
    end else if ((((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)))) begin
        grp_fu_25152_p0 = reg_26602;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25152_p0 = reg_26081;
    end else if ((((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)))) begin
        grp_fu_25152_p0 = reg_26508;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25152_p0 = reg_26641;
    end else if (((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        grp_fu_25152_p0 = reg_25688;
    end else if ((((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)))) begin
        grp_fu_25152_p0 = reg_26662;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25152_p0 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p0 = reg_25957;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p0 = reg_25542;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p0 = reg_26088;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p0 = reg_25700;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25152_p0 = reg_26026;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p0 = reg_25866;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p0 = reg_25620;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p0 = reg_25932;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p0 = reg_25895;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p0 = reg_25774;
    end else if ((((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p0 = reg_25822;
    end else begin
        grp_fu_25152_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage24) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24))) begin
        grp_fu_25152_p1 = tmp_141_reg_80834_pp4_iter4_reg;
    end else if (((1'b0 == ap_block_pp4_stage17) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        grp_fu_25152_p1 = tmp_112_reg_80829_pp4_iter4_reg;
    end else if (((1'b0 == ap_block_pp4_stage18) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        grp_fu_25152_p1 = tmp_105_reg_80774;
    end else if (((1'b0 == ap_block_pp4_stage22) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        grp_fu_25152_p1 = tmp190_reg_80701;
    end else if (((1'b0 == ap_block_pp4_stage20) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        grp_fu_25152_p1 = tmp438_reg_80681;
    end else if (((1'b0 == ap_block_pp4_stage14) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        grp_fu_25152_p1 = tmp391_reg_80716;
    end else if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25152_p1 = tmp453_reg_80696;
    end else if (((1'b0 == ap_block_pp4_stage41) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41))) begin
        grp_fu_25152_p1 = tmp329_reg_80686;
    end else if (((1'b0 == ap_block_pp4_stage33) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33))) begin
        grp_fu_25152_p1 = reg_26675;
    end else if (((1'b0 == ap_block_pp4_stage26) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26))) begin
        grp_fu_25152_p1 = reg_26467;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25152_p1 = reg_26688;
    end else if (((1'b0 == ap_block_pp4_stage19) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        grp_fu_25152_p1 = reg_26633;
    end else if (((1'b0 == ap_block_pp4_stage16) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_25152_p1 = reg_26641;
    end else if (((1'b0 == ap_block_pp4_stage15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_25152_p1 = reg_26547;
    end else if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25152_p1 = reg_26516;
    end else if (((1'b0 == ap_block_pp4_stage11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        grp_fu_25152_p1 = reg_25948;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25152_p1 = reg_26707;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25152_p1 = reg_26422;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25152_p1 = ref_patch_dy_0_61_47_reg_80648;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25152_p1 = reg_26617;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25152_p1 = reg_25740;
    end else if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25152_p1 = reg_26573;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25152_p1 = reg_25980;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25152_p1 = reg_25774;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25789;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p1 = reg_26185;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25620;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25606;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25665;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25542;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p1 = reg_25653;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25644;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25570;
    end else if ((((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25152_p1 = reg_25688;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25152_p1 = reg_25866;
    end else begin
        grp_fu_25152_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25156_p0 = reg_25764;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_25156_p0 = reg_26267;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25688;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = ref_patch_dx_0_35_reg_80260;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25584;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = ref_patch_dx_0_27_reg_80102;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_26234;
    end else if ((((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_25653;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_26142;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25156_p0 = reg_26051;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_25980;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25866;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25740;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25620;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25895;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_25556;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25774;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_25730;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25156_p0 = reg_25665;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_25606;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25156_p0 = reg_25570;
    end else if ((((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p0 = reg_25542;
    end else begin
        grp_fu_25156_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25156_p1 = ref_patch_dy_0_61_47_reg_80648;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25764;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25730;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25688;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25653;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25606;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25156_p1 = reg_25584;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25156_p1 = reg_25570;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25556;
    end else if ((((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25156_p1 = reg_25542;
    end else begin
        grp_fu_25156_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25160_p0 = tmp_99_reg_80780;
    end else if (((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        grp_fu_25160_p0 = reg_25895;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25160_p0 = ref_patch_dy_0_61_47_reg_80648;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25730;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25606;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25160_p0 = reg_25570;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p0 = reg_25866;
    end else if ((((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25542;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25764;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p0 = reg_25740;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25688;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25653;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p0 = reg_25620;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25160_p0 = reg_25584;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p0 = reg_25556;
    end else begin
        grp_fu_25160_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25160_p1 = 32'd1115684864;
    end else if (((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        grp_fu_25160_p1 = ref_patch_dy_0_61_47_reg_80648;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25895;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p1 = reg_25665;
    end else if ((((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25160_p1 = reg_25774;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25606;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25700;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p1 = ref_patch_dy_0_15_reg_79965;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p1 = ref_patch_dy_0_8_reg_79833;
    end else if ((((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25570;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25866;
    end else if ((((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25542;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25160_p1 = reg_25764;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25740;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25688;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25653;
    end else if ((((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25620;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25160_p1 = reg_25584;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25160_p1 = reg_25556;
    end else begin
        grp_fu_25160_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25164_p0 = tmp_111_reg_80813;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25164_p0 = tmp_100_reg_80752;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25164_p0 = reg_26407;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p0 = reg_26142;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_25620;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_25740;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p0 = reg_25980;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_26267;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_25866;
    end else if ((((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_26185;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p0 = reg_26088;
    end else if ((((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_26026;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p0 = ref_patch_dy_0_15_reg_79965;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p0 = ref_patch_dy_0_8_reg_79833;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25164_p0 = reg_25895;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_25822;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25164_p0 = reg_25774;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_25700;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p0 = reg_25665;
    end else begin
        grp_fu_25164_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage12) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        grp_fu_25164_p1 = 32'd1115684864;
    end else if ((((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)))) begin
        grp_fu_25164_p1 = tmp_100_reg_80752;
    end else if (((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        grp_fu_25164_p1 = reg_25980;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p1 = reg_25866;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p1 = reg_25620;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p1 = reg_25740;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p1 = ref_patch_dy_0_15_reg_79965;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p1 = ref_patch_dy_0_14_reg_79928;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p1 = ref_patch_dy_0_10_reg_79862;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25164_p1 = ref_patch_dy_0_8_reg_79833;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25164_p1 = reg_25895;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p1 = reg_25822;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25164_p1 = reg_25774;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p1 = reg_25700;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25164_p1 = reg_25665;
    end else begin
        grp_fu_25164_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25168_p0 = reg_26361;
    end else if (((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        grp_fu_25168_p0 = reg_26407;
    end else if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25168_p0 = tmp_97_reg_80761;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25168_p0 = reg_26732;
    end else if (((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        grp_fu_25168_p0 = reg_25980;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_26234;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_26267;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25168_p0 = reg_26051;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = reg_25866;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = ref_patch_dx_0_35_reg_80260;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_25700;
    end else if ((((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25168_p0 = reg_25895;
    end else if ((((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_25665;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = reg_26026;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = ref_patch_dx_0_27_reg_80102;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_25822;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_25620;
    end else if ((((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_25740;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_26142;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = ref_patch_dy_0_14_reg_79928;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p0 = reg_25774;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p0 = ref_patch_dy_0_10_reg_79862;
    end else begin
        grp_fu_25168_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage13) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        grp_fu_25168_p1 = tmp_100_reg_80752;
    end else if ((((1'b0 == ap_block_pp4_stage10) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)))) begin
        grp_fu_25168_p1 = 32'd1115684864;
    end else if (((1'b0 == ap_block_pp4_stage21) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        grp_fu_25168_p1 = 32'd1056964608;
    end else if ((((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25168_p1 = reg_25980;
    end else if ((((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_26234;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_26185;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_26267;
    end else if ((((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25168_p1 = reg_26051;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = reg_25866;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = ref_patch_dx_0_35_reg_80260;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_25700;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = reg_25895;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = reg_25665;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_26026;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = ref_patch_dx_0_27_reg_80102;
    end else if ((((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_25822;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = reg_25620;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = reg_25740;
    end else if ((((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_26142;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25168_p1 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = ref_patch_dy_0_14_reg_79928;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = reg_25774;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25168_p1 = ref_patch_dy_0_10_reg_79862;
    end else begin
        grp_fu_25168_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        grp_fu_25172_p0 = tmp_100_reg_80752;
    end else if (((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        grp_fu_25172_p0 = tmp_108_reg_80797;
    end else if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25172_p0 = tmp_101_reg_80791;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25172_p0 = reg_26407;
    end else if (((1'b0 == ap_block_pp4_stage46) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        grp_fu_25172_p0 = tmp_105_reg_80774;
    end else if (((1'b0 == ap_block_pp4_stage44) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        grp_fu_25172_p0 = tmp_103_reg_80768;
    end else if (((1'b0 == ap_block_pp4_stage41) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41))) begin
        grp_fu_25172_p0 = tmp_209_s_reg_80747;
    end else if (((1'b0 == ap_block_pp4_stage40) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage40))) begin
        grp_fu_25172_p0 = reg_26662;
    end else if ((((1'b0 == ap_block_pp4_stage35) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)) | ((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)))) begin
        grp_fu_25172_p0 = tmp_97_reg_80761;
    end else if (((1'b0 == ap_block_pp4_stage31) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31))) begin
        grp_fu_25172_p0 = reg_26617;
    end else if (((1'b0 == ap_block_pp4_stage30) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30))) begin
        grp_fu_25172_p0 = reg_26648;
    end else if ((((1'b0 == ap_block_pp4_stage36) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage36)) | ((1'b0 == ap_block_pp4_stage25) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25)) | ((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)))) begin
        grp_fu_25172_p0 = tmp_98_reg_80736;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p0 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25172_p0 = reg_26267;
    end else if ((((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p0 = reg_26234;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p0 = reg_26185;
    end else if ((((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p0 = reg_26051;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p0 = reg_26026;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25172_p0 = reg_25980;
    end else begin
        grp_fu_25172_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage4) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        grp_fu_25172_p1 = 32'd1115684864;
    end else if ((((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)))) begin
        grp_fu_25172_p1 = tmp_99_reg_80780;
    end else if ((((1'b0 == ap_block_pp4_stage36) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage36)) | ((1'b0 == ap_block_pp4_stage8) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)))) begin
        grp_fu_25172_p1 = tmp_97_reg_80761;
    end else if ((((1'b0 == ap_block_pp4_stage46) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46)) | ((1'b0 == ap_block_pp4_stage35) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)))) begin
        grp_fu_25172_p1 = tmp_100_reg_80752;
    end else if ((((1'b0 == ap_block_pp4_stage41) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41)) | ((1'b0 == ap_block_pp4_stage40) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage40)) | ((1'b0 == ap_block_pp4_stage31) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31)))) begin
        grp_fu_25172_p1 = 32'd1048576000;
    end else if (((1'b0 == ap_block_pp4_stage30) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30))) begin
        grp_fu_25172_p1 = 32'd1056964608;
    end else if ((((1'b0 == ap_block_pp4_stage44) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44)) | ((1'b0 == ap_block_pp4_stage25) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25)) | ((1'b0 == ap_block_pp4_stage9) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage6) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)))) begin
        grp_fu_25172_p1 = tmp_98_reg_80736;
    end else if ((((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p1 = reg_26088;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25172_p1 = reg_26267;
    end else if ((((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p1 = reg_26234;
    end else if ((((1'b0 == ap_block_pp4_stage5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p1 = reg_26185;
    end else if ((((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p1 = reg_26051;
    end else if ((((1'b0 == ap_block_pp4_stage7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        grp_fu_25172_p1 = reg_26026;
    end else if ((((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_25172_p1 = reg_25980;
    end else begin
        grp_fu_25172_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp4_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36))) begin
            grp_fu_25183_p0 = tmp_156_reg_80864_pp4_iter4_reg;
        end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35))) begin
            grp_fu_25183_p0 = tmp_155_fu_44524_p1;
        end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34))) begin
            grp_fu_25183_p0 = tmp_153_reg_80859_pp4_iter4_reg;
        end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33))) begin
            grp_fu_25183_p0 = tmp_150_reg_80849_pp4_iter4_reg;
        end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32))) begin
            grp_fu_25183_p0 = tmp_148_fu_44511_p1;
        end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31))) begin
            grp_fu_25183_p0 = tmp_144_reg_80844_pp4_iter4_reg;
        end else begin
            grp_fu_25183_p0 = 'bx;
        end
    end else begin
        grp_fu_25183_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_611_fu_42437_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_601_fu_42041_p1;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_581_fu_41642_p1;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_571_fu_41246_p1;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_551_fu_40841_p1;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_541_fu_40430_p1;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_521_fu_40038_p1;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_511_fu_39641_p1;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_491_fu_39249_p1;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_481_fu_38852_p1;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_461_fu_38450_p1;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_451_fu_38053_p1;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_431_fu_37661_p1;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_411_fu_37264_p1;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_401_fu_36867_p1;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_391_fu_36470_p1;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_371_fu_36073_p1;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_351_fu_35676_p1;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_331_fu_35279_p1;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_321_fu_34882_p1;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_311_fu_34485_p1;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_291_fu_34088_p1;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_271_fu_33691_p1;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_251_fu_33294_p1;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_241_fu_32897_p1;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_231_fu_32500_p1;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_211_fu_32103_p1;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_191_fu_31706_p1;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_171_fu_31309_p1;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_161_fu_30912_p1;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_151_fu_30635_p1;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_131_fu_30358_p1;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_111_fu_29960_p1;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_91_fu_29682_p1;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_81_fu_29534_p1;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_71_fu_29150_p1;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_61_fu_28877_p1;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_61_fu_28729_p1;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_51_fu_28345_p1;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_41_fu_28192_p1;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_41_fu_28044_p1;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_31_fu_27900_p1;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_21_fu_27747_p1;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_21_fu_27599_p1;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_11_fu_27585_p1;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_11_fu_27566_p1;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dy_0_01_fu_27547_p1;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25187_p0 = ref_patch_dx_0_01_fu_27528_p1;
    end else begin
        grp_fu_25187_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_631_fu_42814_p1;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_621_fu_42445_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_601_fu_42046_p1;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_591_fu_41650_p1;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_571_fu_41251_p1;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_561_fu_40855_p1;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_541_fu_40444_p1;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_531_fu_40047_p1;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_511_fu_39655_p1;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_501_fu_39258_p1;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_481_fu_38866_p1;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_471_fu_38464_p1;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_451_fu_38067_p1;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_441_fu_37670_p1;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_421_fu_37278_p1;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_401_fu_36881_p1;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_391_fu_36484_p1;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_381_fu_36082_p1;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_361_fu_35690_p1;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_341_fu_35293_p1;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_321_fu_34896_p1;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_311_fu_34499_p1;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_301_fu_34102_p1;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_281_fu_33705_p1;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_261_fu_33308_p1;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_241_fu_32911_p1;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_231_fu_32514_p1;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_221_fu_32117_p1;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_201_fu_31720_p1;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_181_fu_31323_p1;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_161_fu_30926_p1;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_151_fu_30649_p1;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_141_fu_30372_p1;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_121_fu_29974_p1;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_101_fu_29696_p1;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dy_0_81_fu_29548_p1;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_141_fu_29280_p1;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_71_fu_28891_p1;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_131_fu_28743_p1;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_121_fu_28475_p1;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_51_fu_28206_p1;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_111_fu_28058_p1;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_101_fu_27910_p1;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_31_fu_27761_p1;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25190_p0 = ref_patch_dx_0_91_fu_27613_p1;
    end else begin
        grp_fu_25190_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_631_fu_42818_p1;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_621_fu_42450_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_611_fu_42054_p1;
    end else if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_591_fu_41655_p1;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_581_fu_41259_p1;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_561_fu_40860_p1;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_551_fu_40458_p1;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_531_fu_40061_p1;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_521_fu_39664_p1;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_501_fu_39272_p1;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_491_fu_38875_p1;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_471_fu_38478_p1;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_461_fu_38076_p1;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_441_fu_37684_p1;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_431_fu_37287_p1;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_421_fu_36890_p1;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_411_fu_36493_p1;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dy_0_381_fu_36096_p1;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_371_fu_35699_p1;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_361_fu_35302_p1;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_351_fu_34905_p1;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_341_fu_34508_p1;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_331_fu_34111_p1;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_301_fu_33714_p1;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_291_fu_33317_p1;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_281_fu_32920_p1;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_271_fu_32523_p1;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_261_fu_32126_p1;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_251_fu_31729_p1;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_221_fu_31332_p1;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_211_fu_30935_p1;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_201_fu_30658_p1;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_191_fu_30381_p1;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_181_fu_30104_p1;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_25193_p0 = ref_patch_dx_0_171_fu_29826_p1;
    end else begin
        grp_fu_25193_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        my_converged_ap_vld = 1'b1;
    end else begin
        my_converged_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_patches_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state21))) begin
        my_patches_ARVALID = 1'b1;
    end else begin
        my_patches_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_reg_59647 == 1'd0))) begin
        my_patches_RREADY = 1'b1;
    end else begin
        my_patches_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        my_patches_blk_n_AR = m_axi_my_patches_ARREADY;
    end else begin
        my_patches_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_reg_59647 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        my_patches_blk_n_R = m_axi_my_patches_RVALID;
    end else begin
        my_patches_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_pos_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state31))) begin
        my_pos_ARVALID = 1'b1;
    end else begin
        my_pos_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_pos_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state284))) begin
        my_pos_AWVALID = 1'b1;
    end else begin
        my_pos_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state291) & (my_pos_BVALID == 1'b1))) begin
        my_pos_BREADY = 1'b1;
    end else begin
        my_pos_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        my_pos_RREADY = 1'b1;
    end else begin
        my_pos_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_pos_WREADY == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_01001) & (exitcond6_reg_98056 == 1'd0))) begin
        my_pos_WVALID = 1'b1;
    end else begin
        my_pos_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        my_pos_blk_n_AR = m_axi_my_pos_ARREADY;
    end else begin
        my_pos_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        my_pos_blk_n_AW = m_axi_my_pos_AWREADY;
    end else begin
        my_pos_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state291)) begin
        my_pos_blk_n_B = m_axi_my_pos_BVALID;
    end else begin
        my_pos_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        my_pos_blk_n_R = m_axi_my_pos_RVALID;
    end else begin
        my_pos_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0) & (exitcond6_reg_98056 == 1'd0))) begin
        my_pos_blk_n_W = m_axi_my_pos_WREADY;
    end else begin
        my_pos_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_region_data_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        my_region_data_ARVALID = 1'b1;
    end else begin
        my_region_data_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        my_region_data_RREADY = 1'b1;
    end else begin
        my_region_data_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        my_region_data_blk_n_AR = m_axi_my_region_data_ARREADY;
    end else begin
        my_region_data_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        my_region_data_blk_n_R = m_axi_my_region_data_RVALID;
    end else begin
        my_region_data_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_region_fcoord_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12))) begin
        my_region_fcoord_ARVALID = 1'b1;
    end else begin
        my_region_fcoord_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        my_region_fcoord_RREADY = 1'b1;
    end else begin
        my_region_fcoord_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        my_region_fcoord_blk_n_AR = m_axi_my_region_fcoord_ARREADY;
    end else begin
        my_region_fcoord_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        my_region_fcoord_blk_n_R = m_axi_my_region_fcoord_RVALID;
    end else begin
        my_region_fcoord_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_0_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_0_address0 = grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0;
    end else begin
        pyr_region_data_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_0_ce0 = grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0;
    end else begin
        pyr_region_data_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_0_ce1 = grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1;
    end else begin
        pyr_region_data_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_0_we0 = 1'b1;
    end else begin
        pyr_region_data_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_10_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_10_address0 = grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0;
    end else begin
        pyr_region_data_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_10_ce0 = grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0;
    end else begin
        pyr_region_data_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_10_ce1 = grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1;
    end else begin
        pyr_region_data_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_10_we0 = 1'b1;
    end else begin
        pyr_region_data_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_11_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_11_address0 = grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0;
    end else begin
        pyr_region_data_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_11_ce0 = grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0;
    end else begin
        pyr_region_data_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_11_ce1 = grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1;
    end else begin
        pyr_region_data_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_11_we0 = 1'b1;
    end else begin
        pyr_region_data_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_12_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_12_address0 = grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0;
    end else begin
        pyr_region_data_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_12_ce0 = grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0;
    end else begin
        pyr_region_data_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_12_ce1 = grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1;
    end else begin
        pyr_region_data_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_12_we0 = 1'b1;
    end else begin
        pyr_region_data_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_13_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_13_address0 = grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0;
    end else begin
        pyr_region_data_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_13_ce0 = grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0;
    end else begin
        pyr_region_data_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_13_ce1 = grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1;
    end else begin
        pyr_region_data_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_13_we0 = 1'b1;
    end else begin
        pyr_region_data_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_14_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_14_address0 = grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0;
    end else begin
        pyr_region_data_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_14_ce0 = grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0;
    end else begin
        pyr_region_data_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_14_ce1 = grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1;
    end else begin
        pyr_region_data_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_14_we0 = 1'b1;
    end else begin
        pyr_region_data_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_15_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_15_address0 = grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0;
    end else begin
        pyr_region_data_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_15_ce0 = grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0;
    end else begin
        pyr_region_data_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_15_ce1 = grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1;
    end else begin
        pyr_region_data_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_15_we0 = 1'b1;
    end else begin
        pyr_region_data_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_16_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_16_address0 = grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0;
    end else begin
        pyr_region_data_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_16_ce0 = grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0;
    end else begin
        pyr_region_data_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_16_ce1 = grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1;
    end else begin
        pyr_region_data_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_16_we0 = 1'b1;
    end else begin
        pyr_region_data_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_17_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_17_address0 = grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0;
    end else begin
        pyr_region_data_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_17_ce0 = grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0;
    end else begin
        pyr_region_data_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_17_ce1 = grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1;
    end else begin
        pyr_region_data_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_17_we0 = 1'b1;
    end else begin
        pyr_region_data_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_18_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_18_address0 = grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0;
    end else begin
        pyr_region_data_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_18_ce0 = grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0;
    end else begin
        pyr_region_data_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_18_ce1 = grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1;
    end else begin
        pyr_region_data_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_18_we0 = 1'b1;
    end else begin
        pyr_region_data_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_19_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_19_address0 = grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0;
    end else begin
        pyr_region_data_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_19_ce0 = grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0;
    end else begin
        pyr_region_data_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_19_ce1 = grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1;
    end else begin
        pyr_region_data_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_19_we0 = 1'b1;
    end else begin
        pyr_region_data_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_1_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_1_address0 = grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0;
    end else begin
        pyr_region_data_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_1_ce0 = grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0;
    end else begin
        pyr_region_data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_1_ce1 = grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1;
    end else begin
        pyr_region_data_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_1_we0 = 1'b1;
    end else begin
        pyr_region_data_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_20_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_20_address0 = grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0;
    end else begin
        pyr_region_data_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_20_ce0 = grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0;
    end else begin
        pyr_region_data_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_20_ce1 = grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1;
    end else begin
        pyr_region_data_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_20_we0 = 1'b1;
    end else begin
        pyr_region_data_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_21_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_21_address0 = grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0;
    end else begin
        pyr_region_data_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_21_ce0 = grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0;
    end else begin
        pyr_region_data_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_21_ce1 = grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1;
    end else begin
        pyr_region_data_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_21_we0 = 1'b1;
    end else begin
        pyr_region_data_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_22_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_22_address0 = grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0;
    end else begin
        pyr_region_data_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_22_ce0 = grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0;
    end else begin
        pyr_region_data_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_22_ce1 = grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1;
    end else begin
        pyr_region_data_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_22_we0 = 1'b1;
    end else begin
        pyr_region_data_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_23_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_23_address0 = grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0;
    end else begin
        pyr_region_data_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_23_ce0 = grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0;
    end else begin
        pyr_region_data_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_23_ce1 = grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1;
    end else begin
        pyr_region_data_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((p_t_reg_59598_pp0_iter1_reg == 5'd23) | ((p_t_reg_59598_pp0_iter1_reg == 5'd24) | ((p_t_reg_59598_pp0_iter1_reg == 5'd25) | ((p_t_reg_59598_pp0_iter1_reg == 5'd26) | ((p_t_reg_59598_pp0_iter1_reg == 5'd27) | ((p_t_reg_59598_pp0_iter1_reg == 5'd28) | ((p_t_reg_59598_pp0_iter1_reg == 5'd29) | ((p_t_reg_59598_pp0_iter1_reg == 5'd30) | (p_t_reg_59598_pp0_iter1_reg == 5'd31))))))))))) begin
        pyr_region_data_23_we0 = 1'b1;
    end else begin
        pyr_region_data_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_2_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_2_address0 = grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0;
    end else begin
        pyr_region_data_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_2_ce0 = grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0;
    end else begin
        pyr_region_data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_2_ce1 = grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1;
    end else begin
        pyr_region_data_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_2_we0 = 1'b1;
    end else begin
        pyr_region_data_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_3_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_3_address0 = grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0;
    end else begin
        pyr_region_data_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_3_ce0 = grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0;
    end else begin
        pyr_region_data_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_3_ce1 = grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1;
    end else begin
        pyr_region_data_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_3_we0 = 1'b1;
    end else begin
        pyr_region_data_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_4_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_4_address0 = grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0;
    end else begin
        pyr_region_data_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_4_ce0 = grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0;
    end else begin
        pyr_region_data_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_4_ce1 = grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1;
    end else begin
        pyr_region_data_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_4_we0 = 1'b1;
    end else begin
        pyr_region_data_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_5_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_5_address0 = grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0;
    end else begin
        pyr_region_data_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_5_ce0 = grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0;
    end else begin
        pyr_region_data_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_5_ce1 = grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1;
    end else begin
        pyr_region_data_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_5_we0 = 1'b1;
    end else begin
        pyr_region_data_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_6_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_6_address0 = grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0;
    end else begin
        pyr_region_data_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_6_ce0 = grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0;
    end else begin
        pyr_region_data_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_6_ce1 = grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1;
    end else begin
        pyr_region_data_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_6_we0 = 1'b1;
    end else begin
        pyr_region_data_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_7_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_7_address0 = grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0;
    end else begin
        pyr_region_data_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_7_ce0 = grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0;
    end else begin
        pyr_region_data_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_7_ce1 = grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1;
    end else begin
        pyr_region_data_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_7_we0 = 1'b1;
    end else begin
        pyr_region_data_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_8_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_8_address0 = grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0;
    end else begin
        pyr_region_data_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_8_ce0 = grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0;
    end else begin
        pyr_region_data_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_8_ce1 = grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1;
    end else begin
        pyr_region_data_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_8_we0 = 1'b1;
    end else begin
        pyr_region_data_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pyr_region_data_9_address0 = tmp_cast_fu_26819_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_9_address0 = grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0;
    end else begin
        pyr_region_data_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_9_ce0 = grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0;
    end else begin
        pyr_region_data_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_9_ce1 = grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1;
    end else begin
        pyr_region_data_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_59598_pp0_iter1_reg == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_9_we0 = 1'b1;
    end else begin
        pyr_region_data_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_10_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_10_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_10_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_address0 = grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_10_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_10_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_10_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_address1 = grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_ce0 = grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_10_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_ce1 = grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd20) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_10_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_11_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_11_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_11_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_address0 = grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_11_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_11_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_11_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_address1 = grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_ce0 = grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_11_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_ce1 = grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_11_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_12_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_12_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_12_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_address0 = grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_12_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_12_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_12_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_address1 = grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_ce0 = grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_12_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_ce1 = grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd19) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_12_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_13_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_13_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_13_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_address0 = grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_13_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_13_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_13_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_address1 = grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_ce0 = grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_13_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_ce1 = grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd18) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_13_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_14_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_14_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_14_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_address0 = grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_14_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_14_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_14_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_address1 = grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_ce0 = grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_14_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_ce1 = grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd17) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_14_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_15_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_15_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_15_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_address0 = grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_15_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_15_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_15_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_address1 = grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_ce0 = grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_15_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_ce1 = grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd16) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_15_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_16_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_16_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_16_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_16_address0 = grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_16_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_16_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_16_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_16_address1 = grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_16_ce0 = grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_16_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_16_ce1 = grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_16_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_17_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_17_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_17_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_17_address0 = grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_17_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_17_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_17_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_17_address1 = grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_17_ce0 = grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_17_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_17_ce1 = grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_17_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_18_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_18_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_18_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_18_address0 = grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_18_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_18_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_18_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_18_address1 = grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_18_ce0 = grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_18_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_18_ce1 = grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_18_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_19_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_19_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_19_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_19_address0 = grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_19_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_19_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_19_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_19_address1 = grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_19_ce0 = grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_19_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_19_ce1 = grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_19_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_1_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_1_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_1_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_address0 = grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_1_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_1_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_1_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_address1 = grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_ce0 = grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_ce1 = grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_1_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_20_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_20_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_20_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_20_address0 = grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_20_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_20_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_20_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_20_address1 = grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_20_ce0 = grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_20_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_20_ce1 = grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_20_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_21_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_21_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_21_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_21_address0 = grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_21_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_21_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_21_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_21_address1 = grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_21_ce0 = grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_21_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_21_ce1 = grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_21_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_22_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_22_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_22_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_22_address0 = grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_22_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_22_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_22_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_22_address1 = grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_22_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_22_ce0 = grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_22_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_22_ce1 = grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_22_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_23_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_23_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_23_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_23_address0 = grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_23_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_23_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_23_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_23_address1 = grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_23_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_23_ce0 = grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_23_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_23_ce1 = grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_23_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_2_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_2_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_2_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_address0 = grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_2_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_2_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_2_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_address1 = grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_ce0 = grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_ce1 = grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_2_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_3_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_3_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_3_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_address0 = grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_3_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_3_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_3_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_address1 = grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_ce0 = grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_ce1 = grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_3_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_4_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_4_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_4_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_address0 = grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_4_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_4_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_4_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_address1 = grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_ce0 = grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_4_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_ce1 = grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_4_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_5_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_5_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_5_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_address0 = grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_5_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_5_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_5_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_address1 = grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_ce0 = grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_5_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_ce1 = grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_5_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_6_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_6_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_6_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_address0 = grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_6_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_6_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_6_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_address1 = grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_ce0 = grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_6_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_ce1 = grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_6_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_7_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_7_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_7_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_address0 = grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_7_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_7_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_7_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_address1 = grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_ce0 = grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_7_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_ce1 = grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & ((div_t_reg_59661_pp2_iter1_reg == 5'd23) | ((div_t_reg_59661_pp2_iter1_reg == 5'd24) | ((div_t_reg_59661_pp2_iter1_reg == 5'd25) | ((div_t_reg_59661_pp2_iter1_reg == 5'd26) | ((div_t_reg_59661_pp2_iter1_reg == 5'd27) | ((div_t_reg_59661_pp2_iter1_reg == 5'd28) | ((div_t_reg_59661_pp2_iter1_reg == 5'd29) | ((div_t_reg_59661_pp2_iter1_reg == 5'd30) | (div_t_reg_59661_pp2_iter1_reg == 5'd31))))))))))) begin
        ref_patch_with_borde_7_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_8_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_8_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_8_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_address0 = grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_8_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_8_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_8_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_address1 = grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_ce0 = grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_8_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_ce1 = grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd22) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_8_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_9_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_9_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_9_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_address0 = grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_9_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_9_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_9_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_address1 = grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_ce0 = grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_9_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_ce1 = grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd21) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_9_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd98;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd97;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd95;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd93;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd91;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd88;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd87;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd85;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd83;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd81;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd78;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd77;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd75;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd73;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd71;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd68;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd67;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd65;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd63;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd61;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd58;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd57;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd55;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd53;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd51;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd48;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd47;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd45;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd43;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd41;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd38;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd37;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd35;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd33;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd31;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd8;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd19;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd27;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd6;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd17;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd25;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd4;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd15;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd23;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd2;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address0 = 7'd11;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_address0 = 7'd1;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_address0 = 7'd12;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ref_patch_with_borde_address0 = tmp_87_fu_27188_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_address0 = grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage47) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd89;
    end else if (((1'b0 == ap_block_pp4_stage46) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd96;
    end else if (((1'b0 == ap_block_pp4_stage45) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd94;
    end else if (((1'b0 == ap_block_pp4_stage44) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd92;
    end else if (((1'b0 == ap_block_pp4_stage43) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd80;
    end else if (((1'b0 == ap_block_pp4_stage42) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd79;
    end else if (((1'b0 == ap_block_pp4_stage41) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd86;
    end else if (((1'b0 == ap_block_pp4_stage40) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd84;
    end else if (((1'b0 == ap_block_pp4_stage39) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd82;
    end else if (((1'b0 == ap_block_pp4_stage38) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd70;
    end else if (((1'b0 == ap_block_pp4_stage37) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd69;
    end else if (((1'b0 == ap_block_pp4_stage36) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd76;
    end else if (((1'b0 == ap_block_pp4_stage35) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd74;
    end else if (((1'b0 == ap_block_pp4_stage34) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd72;
    end else if (((1'b0 == ap_block_pp4_stage33) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd60;
    end else if (((1'b0 == ap_block_pp4_stage32) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd59;
    end else if (((1'b0 == ap_block_pp4_stage31) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd66;
    end else if (((1'b0 == ap_block_pp4_stage30) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd64;
    end else if (((1'b0 == ap_block_pp4_stage29) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd62;
    end else if (((1'b0 == ap_block_pp4_stage28) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd50;
    end else if (((1'b0 == ap_block_pp4_stage27) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd49;
    end else if (((1'b0 == ap_block_pp4_stage26) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd56;
    end else if (((1'b0 == ap_block_pp4_stage25) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd54;
    end else if (((1'b0 == ap_block_pp4_stage24) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd52;
    end else if (((1'b0 == ap_block_pp4_stage23) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd40;
    end else if (((1'b0 == ap_block_pp4_stage22) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd39;
    end else if (((1'b0 == ap_block_pp4_stage21) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd46;
    end else if (((1'b0 == ap_block_pp4_stage20) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd44;
    end else if (((1'b0 == ap_block_pp4_stage19) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd42;
    end else if (((1'b0 == ap_block_pp4_stage18) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd30;
    end else if (((1'b0 == ap_block_pp4_stage17) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd29;
    end else if (((1'b0 == ap_block_pp4_stage16) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd36;
    end else if (((1'b0 == ap_block_pp4_stage15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd34;
    end else if (((1'b0 == ap_block_pp4_stage14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd32;
    end else if (((1'b0 == ap_block_pp4_stage13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd20;
    end else if (((1'b0 == ap_block_pp4_stage12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd28;
    end else if (((1'b0 == ap_block_pp4_stage11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd7;
    end else if (((1'b0 == ap_block_pp4_stage10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd18;
    end else if (((1'b0 == ap_block_pp4_stage9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd26;
    end else if (((1'b0 == ap_block_pp4_stage8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd5;
    end else if (((1'b0 == ap_block_pp4_stage7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd16;
    end else if (((1'b0 == ap_block_pp4_stage6) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd24;
    end else if (((1'b0 == ap_block_pp4_stage5) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd3;
    end else if (((1'b0 == ap_block_pp4_stage4) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd14;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd22;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_with_borde_address1 = 7'd13;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ref_patch_with_borde_address1 = 7'd21;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_address1 = grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_ce0 = grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage37_11001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage36_11001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage35_11001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage34_11001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage33_11001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage32_11001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage31_11001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage30_11001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage29_11001) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage28_11001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage27_11001) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        ref_patch_with_borde_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_ce1 = grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_59661_pp2_iter1_reg == 5'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_my_region_data_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond4_fu_26793_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((exitcond4_fu_26793_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (ap_sig_ioackin_my_region_fcoord_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((exitcond2_fu_26846_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((exitcond2_fu_26846_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (ap_sig_ioackin_my_patches_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((exitcond3_fu_27160_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((exitcond3_fu_27160_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (ap_sig_ioackin_my_pos_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond5_fu_27236_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter2 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((exitcond5_fu_27236_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((exitcond1_fu_27502_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((exitcond1_fu_27502_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state282;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_pp4_stage2 : begin
            if ((1'b0 == ap_block_pp4_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end
        end
        ap_ST_fsm_pp4_stage3 : begin
            if ((1'b0 == ap_block_pp4_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end
        end
        ap_ST_fsm_pp4_stage4 : begin
            if ((1'b0 == ap_block_pp4_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end
        end
        ap_ST_fsm_pp4_stage5 : begin
            if ((1'b0 == ap_block_pp4_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end
        end
        ap_ST_fsm_pp4_stage6 : begin
            if ((1'b0 == ap_block_pp4_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end
        end
        ap_ST_fsm_pp4_stage7 : begin
            if ((1'b0 == ap_block_pp4_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end
        end
        ap_ST_fsm_pp4_stage8 : begin
            if ((1'b0 == ap_block_pp4_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end
        end
        ap_ST_fsm_pp4_stage9 : begin
            if ((1'b0 == ap_block_pp4_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage9;
            end
        end
        ap_ST_fsm_pp4_stage10 : begin
            if ((1'b0 == ap_block_pp4_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage10;
            end
        end
        ap_ST_fsm_pp4_stage11 : begin
            if ((1'b0 == ap_block_pp4_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage11;
            end
        end
        ap_ST_fsm_pp4_stage12 : begin
            if ((1'b0 == ap_block_pp4_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage12;
            end
        end
        ap_ST_fsm_pp4_stage13 : begin
            if ((1'b0 == ap_block_pp4_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage13;
            end
        end
        ap_ST_fsm_pp4_stage14 : begin
            if ((1'b0 == ap_block_pp4_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage14;
            end
        end
        ap_ST_fsm_pp4_stage15 : begin
            if ((1'b0 == ap_block_pp4_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage15;
            end
        end
        ap_ST_fsm_pp4_stage16 : begin
            if ((1'b0 == ap_block_pp4_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage16;
            end
        end
        ap_ST_fsm_pp4_stage17 : begin
            if ((1'b0 == ap_block_pp4_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage17;
            end
        end
        ap_ST_fsm_pp4_stage18 : begin
            if ((1'b0 == ap_block_pp4_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage18;
            end
        end
        ap_ST_fsm_pp4_stage19 : begin
            if ((1'b0 == ap_block_pp4_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage19;
            end
        end
        ap_ST_fsm_pp4_stage20 : begin
            if ((1'b0 == ap_block_pp4_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage20;
            end
        end
        ap_ST_fsm_pp4_stage21 : begin
            if ((1'b0 == ap_block_pp4_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage21;
            end
        end
        ap_ST_fsm_pp4_stage22 : begin
            if ((1'b0 == ap_block_pp4_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage22;
            end
        end
        ap_ST_fsm_pp4_stage23 : begin
            if ((1'b0 == ap_block_pp4_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage23;
            end
        end
        ap_ST_fsm_pp4_stage24 : begin
            if ((1'b0 == ap_block_pp4_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage24;
            end
        end
        ap_ST_fsm_pp4_stage25 : begin
            if ((1'b0 == ap_block_pp4_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage25;
            end
        end
        ap_ST_fsm_pp4_stage26 : begin
            if ((1'b0 == ap_block_pp4_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage26;
            end
        end
        ap_ST_fsm_pp4_stage27 : begin
            if ((1'b0 == ap_block_pp4_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage27;
            end
        end
        ap_ST_fsm_pp4_stage28 : begin
            if ((1'b0 == ap_block_pp4_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage28;
            end
        end
        ap_ST_fsm_pp4_stage29 : begin
            if ((1'b0 == ap_block_pp4_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage29;
            end
        end
        ap_ST_fsm_pp4_stage30 : begin
            if ((1'b0 == ap_block_pp4_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage30;
            end
        end
        ap_ST_fsm_pp4_stage31 : begin
            if ((1'b0 == ap_block_pp4_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage31;
            end
        end
        ap_ST_fsm_pp4_stage32 : begin
            if ((1'b0 == ap_block_pp4_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage32;
            end
        end
        ap_ST_fsm_pp4_stage33 : begin
            if ((1'b0 == ap_block_pp4_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage33;
            end
        end
        ap_ST_fsm_pp4_stage34 : begin
            if ((1'b0 == ap_block_pp4_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage34;
            end
        end
        ap_ST_fsm_pp4_stage35 : begin
            if ((1'b0 == ap_block_pp4_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage35;
            end
        end
        ap_ST_fsm_pp4_stage36 : begin
            if ((1'b0 == ap_block_pp4_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage36;
            end
        end
        ap_ST_fsm_pp4_stage37 : begin
            if ((1'b0 == ap_block_pp4_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage37;
            end
        end
        ap_ST_fsm_pp4_stage38 : begin
            if ((1'b0 == ap_block_pp4_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage38;
            end
        end
        ap_ST_fsm_pp4_stage39 : begin
            if ((1'b0 == ap_block_pp4_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage39;
            end
        end
        ap_ST_fsm_pp4_stage40 : begin
            if ((1'b0 == ap_block_pp4_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage40;
            end
        end
        ap_ST_fsm_pp4_stage41 : begin
            if ((1'b0 == ap_block_pp4_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage41;
            end
        end
        ap_ST_fsm_pp4_stage42 : begin
            if ((1'b0 == ap_block_pp4_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage42;
            end
        end
        ap_ST_fsm_pp4_stage43 : begin
            if ((1'b0 == ap_block_pp4_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage43;
            end
        end
        ap_ST_fsm_pp4_stage44 : begin
            if ((1'b0 == ap_block_pp4_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage44;
            end
        end
        ap_ST_fsm_pp4_stage45 : begin
            if ((1'b0 == ap_block_pp4_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage45;
            end
        end
        ap_ST_fsm_pp4_stage46 : begin
            if ((1'b0 == ap_block_pp4_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage46;
            end
        end
        ap_ST_fsm_pp4_stage47 : begin
            if ((~((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (1'b0 == ap_block_pp4_stage47_subdone)) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state282;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage47;
            end
        end
        ap_ST_fsm_state282 : begin
            ap_NS_fsm = ap_ST_fsm_state283;
        end
        ap_ST_fsm_state283 : begin
            if (((1'b1 == ap_CS_fsm_state283) & (1'b0 == ap_block_state283_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state284;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state283;
            end
        end
        ap_ST_fsm_state284 : begin
            if (((1'b1 == ap_CS_fsm_state284) & (ap_sig_ioackin_my_pos_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state284;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            if (~((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond6_fu_59442_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond6_fu_59442_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state287;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state287 : begin
            ap_NS_fsm = ap_ST_fsm_state288;
        end
        ap_ST_fsm_state288 : begin
            ap_NS_fsm = ap_ST_fsm_state289;
        end
        ap_ST_fsm_state289 : begin
            ap_NS_fsm = ap_ST_fsm_state290;
        end
        ap_ST_fsm_state290 : begin
            ap_NS_fsm = ap_ST_fsm_state291;
        end
        ap_ST_fsm_state291 : begin
            if (((1'b1 == ap_CS_fsm_state291) & (my_pos_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state291;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp4_stage10 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp4_stage11 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp4_stage12 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp4_stage13 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp4_stage14 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp4_stage15 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp4_stage16 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp4_stage17 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp4_stage18 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp4_stage19 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp4_stage2 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp4_stage20 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp4_stage21 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp4_stage22 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp4_stage23 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp4_stage24 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp4_stage25 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp4_stage26 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp4_stage27 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp4_stage28 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp4_stage29 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp4_stage3 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp4_stage30 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp4_stage31 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp4_stage32 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp4_stage33 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp4_stage34 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp4_stage35 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp4_stage36 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp4_stage37 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp4_stage38 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp4_stage39 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_pp4_stage4 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp4_stage40 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp4_stage41 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp4_stage42 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp4_stage43 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp4_stage44 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_pp4_stage45 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp4_stage46 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_pp4_stage47 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp4_stage5 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp4_stage6 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp4_stage7 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp4_stage8 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp4_stage9 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state282 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state283 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state284 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state291 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((my_region_data_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((my_region_data_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((my_region_fcoord_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((my_region_fcoord_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((my_patches_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (exitcond3_reg_59647 == 1'd0));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((my_patches_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (exitcond3_reg_59647 == 1'd0));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((my_pos_RVALID == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((my_pos_RVALID == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp5_stage0_11001 = ((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_block_state286_io));
end

always @ (*) begin
    ap_block_pp5_stage0_subdone = ((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_block_state286_io));
end

assign ap_block_state100_pp4_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp4_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp4_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp4_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp4_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp4_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp4_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp4_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp4_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp4_stage19_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = (my_region_data_RVALID == 1'b0);
end

assign ap_block_state110_pp4_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp4_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp4_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp4_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp4_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp4_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp4_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp4_stage27_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp4_stage28_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp4_stage29_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp4_stage30_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp4_stage31_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp4_stage32_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp4_stage33_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp4_stage34_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp4_stage35_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp4_stage36_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp4_stage37_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp4_stage38_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp4_stage39_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp4_stage40_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp4_stage41_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp4_stage42_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp4_stage43_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp4_stage44_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp4_stage45_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp4_stage46_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp4_stage47_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp4_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp4_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp4_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp4_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp4_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp4_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp4_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp4_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp4_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp4_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp4_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp4_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp4_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp4_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp4_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp4_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp4_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp4_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp4_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp4_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp4_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp4_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp4_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp4_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp4_stage25_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp4_stage26_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp4_stage27_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp4_stage28_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp4_stage29_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp4_stage30_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp4_stage31_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp4_stage32_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp4_stage33_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp4_stage34_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp4_stage35_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp4_stage36_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp4_stage37_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp4_stage38_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp4_stage39_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp4_stage40_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp4_stage41_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp4_stage42_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp4_stage43_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp4_stage44_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp4_stage45_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp4_stage46_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp4_stage47_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp4_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp4_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp4_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp4_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp4_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp4_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp4_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp4_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp4_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp4_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp4_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp4_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp4_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp4_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp4_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp4_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp4_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp4_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp4_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp4_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp4_stage20_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp4_stage21_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp4_stage22_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp4_stage23_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = (my_region_fcoord_RVALID == 1'b0);
end

assign ap_block_state210_pp4_stage24_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp4_stage25_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp4_stage26_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp4_stage27_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp4_stage28_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp4_stage29_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp4_stage30_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp4_stage31_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state218_pp4_stage32_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state219_pp4_stage33_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state220_pp4_stage34_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp4_stage35_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp4_stage36_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp4_stage37_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp4_stage38_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state225_pp4_stage39_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state226_pp4_stage40_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state227_pp4_stage41_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state228_pp4_stage42_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state229_pp4_stage43_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state230_pp4_stage44_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp4_stage45_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp4_stage46_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp4_stage47_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state234_pp4_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state235_pp4_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state236_pp4_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state237_pp4_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state238_pp4_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state239_pp4_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state240_pp4_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state241_pp4_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state242_pp4_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state243_pp4_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state244_pp4_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state245_pp4_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state246_pp4_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state247_pp4_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state248_pp4_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state249_pp4_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state250_pp4_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state251_pp4_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state252_pp4_stage18_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state253_pp4_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state254_pp4_stage20_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state255_pp4_stage21_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state256_pp4_stage22_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state257_pp4_stage23_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state258_pp4_stage24_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state259_pp4_stage25_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state260_pp4_stage26_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state261_pp4_stage27_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state262_pp4_stage28_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state263_pp4_stage29_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state264_pp4_stage30_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state265_pp4_stage31_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state266_pp4_stage32_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state267_pp4_stage33_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state268_pp4_stage34_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state269_pp4_stage35_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state270_pp4_stage36_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state271_pp4_stage37_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state272_pp4_stage38_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state273_pp4_stage39_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state274_pp4_stage40_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state275_pp4_stage41_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state276_pp4_stage42_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state277_pp4_stage43_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state278_pp4_stage44_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state279_pp4_stage45_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state280_pp4_stage46_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state281_pp4_stage47_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state283_on_subcall_done = ((grp_gauss_newton_optim_r_fu_24977_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_24826_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_24675_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_24524_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_24373_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_24222_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_24071_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23920_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23769_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23618_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23467_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23316_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23165_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_23014_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_22863_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_22712_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_22561_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_22410_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_22259_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_22108_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_21957_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_21806_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_21655_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_21504_ap_done == 1'b0));
end

assign ap_block_state285_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state286_io = ((ap_sig_ioackin_my_pos_WREADY == 1'b0) & (exitcond6_reg_98056 == 1'd0));
end

assign ap_block_state286_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp2_stage0_iter1 = ((my_patches_RVALID == 1'b0) & (exitcond3_reg_59647 == 1'd0));
end

assign ap_block_state30_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp3_stage0_iter1 = (my_pos_RVALID == 1'b0);
end

assign ap_block_state40_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp4_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp4_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp4_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp4_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp4_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp4_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp4_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp4_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp4_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp4_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp4_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp4_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp4_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp4_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp4_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp4_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp4_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp4_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp4_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp4_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp4_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp4_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp4_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp4_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp4_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp4_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp4_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp4_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp4_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp4_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp4_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp4_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp4_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp4_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp4_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp4_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp4_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp4_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp4_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp4_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp4_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp4_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp4_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp4_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp4_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp4_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp4_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp4_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp4_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp4_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp4_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp4_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp4_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp4_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp4_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp4_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_30132 = ((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond6_reg_98056 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_27502_p2 = ((ap_phi_mux_k_phi_fu_21485_p4 == 5'd24) ? 1'b1 : 1'b0);

assign exitcond2_fu_26846_p2 = ((indvar1_reg_21425 == 6'd48) ? 1'b1 : 1'b0);

assign exitcond3_fu_27160_p2 = ((indvar3_reg_21436 == 12'd2400) ? 1'b1 : 1'b0);

assign exitcond4_fu_26793_p2 = ((indvar_reg_21414 == 17'd98304) ? 1'b1 : 1'b0);

assign exitcond5_fu_27236_p2 = ((indvar6_reg_21470 == 6'd48) ? 1'b1 : 1'b0);

assign exitcond6_fu_59442_p2 = ((indvar8_reg_21493 == 6'd48) ? 1'b1 : 1'b0);

assign grp_gauss_newton_optim_r_fu_21504_ap_start = grp_gauss_newton_optim_r_fu_21504_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_21655_ap_start = grp_gauss_newton_optim_r_fu_21655_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_21806_ap_start = grp_gauss_newton_optim_r_fu_21806_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_21957_ap_start = grp_gauss_newton_optim_r_fu_21957_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_22108_ap_start = grp_gauss_newton_optim_r_fu_22108_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_22259_ap_start = grp_gauss_newton_optim_r_fu_22259_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_22410_ap_start = grp_gauss_newton_optim_r_fu_22410_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_22561_ap_start = grp_gauss_newton_optim_r_fu_22561_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_22712_ap_start = grp_gauss_newton_optim_r_fu_22712_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_22863_ap_start = grp_gauss_newton_optim_r_fu_22863_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23014_ap_start = grp_gauss_newton_optim_r_fu_23014_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23165_ap_start = grp_gauss_newton_optim_r_fu_23165_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23316_ap_start = grp_gauss_newton_optim_r_fu_23316_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23467_ap_start = grp_gauss_newton_optim_r_fu_23467_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23618_ap_start = grp_gauss_newton_optim_r_fu_23618_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23769_ap_start = grp_gauss_newton_optim_r_fu_23769_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_23920_ap_start = grp_gauss_newton_optim_r_fu_23920_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24071_ap_start = grp_gauss_newton_optim_r_fu_24071_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24222_ap_start = grp_gauss_newton_optim_r_fu_24222_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24373_ap_start = grp_gauss_newton_optim_r_fu_24373_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24524_ap_start = grp_gauss_newton_optim_r_fu_24524_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24675_ap_start = grp_gauss_newton_optim_r_fu_24675_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24826_ap_start = grp_gauss_newton_optim_r_fu_24826_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_24977_ap_start = grp_gauss_newton_optim_r_fu_24977_ap_start_reg;

assign idx_urem_fu_27228_p3 = ((tmp_232_fu_27222_p2[0:0] === 1'b1) ? next_urem_fu_27216_p2 : 12'd0);

assign indvar_next1_fu_26852_p2 = (indvar1_reg_21425 + 6'd1);

assign indvar_next2_fu_27166_p2 = (indvar3_reg_21436 + 12'd1);

assign indvar_next3_fu_27242_p2 = (indvar6_reg_21470 + 6'd1);

assign indvar_next4_fu_59448_p2 = (indvar8_reg_21493 + 6'd1);

assign indvar_next_fu_26799_p2 = (indvar_reg_21414 + 17'd1);

assign k_1_fu_27508_p2 = (ap_phi_mux_k_phi_fu_21485_p4 + 5'd1);

assign m_axi_my_debug_ARADDR = 32'd0;

assign m_axi_my_debug_ARBURST = 2'd0;

assign m_axi_my_debug_ARCACHE = 4'd0;

assign m_axi_my_debug_ARID = 1'd0;

assign m_axi_my_debug_ARLEN = 8'd0;

assign m_axi_my_debug_ARLOCK = 2'd0;

assign m_axi_my_debug_ARPROT = 3'd0;

assign m_axi_my_debug_ARQOS = 4'd0;

assign m_axi_my_debug_ARREGION = 4'd0;

assign m_axi_my_debug_ARSIZE = 3'd0;

assign m_axi_my_debug_ARUSER = 1'd0;

assign m_axi_my_debug_ARVALID = 1'b0;

assign m_axi_my_debug_AWADDR = 32'd0;

assign m_axi_my_debug_AWBURST = 2'd0;

assign m_axi_my_debug_AWCACHE = 4'd0;

assign m_axi_my_debug_AWID = 1'd0;

assign m_axi_my_debug_AWLEN = 8'd0;

assign m_axi_my_debug_AWLOCK = 2'd0;

assign m_axi_my_debug_AWPROT = 3'd0;

assign m_axi_my_debug_AWQOS = 4'd0;

assign m_axi_my_debug_AWREGION = 4'd0;

assign m_axi_my_debug_AWSIZE = 3'd0;

assign m_axi_my_debug_AWUSER = 1'd0;

assign m_axi_my_debug_AWVALID = 1'b0;

assign m_axi_my_debug_BREADY = 1'b0;

assign m_axi_my_debug_RREADY = 1'b0;

assign m_axi_my_debug_WDATA = 32'd0;

assign m_axi_my_debug_WID = 1'd0;

assign m_axi_my_debug_WLAST = 1'b0;

assign m_axi_my_debug_WSTRB = 4'd0;

assign m_axi_my_debug_WUSER = 1'd0;

assign m_axi_my_debug_WVALID = 1'b0;

assign next_mul_fu_27172_p2 = (phi_mul_reg_21447 + 24'd5243);

assign next_urem_fu_27216_p2 = (phi_urem_reg_21458 + 12'd1);

assign ref_patch_dx_0_01_fu_27528_p1 = $signed(tmp_90_fu_27522_p2);

assign ref_patch_dx_0_101_fu_27910_p1 = $signed(tmp_190_s_fu_27905_p2);

assign ref_patch_dx_0_111_fu_28058_p1 = $signed(tmp_190_10_fu_28053_p2);

assign ref_patch_dx_0_11_fu_27566_p1 = $signed(tmp_190_1_fu_27560_p2);

assign ref_patch_dx_0_121_fu_28475_p1 = $signed(tmp_190_11_fu_28470_p2);

assign ref_patch_dx_0_131_fu_28743_p1 = $signed(tmp_190_12_fu_28738_p2);

assign ref_patch_dx_0_141_fu_29280_p1 = $signed(tmp_190_13_fu_29275_p2);

assign ref_patch_dx_0_151_fu_30635_p1 = $signed(tmp_190_14_fu_30630_p2);

assign ref_patch_dx_0_161_fu_30912_p1 = $signed(tmp_190_15_fu_30907_p2);

assign ref_patch_dx_0_171_fu_29826_p1 = $signed(tmp_190_16_fu_29821_p2);

assign ref_patch_dx_0_181_fu_30104_p1 = $signed(tmp_190_17_fu_30099_p2);

assign ref_patch_dx_0_191_fu_30381_p1 = $signed(tmp_190_18_fu_30377_p2);

assign ref_patch_dx_0_201_fu_30658_p1 = $signed(tmp_190_19_fu_30654_p2);

assign ref_patch_dx_0_211_fu_30935_p1 = $signed(tmp_190_20_fu_30931_p2);

assign ref_patch_dx_0_21_fu_27599_p1 = $signed(tmp_190_2_fu_27594_p2);

assign ref_patch_dx_0_221_fu_31332_p1 = $signed(tmp_190_21_fu_31328_p2);

assign ref_patch_dx_0_231_fu_32500_p1 = $signed(tmp_190_22_fu_32495_p2);

assign ref_patch_dx_0_241_fu_32897_p1 = $signed(tmp_190_23_fu_32892_p2);

assign ref_patch_dx_0_251_fu_31729_p1 = $signed(tmp_190_24_fu_31725_p2);

assign ref_patch_dx_0_261_fu_32126_p1 = $signed(tmp_190_25_fu_32122_p2);

assign ref_patch_dx_0_271_fu_32523_p1 = $signed(tmp_190_26_fu_32519_p2);

assign ref_patch_dx_0_281_fu_32920_p1 = $signed(tmp_190_27_fu_32916_p2);

assign ref_patch_dx_0_291_fu_33317_p1 = $signed(tmp_190_28_fu_33313_p2);

assign ref_patch_dx_0_301_fu_33714_p1 = $signed(tmp_190_29_fu_33710_p2);

assign ref_patch_dx_0_311_fu_34485_p1 = $signed(tmp_190_30_fu_34480_p2);

assign ref_patch_dx_0_31_fu_27761_p1 = $signed(tmp_190_3_fu_27756_p2);

assign ref_patch_dx_0_321_fu_34882_p1 = $signed(tmp_190_31_fu_34877_p2);

assign ref_patch_dx_0_331_fu_34111_p1 = $signed(tmp_190_32_fu_34107_p2);

assign ref_patch_dx_0_341_fu_34508_p1 = $signed(tmp_190_33_fu_34504_p2);

assign ref_patch_dx_0_351_fu_34905_p1 = $signed(tmp_190_34_fu_34901_p2);

assign ref_patch_dx_0_361_fu_35302_p1 = $signed(tmp_190_35_fu_35298_p2);

assign ref_patch_dx_0_371_fu_35699_p1 = $signed(tmp_190_36_fu_35695_p2);

assign ref_patch_dx_0_381_fu_36082_p1 = $signed(tmp_190_37_fu_36078_p2);

assign ref_patch_dx_0_391_fu_36470_p1 = $signed(tmp_190_38_fu_36465_p2);

assign ref_patch_dx_0_401_fu_36867_p1 = $signed(tmp_190_39_fu_36862_p2);

assign ref_patch_dx_0_411_fu_36493_p1 = $signed(tmp_190_40_fu_36489_p2);

assign ref_patch_dx_0_41_fu_28044_p1 = $signed(tmp_190_4_fu_28039_p2);

assign ref_patch_dx_0_421_fu_36890_p1 = $signed(tmp_190_41_fu_36886_p2);

assign ref_patch_dx_0_431_fu_37287_p1 = $signed(tmp_190_42_fu_37283_p2);

assign ref_patch_dx_0_441_fu_37670_p1 = $signed(tmp_190_43_fu_37666_p2);

assign ref_patch_dx_0_451_fu_38053_p1 = $signed(tmp_190_44_fu_38049_p2);

assign ref_patch_dx_0_461_fu_38076_p1 = $signed(tmp_190_45_fu_38072_p2);

assign ref_patch_dx_0_471_fu_38464_p1 = $signed(tmp_190_46_fu_38459_p2);

assign ref_patch_dx_0_481_fu_38852_p1 = $signed(tmp_190_47_fu_38847_p2);

assign ref_patch_dx_0_491_fu_38875_p1 = $signed(tmp_190_48_fu_38871_p2);

assign ref_patch_dx_0_501_fu_39258_p1 = $signed(tmp_190_49_fu_39254_p2);

assign ref_patch_dx_0_511_fu_39641_p1 = $signed(tmp_190_50_fu_39637_p2);

assign ref_patch_dx_0_51_fu_28206_p1 = $signed(tmp_190_5_fu_28201_p2);

assign ref_patch_dx_0_521_fu_39664_p1 = $signed(tmp_190_51_fu_39660_p2);

assign ref_patch_dx_0_531_fu_40047_p1 = $signed(tmp_190_52_fu_40043_p2);

assign ref_patch_dx_0_541_fu_40430_p1 = $signed(tmp_190_53_fu_40426_p2);

assign ref_patch_dx_0_551_fu_40458_p1 = $signed(tmp_190_54_fu_40453_p2);

assign ref_patch_dx_0_561_fu_40855_p1 = $signed(tmp_190_55_fu_40850_p2);

assign ref_patch_dx_0_571_fu_41246_p1 = $signed(tmp_190_56_fu_41242_p2);

assign ref_patch_dx_0_581_fu_41259_p1 = $signed(tmp_190_57_fu_41255_p2);

assign ref_patch_dx_0_591_fu_41650_p1 = $signed(tmp_190_58_fu_41646_p2);

assign ref_patch_dx_0_601_fu_42041_p1 = $signed(tmp_190_59_fu_42037_p2);

assign ref_patch_dx_0_611_fu_42054_p1 = $signed(tmp_190_60_fu_42050_p2);

assign ref_patch_dx_0_61_fu_28729_p1 = $signed(tmp_190_6_fu_28724_p2);

assign ref_patch_dx_0_621_fu_42445_p1 = $signed(tmp_190_61_fu_42441_p2);

assign ref_patch_dx_0_631_fu_42814_p1 = $signed(tmp_190_62_reg_80613);

assign ref_patch_dx_0_71_fu_28891_p1 = $signed(tmp_190_7_fu_28886_p2);

assign ref_patch_dx_0_81_fu_29534_p1 = $signed(tmp_190_8_fu_29529_p2);

assign ref_patch_dx_0_91_fu_27613_p1 = $signed(tmp_190_9_fu_27608_p2);

assign ref_patch_dy_0_01_fu_27547_p1 = $signed(tmp_92_fu_27541_p2);

assign ref_patch_dy_0_101_fu_29696_p1 = $signed(tmp_201_s_fu_29691_p2);

assign ref_patch_dy_0_111_fu_29960_p1 = $signed(tmp_201_10_fu_29955_p2);

assign ref_patch_dy_0_11_fu_27585_p1 = $signed(tmp_201_1_fu_27579_p2);

assign ref_patch_dy_0_121_fu_29974_p1 = $signed(tmp_201_11_fu_29969_p2);

assign ref_patch_dy_0_131_fu_30358_p1 = $signed(tmp_201_12_fu_30353_p2);

assign ref_patch_dy_0_141_fu_30372_p1 = $signed(tmp_201_13_fu_30367_p2);

assign ref_patch_dy_0_151_fu_30649_p1 = $signed(tmp_201_14_fu_30644_p2);

assign ref_patch_dy_0_161_fu_30926_p1 = $signed(tmp_201_15_fu_30921_p2);

assign ref_patch_dy_0_171_fu_31309_p1 = $signed(tmp_201_16_fu_31304_p2);

assign ref_patch_dy_0_181_fu_31323_p1 = $signed(tmp_201_17_fu_31318_p2);

assign ref_patch_dy_0_191_fu_31706_p1 = $signed(tmp_201_18_fu_31701_p2);

assign ref_patch_dy_0_201_fu_31720_p1 = $signed(tmp_201_19_fu_31715_p2);

assign ref_patch_dy_0_211_fu_32103_p1 = $signed(tmp_201_20_fu_32098_p2);

assign ref_patch_dy_0_21_fu_27747_p1 = $signed(tmp_201_2_fu_27742_p2);

assign ref_patch_dy_0_221_fu_32117_p1 = $signed(tmp_201_21_fu_32112_p2);

assign ref_patch_dy_0_231_fu_32514_p1 = $signed(tmp_201_22_fu_32509_p2);

assign ref_patch_dy_0_241_fu_32911_p1 = $signed(tmp_201_23_fu_32906_p2);

assign ref_patch_dy_0_251_fu_33294_p1 = $signed(tmp_201_24_fu_33289_p2);

assign ref_patch_dy_0_261_fu_33308_p1 = $signed(tmp_201_25_fu_33303_p2);

assign ref_patch_dy_0_271_fu_33691_p1 = $signed(tmp_201_26_fu_33686_p2);

assign ref_patch_dy_0_281_fu_33705_p1 = $signed(tmp_201_27_fu_33700_p2);

assign ref_patch_dy_0_291_fu_34088_p1 = $signed(tmp_201_28_fu_34083_p2);

assign ref_patch_dy_0_301_fu_34102_p1 = $signed(tmp_201_29_fu_34097_p2);

assign ref_patch_dy_0_311_fu_34499_p1 = $signed(tmp_201_30_fu_34494_p2);

assign ref_patch_dy_0_31_fu_27900_p1 = $signed(tmp_201_3_fu_27894_p2);

assign ref_patch_dy_0_321_fu_34896_p1 = $signed(tmp_201_31_fu_34891_p2);

assign ref_patch_dy_0_331_fu_35279_p1 = $signed(tmp_201_32_fu_35274_p2);

assign ref_patch_dy_0_341_fu_35293_p1 = $signed(tmp_201_33_fu_35288_p2);

assign ref_patch_dy_0_351_fu_35676_p1 = $signed(tmp_201_34_fu_35671_p2);

assign ref_patch_dy_0_361_fu_35690_p1 = $signed(tmp_201_35_fu_35685_p2);

assign ref_patch_dy_0_371_fu_36073_p1 = $signed(tmp_201_36_fu_36068_p2);

assign ref_patch_dy_0_381_fu_36096_p1 = $signed(tmp_201_37_fu_36091_p2);

assign ref_patch_dy_0_391_fu_36484_p1 = $signed(tmp_201_38_fu_36479_p2);

assign ref_patch_dy_0_401_fu_36881_p1 = $signed(tmp_201_39_fu_36876_p2);

assign ref_patch_dy_0_411_fu_37264_p1 = $signed(tmp_201_40_fu_37259_p2);

assign ref_patch_dy_0_41_fu_28192_p1 = $signed(tmp_201_4_fu_28187_p2);

assign ref_patch_dy_0_421_fu_37278_p1 = $signed(tmp_201_41_fu_37273_p2);

assign ref_patch_dy_0_431_fu_37661_p1 = $signed(tmp_201_42_fu_37656_p2);

assign ref_patch_dy_0_441_fu_37684_p1 = $signed(tmp_201_43_fu_37679_p2);

assign ref_patch_dy_0_451_fu_38067_p1 = $signed(tmp_201_44_fu_38062_p2);

assign ref_patch_dy_0_461_fu_38450_p1 = $signed(tmp_201_45_fu_38445_p2);

assign ref_patch_dy_0_471_fu_38478_p1 = $signed(tmp_201_46_fu_38473_p2);

assign ref_patch_dy_0_481_fu_38866_p1 = $signed(tmp_201_47_fu_38861_p2);

assign ref_patch_dy_0_491_fu_39249_p1 = $signed(tmp_201_48_fu_39244_p2);

assign ref_patch_dy_0_501_fu_39272_p1 = $signed(tmp_201_49_fu_39267_p2);

assign ref_patch_dy_0_511_fu_39655_p1 = $signed(tmp_201_50_fu_39650_p2);

assign ref_patch_dy_0_51_fu_28345_p1 = $signed(tmp_201_5_fu_28339_p2);

assign ref_patch_dy_0_521_fu_40038_p1 = $signed(tmp_201_51_fu_40033_p2);

assign ref_patch_dy_0_531_fu_40061_p1 = $signed(tmp_201_52_fu_40056_p2);

assign ref_patch_dy_0_541_fu_40444_p1 = $signed(tmp_201_53_fu_40439_p2);

assign ref_patch_dy_0_551_fu_40841_p1 = $signed(tmp_201_54_fu_40836_p2);

assign ref_patch_dy_0_561_fu_40860_p1 = $signed(tmp_201_55_reg_80513);

assign ref_patch_dy_0_571_fu_41251_p1 = $signed(tmp_201_56_reg_80538);

assign ref_patch_dy_0_581_fu_41642_p1 = $signed(tmp_201_57_reg_80543);

assign ref_patch_dy_0_591_fu_41655_p1 = $signed(tmp_201_58_reg_80563);

assign ref_patch_dy_0_601_fu_42046_p1 = $signed(tmp_201_59_reg_80568);

assign ref_patch_dy_0_611_fu_42437_p1 = $signed(tmp_201_60_reg_80588);

assign ref_patch_dy_0_61_fu_28877_p1 = $signed(tmp_201_6_fu_28872_p2);

assign ref_patch_dy_0_621_fu_42450_p1 = $signed(tmp_201_61_reg_80593);

assign ref_patch_dy_0_631_fu_42818_p1 = $signed(tmp_201_62_reg_80618);

assign ref_patch_dy_0_71_fu_29150_p1 = $signed(tmp_201_7_fu_29144_p2);

assign ref_patch_dy_0_81_fu_29548_p1 = $signed(tmp_201_8_fu_29543_p2);

assign ref_patch_dy_0_91_fu_29682_p1 = $signed(tmp_201_9_fu_29677_p2);

assign tmp_148_fu_44511_p1 = tmp_168_neg_reg_80874;

assign tmp_155_fu_44524_p1 = tmp_177_neg_reg_80884;

assign tmp_157_fu_26764_p1 = $signed(myRegion_fcoord_ptr);

assign tmp_158_fu_26774_p1 = $signed(myRegion_data_ptr);

assign tmp_159_fu_26805_p1 = indvar_reg_21414[11:0];

assign tmp_164_cast_fu_27514_p1 = reg_25534;

assign tmp_168_neg_fu_44505_p2 = (tmp_168_to_int_fu_44502_p1 ^ 32'd2147483648);

assign tmp_168_to_int_fu_44502_p1 = tmp_147_reg_80839_pp4_iter4_reg;

assign tmp_169_cast_fu_27518_p1 = reg_25538;

assign tmp_175_cast_fu_27533_p1 = reg_25538;

assign tmp_177_neg_fu_44518_p2 = (tmp_177_to_int_fu_44515_p1 ^ 32'd2147483648);

assign tmp_177_to_int_fu_44515_p1 = tmp_154_reg_80854_pp4_iter4_reg;

assign tmp_178_cast_fu_27537_p1 = reg_25534;

assign tmp_185_10_cast_fu_36461_p1 = reg_25538;

assign tmp_185_11_cast_fu_38455_p1 = reg_25538;

assign tmp_185_12_cast_fu_40449_p1 = reg_25538;

assign tmp_185_13_cast_fu_42059_p1 = grp_fu_25250_p26;

assign tmp_185_1_cast_fu_27552_p1 = reg_25538;

assign tmp_185_2_cast_fu_27590_p1 = reg_25538;

assign tmp_185_3_cast_fu_27752_p1 = reg_25534;

assign tmp_185_4_cast_fu_28035_p1 = reg_25538;

assign tmp_185_5_cast_fu_28197_p1 = reg_25534;

assign tmp_185_6_cast_fu_28720_p1 = reg_25538;

assign tmp_185_7_cast_fu_28882_p1 = reg_25534;

assign tmp_185_8_cast_fu_32491_p1 = reg_25538;

assign tmp_185_9_cast_fu_34476_p1 = reg_25538;

assign tmp_185_cast_fu_30626_p1 = reg_25538;

assign tmp_189_1_cast_fu_27556_p1 = reg_25534;

assign tmp_189_2_cast_fu_32888_p1 = reg_25538;

assign tmp_189_3_cast_fu_34873_p1 = reg_25538;

assign tmp_189_4_cast_fu_36858_p1 = reg_25538;

assign tmp_189_5_cast_fu_38843_p1 = reg_25538;

assign tmp_189_6_cast_fu_40846_p1 = reg_25538;

assign tmp_189_8_cast_fu_29525_p1 = reg_25538;

assign tmp_189_cast_fu_30903_p1 = reg_25538;

assign tmp_190_10_fu_28053_p2 = (tmp_196_4_cast_fu_28049_p1 - tmp_196_2_cast_reg_79565);

assign tmp_190_11_fu_28470_p2 = (tmp_196_5_cast_fu_28331_p1 - tmp_196_3_cast_reg_79593);

assign tmp_190_12_fu_28738_p2 = (tmp_196_6_cast_fu_28734_p1 - tmp_196_4_cast_reg_79620);

assign tmp_190_13_fu_29275_p2 = (tmp_196_7_cast_fu_29136_p1 - tmp_196_5_cast_reg_79648);

assign tmp_190_14_fu_30630_p2 = (tmp_185_cast_fu_30626_p1 - tmp_196_6_cast_reg_79674);

assign tmp_190_15_fu_30907_p2 = (tmp_196_9_cast_reg_79727 - tmp_189_cast_fu_30903_p1);

assign tmp_190_16_fu_29821_p2 = (tmp_196_cast_fu_29687_p1 - tmp_196_8_cast_reg_79716);

assign tmp_190_17_fu_30099_p2 = (tmp_196_10_cast_fu_29951_p1 - tmp_196_9_cast_reg_79727);

assign tmp_190_18_fu_30377_p2 = (tmp_196_11_cast_reg_79766 - tmp_196_cast_reg_79739);

assign tmp_190_19_fu_30654_p2 = (tmp_196_12_cast_reg_79783 - tmp_196_10_cast_reg_79755);

assign tmp_190_1_fu_27560_p2 = (tmp_185_1_cast_fu_27552_p1 - tmp_189_1_cast_fu_27556_p1);

assign tmp_190_20_fu_30931_p2 = (tmp_196_13_cast_reg_79795 - tmp_196_11_cast_reg_79766);

assign tmp_190_21_fu_31328_p2 = (tmp_196_14_cast_reg_79817 - tmp_196_12_cast_reg_79783);

assign tmp_190_22_fu_32495_p2 = (tmp_185_8_cast_fu_32491_p1 - tmp_196_13_cast_reg_79795);

assign tmp_190_23_fu_32892_p2 = (tmp_196_16_cast_reg_79870 - tmp_189_2_cast_fu_32888_p1);

assign tmp_190_24_fu_31725_p2 = (tmp_196_17_cast_reg_79882 - tmp_196_15_cast_reg_79846);

assign tmp_190_25_fu_32122_p2 = (tmp_196_18_cast_reg_79899 - tmp_196_16_cast_reg_79870);

assign tmp_190_26_fu_32519_p2 = (tmp_196_19_cast_reg_79911 - tmp_196_17_cast_reg_79882);

assign tmp_190_27_fu_32916_p2 = (tmp_196_20_cast_reg_79936 - tmp_196_18_cast_reg_79899);

assign tmp_190_28_fu_33313_p2 = (tmp_196_21_cast_reg_79948 - tmp_196_19_cast_reg_79911);

assign tmp_190_29_fu_33710_p2 = (tmp_196_22_cast_reg_79978 - tmp_196_20_cast_reg_79936);

assign tmp_190_2_fu_27594_p2 = (tmp_185_2_cast_fu_27590_p1 - tmp_164_cast_reg_79504);

assign tmp_190_30_fu_34480_p2 = (tmp_185_9_cast_fu_34476_p1 - tmp_196_21_cast_reg_79948);

assign tmp_190_31_fu_34877_p2 = (tmp_196_24_cast_reg_80015 - tmp_189_3_cast_fu_34873_p1);

assign tmp_190_32_fu_34107_p2 = (tmp_196_25_cast_reg_80027 - tmp_196_23_cast_reg_79999);

assign tmp_190_33_fu_34504_p2 = (tmp_196_26_cast_reg_80044 - tmp_196_24_cast_reg_80015);

assign tmp_190_34_fu_34901_p2 = (tmp_196_27_cast_reg_80056 - tmp_196_25_cast_reg_80027);

assign tmp_190_35_fu_35298_p2 = (tmp_196_28_cast_reg_80073 - tmp_196_26_cast_reg_80044);

assign tmp_190_36_fu_35695_p2 = (tmp_196_29_cast_reg_80085 - tmp_196_27_cast_reg_80056);

assign tmp_190_37_fu_36078_p2 = (tmp_196_30_cast_reg_80115 - tmp_196_28_cast_reg_80073);

assign tmp_190_38_fu_36465_p2 = (tmp_185_10_cast_fu_36461_p1 - tmp_196_29_cast_reg_80085);

assign tmp_190_39_fu_36862_p2 = (tmp_196_32_cast_reg_80152 - tmp_189_4_cast_fu_36858_p1);

assign tmp_190_3_fu_27756_p2 = (tmp_185_3_cast_fu_27752_p1 - tmp_185_1_cast_reg_79526);

assign tmp_190_40_fu_36489_p2 = (tmp_196_33_cast_reg_80164 - tmp_196_31_cast_reg_80136);

assign tmp_190_41_fu_36886_p2 = (tmp_196_34_cast_reg_80181 - tmp_196_32_cast_reg_80152);

assign tmp_190_42_fu_37283_p2 = (tmp_196_35_cast_reg_80193 - tmp_196_33_cast_reg_80164);

assign tmp_190_43_fu_37666_p2 = (tmp_196_36_cast_reg_80210 - tmp_196_34_cast_reg_80181);

assign tmp_190_44_fu_38049_p2 = (tmp_196_37_cast_reg_80227 - tmp_196_35_cast_reg_80193);

assign tmp_190_45_fu_38072_p2 = (tmp_196_38_cast_reg_80244 - tmp_196_36_cast_reg_80210);

assign tmp_190_46_fu_38459_p2 = (tmp_185_11_cast_fu_38455_p1 - tmp_196_37_cast_reg_80227);

assign tmp_190_47_fu_38847_p2 = (tmp_196_40_cast_reg_80289 - tmp_189_5_cast_fu_38843_p1);

assign tmp_190_48_fu_38871_p2 = (tmp_196_41_cast_reg_80301 - tmp_196_39_cast_reg_80273);

assign tmp_190_49_fu_39254_p2 = (tmp_196_42_cast_reg_80318 - tmp_196_40_cast_reg_80289);

assign tmp_190_4_fu_28039_p2 = (tmp_185_4_cast_fu_28035_p1 - tmp_185_2_cast_reg_79554);

assign tmp_190_50_fu_39637_p2 = (tmp_196_43_cast_reg_80335 - tmp_196_41_cast_reg_80301);

assign tmp_190_51_fu_39660_p2 = (tmp_196_44_cast_reg_80352 - tmp_196_42_cast_reg_80318);

assign tmp_190_52_fu_40043_p2 = (tmp_196_45_cast_reg_80369 - tmp_196_43_cast_reg_80335);

assign tmp_190_53_fu_40426_p2 = (tmp_196_46_cast_reg_80386 - tmp_196_44_cast_reg_80352);

assign tmp_190_54_fu_40453_p2 = (tmp_185_12_cast_fu_40449_p1 - tmp_196_45_cast_reg_80369);

assign tmp_190_55_fu_40850_p2 = (tmp_196_48_cast_reg_80417 - tmp_189_6_cast_fu_40846_p1);

assign tmp_190_56_fu_41242_p2 = (tmp_196_49_cast_reg_80433 - tmp_196_47_cast_reg_80402);

assign tmp_190_57_fu_41255_p2 = (tmp_196_50_cast_reg_80449 - tmp_196_48_cast_reg_80417);

assign tmp_190_58_fu_41646_p2 = (tmp_196_51_cast_reg_80465 - tmp_196_49_cast_reg_80433);

assign tmp_190_59_fu_42037_p2 = (tmp_196_52_cast_reg_80481 - tmp_196_50_cast_reg_80449);

assign tmp_190_5_fu_28201_p2 = (tmp_185_5_cast_fu_28197_p1 - tmp_185_3_cast_reg_79582);

assign tmp_190_60_fu_42050_p2 = (tmp_196_53_cast_reg_80497 - tmp_196_51_cast_reg_80465);

assign tmp_190_61_fu_42441_p2 = (tmp_196_54_cast_reg_80518 - tmp_196_52_cast_reg_80481);

assign tmp_190_62_fu_42063_p2 = (tmp_185_13_cast_fu_42059_p1 - tmp_196_53_cast_reg_80497);

assign tmp_190_6_fu_28724_p2 = (tmp_185_6_cast_fu_28720_p1 - tmp_185_4_cast_reg_79609);

assign tmp_190_7_fu_28886_p2 = (tmp_185_7_cast_fu_28882_p1 - tmp_185_5_cast_reg_79637);

assign tmp_190_8_fu_29529_p2 = (tmp_196_1_cast_reg_79542 - tmp_189_8_cast_fu_29525_p1);

assign tmp_190_9_fu_27608_p2 = (tmp_196_2_cast_fu_27604_p1 - tmp_175_cast_reg_79515);

assign tmp_190_s_fu_27905_p2 = (tmp_196_3_cast_fu_27886_p1 - tmp_196_1_cast_reg_79542);

assign tmp_196_10_cast_fu_29951_p1 = reg_25538;

assign tmp_196_11_cast_fu_29965_p1 = reg_25534;

assign tmp_196_12_cast_fu_30349_p1 = reg_25538;

assign tmp_196_13_cast_fu_30363_p1 = reg_25534;

assign tmp_196_14_cast_fu_30640_p1 = reg_25534;

assign tmp_196_15_cast_fu_30917_p1 = reg_25534;

assign tmp_196_16_cast_fu_31300_p1 = reg_25538;

assign tmp_196_17_cast_fu_31314_p1 = reg_25534;

assign tmp_196_18_cast_fu_31697_p1 = reg_25538;

assign tmp_196_19_cast_fu_31711_p1 = reg_25534;

assign tmp_196_1_cast_fu_27571_p1 = reg_25538;

assign tmp_196_20_cast_fu_32094_p1 = reg_25538;

assign tmp_196_21_cast_fu_32108_p1 = reg_25534;

assign tmp_196_22_cast_fu_32505_p1 = reg_25534;

assign tmp_196_23_cast_fu_32902_p1 = reg_25534;

assign tmp_196_24_cast_fu_33285_p1 = reg_25538;

assign tmp_196_25_cast_fu_33299_p1 = reg_25534;

assign tmp_196_26_cast_fu_33682_p1 = reg_25538;

assign tmp_196_27_cast_fu_33696_p1 = reg_25534;

assign tmp_196_28_cast_fu_34079_p1 = reg_25538;

assign tmp_196_29_cast_fu_34093_p1 = reg_25534;

assign tmp_196_2_cast_fu_27604_p1 = reg_25534;

assign tmp_196_30_cast_fu_34490_p1 = reg_25534;

assign tmp_196_31_cast_fu_34887_p1 = reg_25534;

assign tmp_196_32_cast_fu_35270_p1 = reg_25538;

assign tmp_196_33_cast_fu_35284_p1 = reg_25534;

assign tmp_196_34_cast_fu_35667_p1 = reg_25538;

assign tmp_196_35_cast_fu_35681_p1 = reg_25534;

assign tmp_196_36_cast_fu_36064_p1 = reg_25538;

assign tmp_196_37_cast_fu_36087_p1 = reg_25534;

assign tmp_196_38_cast_fu_36475_p1 = reg_25534;

assign tmp_196_39_cast_fu_36872_p1 = reg_25534;

assign tmp_196_3_cast_fu_27886_p1 = reg_25538;

assign tmp_196_40_cast_fu_37255_p1 = reg_25538;

assign tmp_196_41_cast_fu_37269_p1 = reg_25534;

assign tmp_196_42_cast_fu_37652_p1 = reg_25538;

assign tmp_196_43_cast_fu_37675_p1 = reg_25534;

assign tmp_196_44_cast_fu_38058_p1 = reg_25538;

assign tmp_196_45_cast_fu_38441_p1 = reg_25534;

assign tmp_196_46_cast_fu_38469_p1 = reg_26530;

assign tmp_196_47_cast_fu_38857_p1 = reg_25534;

assign tmp_196_48_cast_fu_39240_p1 = reg_25538;

assign tmp_196_49_cast_fu_39263_p1 = reg_25534;

assign tmp_196_4_cast_fu_28049_p1 = reg_25534;

assign tmp_196_50_cast_fu_39646_p1 = reg_25538;

assign tmp_196_51_cast_fu_40029_p1 = reg_25534;

assign tmp_196_52_cast_fu_40052_p1 = reg_25538;

assign tmp_196_53_cast_fu_40435_p1 = reg_26530;

assign tmp_196_54_cast_fu_40832_p1 = reg_25534;

assign tmp_196_55_cast_fu_40463_p1 = grp_fu_25196_p26;

assign tmp_196_56_cast_fu_40864_p1 = grp_fu_25250_p26;

assign tmp_196_57_cast_fu_40873_p1 = grp_fu_25196_p26;

assign tmp_196_58_cast_fu_41264_p1 = grp_fu_25250_p26;

assign tmp_196_59_cast_fu_41273_p1 = grp_fu_25196_p26;

assign tmp_196_5_cast_fu_28331_p1 = reg_25538;

assign tmp_196_60_cast_fu_41659_p1 = grp_fu_25250_p26;

assign tmp_196_61_cast_fu_41668_p1 = grp_fu_25196_p26;

assign tmp_196_62_cast_fu_42068_p1 = grp_fu_25196_p26;

assign tmp_196_6_cast_fu_28734_p1 = reg_25534;

assign tmp_196_7_cast_fu_29136_p1 = reg_25538;

assign tmp_196_8_cast_fu_29539_p1 = reg_25534;

assign tmp_196_9_cast_fu_29673_p1 = reg_25538;

assign tmp_196_cast_fu_29687_p1 = reg_25534;

assign tmp_200_1_cast_fu_27575_p1 = reg_25534;

assign tmp_200_2_cast_fu_27738_p1 = reg_25538;

assign tmp_200_3_cast_fu_27890_p1 = reg_25534;

assign tmp_200_4_cast_fu_28183_p1 = reg_25538;

assign tmp_200_5_cast_fu_28335_p1 = reg_25534;

assign tmp_200_6_cast_fu_28868_p1 = reg_25538;

assign tmp_200_7_cast_fu_29140_p1 = reg_25534;

assign tmp_201_10_fu_29955_p2 = (tmp_196_10_cast_fu_29951_p1 - tmp_185_2_cast_reg_79554);

assign tmp_201_11_fu_29969_p2 = (tmp_196_11_cast_fu_29965_p1 - tmp_185_3_cast_reg_79582);

assign tmp_201_12_fu_30353_p2 = (tmp_196_12_cast_fu_30349_p1 - tmp_185_4_cast_reg_79609);

assign tmp_201_13_fu_30367_p2 = (tmp_196_13_cast_fu_30363_p1 - tmp_185_5_cast_reg_79637);

assign tmp_201_14_fu_30644_p2 = (tmp_196_14_cast_fu_30640_p1 - tmp_185_6_cast_reg_79664);

assign tmp_201_15_fu_30921_p2 = (tmp_196_15_cast_fu_30917_p1 - tmp_175_cast_reg_79515);

assign tmp_201_16_fu_31304_p2 = (tmp_196_16_cast_fu_31300_p1 - tmp_196_1_cast_reg_79542);

assign tmp_201_17_fu_31318_p2 = (tmp_196_17_cast_fu_31314_p1 - tmp_196_2_cast_reg_79565);

assign tmp_201_18_fu_31701_p2 = (tmp_196_18_cast_fu_31697_p1 - tmp_196_3_cast_reg_79593);

assign tmp_201_19_fu_31715_p2 = (tmp_196_19_cast_fu_31711_p1 - tmp_196_4_cast_reg_79620);

assign tmp_201_1_fu_27579_p2 = (tmp_196_1_cast_fu_27571_p1 - tmp_200_1_cast_fu_27575_p1);

assign tmp_201_20_fu_32098_p2 = (tmp_196_20_cast_fu_32094_p1 - tmp_196_5_cast_reg_79648);

assign tmp_201_21_fu_32112_p2 = (tmp_196_21_cast_fu_32108_p1 - tmp_196_6_cast_reg_79674);

assign tmp_201_22_fu_32509_p2 = (tmp_196_22_cast_fu_32505_p1 - tmp_196_7_cast_reg_79696);

assign tmp_201_23_fu_32906_p2 = (tmp_196_23_cast_fu_32902_p1 - tmp_196_8_cast_reg_79716);

assign tmp_201_24_fu_33289_p2 = (tmp_196_24_cast_fu_33285_p1 - tmp_196_9_cast_reg_79727);

assign tmp_201_25_fu_33303_p2 = (tmp_196_25_cast_fu_33299_p1 - tmp_196_cast_reg_79739);

assign tmp_201_26_fu_33686_p2 = (tmp_196_26_cast_fu_33682_p1 - tmp_196_10_cast_reg_79755);

assign tmp_201_27_fu_33700_p2 = (tmp_196_27_cast_fu_33696_p1 - tmp_196_11_cast_reg_79766);

assign tmp_201_28_fu_34083_p2 = (tmp_196_28_cast_fu_34079_p1 - tmp_196_12_cast_reg_79783);

assign tmp_201_29_fu_34097_p2 = (tmp_196_29_cast_fu_34093_p1 - tmp_196_13_cast_reg_79795);

assign tmp_201_2_fu_27742_p2 = (tmp_196_2_cast_reg_79565 - tmp_200_2_cast_fu_27738_p1);

assign tmp_201_30_fu_34494_p2 = (tmp_196_30_cast_fu_34490_p1 - tmp_196_14_cast_reg_79817);

assign tmp_201_31_fu_34891_p2 = (tmp_196_31_cast_fu_34887_p1 - tmp_196_15_cast_reg_79846);

assign tmp_201_32_fu_35274_p2 = (tmp_196_32_cast_fu_35270_p1 - tmp_196_16_cast_reg_79870);

assign tmp_201_33_fu_35288_p2 = (tmp_196_33_cast_fu_35284_p1 - tmp_196_17_cast_reg_79882);

assign tmp_201_34_fu_35671_p2 = (tmp_196_34_cast_fu_35667_p1 - tmp_196_18_cast_reg_79899);

assign tmp_201_35_fu_35685_p2 = (tmp_196_35_cast_fu_35681_p1 - tmp_196_19_cast_reg_79911);

assign tmp_201_36_fu_36068_p2 = (tmp_196_36_cast_fu_36064_p1 - tmp_196_20_cast_reg_79936);

assign tmp_201_37_fu_36091_p2 = (tmp_196_37_cast_fu_36087_p1 - tmp_196_21_cast_reg_79948);

assign tmp_201_38_fu_36479_p2 = (tmp_196_38_cast_fu_36475_p1 - tmp_196_22_cast_reg_79978);

assign tmp_201_39_fu_36876_p2 = (tmp_196_39_cast_fu_36872_p1 - tmp_196_23_cast_reg_79999);

assign tmp_201_3_fu_27894_p2 = (tmp_196_3_cast_fu_27886_p1 - tmp_200_3_cast_fu_27890_p1);

assign tmp_201_40_fu_37259_p2 = (tmp_196_40_cast_fu_37255_p1 - tmp_196_24_cast_reg_80015);

assign tmp_201_41_fu_37273_p2 = (tmp_196_41_cast_fu_37269_p1 - tmp_196_25_cast_reg_80027);

assign tmp_201_42_fu_37656_p2 = (tmp_196_42_cast_fu_37652_p1 - tmp_196_26_cast_reg_80044);

assign tmp_201_43_fu_37679_p2 = (tmp_196_43_cast_fu_37675_p1 - tmp_196_27_cast_reg_80056);

assign tmp_201_44_fu_38062_p2 = (tmp_196_44_cast_fu_38058_p1 - tmp_196_28_cast_reg_80073);

assign tmp_201_45_fu_38445_p2 = (tmp_196_45_cast_fu_38441_p1 - tmp_196_29_cast_reg_80085);

assign tmp_201_46_fu_38473_p2 = (tmp_196_46_cast_fu_38469_p1 - tmp_196_30_cast_reg_80115);

assign tmp_201_47_fu_38861_p2 = (tmp_196_47_cast_fu_38857_p1 - tmp_196_31_cast_reg_80136);

assign tmp_201_48_fu_39244_p2 = (tmp_196_48_cast_fu_39240_p1 - tmp_196_32_cast_reg_80152);

assign tmp_201_49_fu_39267_p2 = (tmp_196_49_cast_fu_39263_p1 - tmp_196_33_cast_reg_80164);

assign tmp_201_4_fu_28187_p2 = (tmp_196_4_cast_reg_79620 - tmp_200_4_cast_fu_28183_p1);

assign tmp_201_50_fu_39650_p2 = (tmp_196_50_cast_fu_39646_p1 - tmp_196_34_cast_reg_80181);

assign tmp_201_51_fu_40033_p2 = (tmp_196_51_cast_fu_40029_p1 - tmp_196_35_cast_reg_80193);

assign tmp_201_52_fu_40056_p2 = (tmp_196_52_cast_fu_40052_p1 - tmp_196_36_cast_reg_80210);

assign tmp_201_53_fu_40439_p2 = (tmp_196_53_cast_fu_40435_p1 - tmp_196_37_cast_reg_80227);

assign tmp_201_54_fu_40836_p2 = (tmp_196_54_cast_fu_40832_p1 - tmp_196_38_cast_reg_80244);

assign tmp_201_55_fu_40467_p2 = (tmp_196_55_cast_fu_40463_p1 - tmp_196_39_cast_reg_80273);

assign tmp_201_56_fu_40868_p2 = (tmp_196_56_cast_fu_40864_p1 - tmp_196_40_cast_reg_80289);

assign tmp_201_57_fu_40877_p2 = (tmp_196_57_cast_fu_40873_p1 - tmp_196_41_cast_reg_80301);

assign tmp_201_58_fu_41268_p2 = (tmp_196_58_cast_fu_41264_p1 - tmp_196_42_cast_reg_80318);

assign tmp_201_59_fu_41277_p2 = (tmp_196_59_cast_fu_41273_p1 - tmp_196_43_cast_reg_80335);

assign tmp_201_5_fu_28339_p2 = (tmp_196_5_cast_fu_28331_p1 - tmp_200_5_cast_fu_28335_p1);

assign tmp_201_60_fu_41663_p2 = (tmp_196_60_cast_fu_41659_p1 - tmp_196_44_cast_reg_80352);

assign tmp_201_61_fu_41672_p2 = (tmp_196_61_cast_fu_41668_p1 - tmp_196_45_cast_reg_80369);

assign tmp_201_62_fu_42072_p2 = (tmp_196_62_cast_fu_42068_p1 - tmp_196_46_cast_reg_80386);

assign tmp_201_6_fu_28872_p2 = (tmp_196_6_cast_reg_79674 - tmp_200_6_cast_fu_28868_p1);

assign tmp_201_7_fu_29144_p2 = (tmp_196_7_cast_fu_29136_p1 - tmp_200_7_cast_fu_29140_p1);

assign tmp_201_8_fu_29543_p2 = (tmp_196_8_cast_fu_29539_p1 - tmp_189_1_cast_reg_79532);

assign tmp_201_9_fu_29677_p2 = (tmp_196_9_cast_fu_29673_p1 - tmp_164_cast_reg_79504);

assign tmp_201_s_fu_29691_p2 = (tmp_196_cast_fu_29687_p1 - tmp_185_1_cast_reg_79526);

assign tmp_230_fu_26868_p1 = indvar1_reg_21425[0:0];

assign tmp_231_fu_27258_p1 = indvar6_reg_21470[0:0];

assign tmp_232_fu_27222_p2 = ((next_urem_fu_27216_p2 < 12'd100) ? 1'b1 : 1'b0);

assign tmp_87_fu_27188_p1 = phi_urem_reg_21458;

assign tmp_90_fu_27522_p2 = (tmp_164_cast_fu_27514_p1 - tmp_169_cast_fu_27518_p1);

assign tmp_92_fu_27541_p2 = (tmp_175_cast_fu_27533_p1 - tmp_178_cast_fu_27537_p1);

assign tmp_cast_fu_26819_p1 = tmp_159_reg_59593_pp0_iter1_reg;

assign tmp_fu_26784_p1 = my_cur_px_estimate_p_reg_59554;

assign tmp_s_fu_26754_p1 = $signed(my_ref_patch_with_border_ptr);

always @ (posedge ap_clk) begin
    my_pos_addr_reg_59577[31:30] <= 2'b00;
    tmp_164_cast_reg_79504[8] <= 1'b0;
    tmp_175_cast_reg_79515[8] <= 1'b0;
    tmp_185_1_cast_reg_79526[8] <= 1'b0;
    tmp_189_1_cast_reg_79532[8] <= 1'b0;
    tmp_196_1_cast_reg_79542[8] <= 1'b0;
    tmp_185_2_cast_reg_79554[8] <= 1'b0;
    tmp_196_2_cast_reg_79565[8] <= 1'b0;
    tmp_185_3_cast_reg_79582[8] <= 1'b0;
    tmp_196_3_cast_reg_79593[8] <= 1'b0;
    tmp_185_4_cast_reg_79609[8] <= 1'b0;
    tmp_196_4_cast_reg_79620[8] <= 1'b0;
    tmp_185_5_cast_reg_79637[8] <= 1'b0;
    tmp_196_5_cast_reg_79648[8] <= 1'b0;
    tmp_185_6_cast_reg_79664[8] <= 1'b0;
    tmp_196_6_cast_reg_79674[8] <= 1'b0;
    tmp_196_7_cast_reg_79696[8] <= 1'b0;
    tmp_196_8_cast_reg_79716[8] <= 1'b0;
    tmp_196_9_cast_reg_79727[8] <= 1'b0;
    tmp_196_cast_reg_79739[8] <= 1'b0;
    tmp_196_10_cast_reg_79755[8] <= 1'b0;
    tmp_196_11_cast_reg_79766[8] <= 1'b0;
    tmp_196_12_cast_reg_79783[8] <= 1'b0;
    tmp_196_13_cast_reg_79795[8] <= 1'b0;
    tmp_196_14_cast_reg_79817[8] <= 1'b0;
    tmp_196_15_cast_reg_79846[8] <= 1'b0;
    tmp_196_16_cast_reg_79870[8] <= 1'b0;
    tmp_196_17_cast_reg_79882[8] <= 1'b0;
    tmp_196_18_cast_reg_79899[8] <= 1'b0;
    tmp_196_19_cast_reg_79911[8] <= 1'b0;
    tmp_196_20_cast_reg_79936[8] <= 1'b0;
    tmp_196_21_cast_reg_79948[8] <= 1'b0;
    tmp_196_22_cast_reg_79978[8] <= 1'b0;
    tmp_196_23_cast_reg_79999[8] <= 1'b0;
    tmp_196_24_cast_reg_80015[8] <= 1'b0;
    tmp_196_25_cast_reg_80027[8] <= 1'b0;
    tmp_196_26_cast_reg_80044[8] <= 1'b0;
    tmp_196_27_cast_reg_80056[8] <= 1'b0;
    tmp_196_28_cast_reg_80073[8] <= 1'b0;
    tmp_196_29_cast_reg_80085[8] <= 1'b0;
    tmp_196_30_cast_reg_80115[8] <= 1'b0;
    tmp_196_31_cast_reg_80136[8] <= 1'b0;
    tmp_196_32_cast_reg_80152[8] <= 1'b0;
    tmp_196_33_cast_reg_80164[8] <= 1'b0;
    tmp_196_34_cast_reg_80181[8] <= 1'b0;
    tmp_196_35_cast_reg_80193[8] <= 1'b0;
    tmp_196_36_cast_reg_80210[8] <= 1'b0;
    tmp_196_37_cast_reg_80227[8] <= 1'b0;
    tmp_196_38_cast_reg_80244[8] <= 1'b0;
    tmp_196_39_cast_reg_80273[8] <= 1'b0;
    tmp_196_40_cast_reg_80289[8] <= 1'b0;
    tmp_196_41_cast_reg_80301[8] <= 1'b0;
    tmp_196_42_cast_reg_80318[8] <= 1'b0;
    tmp_196_43_cast_reg_80335[8] <= 1'b0;
    tmp_196_44_cast_reg_80352[8] <= 1'b0;
    tmp_196_45_cast_reg_80369[8] <= 1'b0;
    tmp_196_46_cast_reg_80386[8] <= 1'b0;
    tmp_196_47_cast_reg_80402[8] <= 1'b0;
    tmp_196_48_cast_reg_80417[8] <= 1'b0;
    tmp_196_49_cast_reg_80433[8] <= 1'b0;
    tmp_196_50_cast_reg_80449[8] <= 1'b0;
    tmp_196_51_cast_reg_80465[8] <= 1'b0;
    tmp_196_52_cast_reg_80481[8] <= 1'b0;
    tmp_196_53_cast_reg_80497[8] <= 1'b0;
    tmp_196_54_cast_reg_80518[8] <= 1'b0;
end

endmodule //batch_align2D_region
