$date
	Sat Jun 28 22:27:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! dout $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
z$
0#
0"
x!
$end
#5
bx0 %
1"
#10
0"
1#
#15
bx01 %
1"
#20
0"
0#
#25
bx010 %
1"
#30
0"
1#
#35
0!
b101 %
1"
#40
0"
#45
1!
b1011 %
1"
#50
0"
0#
#55
0!
b110 %
1"
#60
0"
#65
1!
b1100 %
1"
#70
0"
1#
#75
b1001 %
1"
#80
0"
#85
0!
b11 %
1"
#90
0"
#95
b111 %
1"
#100
0"
#105
1!
b1111 %
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
