// Seed: 199228211
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    output wire id_8,
    output wor id_9,
    output wor id_10,
    output supply0 id_11,
    input tri1 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    output tri1 id_17
);
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    output tri0 id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_6,
      id_7,
      id_1,
      id_1,
      id_5,
      id_5,
      id_6,
      id_4,
      id_7,
      id_7,
      id_7,
      id_4,
      id_2,
      id_4,
      id_4,
      id_3,
      id_5,
      id_7
  );
endmodule
