<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="prio_encoder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/prio_encoder_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/prio_encoder_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prio_encoder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="prio_encoder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="prio_encoder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="prio_encoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prio_encoder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="prio_encoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="prio_encoder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="prio_encoder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="prio_encoder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="prio_encoder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="prio_encoder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prio_encoder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="prio_encoder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="prio_encoder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="prio_encoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="prio_encoder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="prio_encoder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="prio_encoder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prio_encoder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="prio_encoder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="prio_encoder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="prio_encoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prio_encoder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prio_encoder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prio_encoder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="prio_encoder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prio_encoder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prio_encoder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="prio_encoder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="prio_encoder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prio_encoder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prio_encoder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="prio_encoder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="prio_encoder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prio_encoder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prio_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prio_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="prio_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prio_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1552027839" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1552027839">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1552030933" xil_pn:in_ck="6621477181952815176" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1552030933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="prio_encoder.vhd"/>
      <outfile xil_pn:name="prio_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552030767" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8879141655012221935" xil_pn:start_ts="1552030767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552030767" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7530869842220846221" xil_pn:start_ts="1552030767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027839" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8844426178956284332" xil_pn:start_ts="1552027839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552030933" xil_pn:in_ck="6621477181952815176" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1552030933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="prio_encoder.vhd"/>
      <outfile xil_pn:name="prio_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1552030942" xil_pn:in_ck="6621477181952815176" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9036411734293359652" xil_pn:start_ts="1552030933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="prio_tb_beh.prj"/>
      <outfile xil_pn:name="prio_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1552030942" xil_pn:in_ck="-6385815175719304450" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="244047961379528103" xil_pn:start_ts="1552030942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="prio_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1903107056986526236" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8844426178956284332" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6136106155106526534" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027480" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1438697419081883254" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552027495" xil_pn:in_ck="-5955415015162403671" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8343993566018263017" xil_pn:start_ts="1552027480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="prio_encoder.lso"/>
      <outfile xil_pn:name="prio_encoder.ngc"/>
      <outfile xil_pn:name="prio_encoder.ngr"/>
      <outfile xil_pn:name="prio_encoder.prj"/>
      <outfile xil_pn:name="prio_encoder.stx"/>
      <outfile xil_pn:name="prio_encoder.syr"/>
      <outfile xil_pn:name="prio_encoder.xst"/>
      <outfile xil_pn:name="prio_encoder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1552029413" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4472604186033971441" xil_pn:start_ts="1552029412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552029433" xil_pn:in_ck="-5955415015162412417" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5827007457285269117" xil_pn:start_ts="1552029421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="prio_encoder.bld"/>
      <outfile xil_pn:name="prio_encoder.ngd"/>
      <outfile xil_pn:name="prio_encoder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1552029481" xil_pn:in_ck="-5955415015162412416" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1552029433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="prio_encoder.pcf"/>
      <outfile xil_pn:name="prio_encoder_map.map"/>
      <outfile xil_pn:name="prio_encoder_map.mrp"/>
      <outfile xil_pn:name="prio_encoder_map.ncd"/>
      <outfile xil_pn:name="prio_encoder_map.ngm"/>
      <outfile xil_pn:name="prio_encoder_map.xrpt"/>
      <outfile xil_pn:name="prio_encoder_summary.xml"/>
      <outfile xil_pn:name="prio_encoder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1552029518" xil_pn:in_ck="-2166925381602799207" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1552029481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="prio_encoder.ncd"/>
      <outfile xil_pn:name="prio_encoder.pad"/>
      <outfile xil_pn:name="prio_encoder.par"/>
      <outfile xil_pn:name="prio_encoder.ptwx"/>
      <outfile xil_pn:name="prio_encoder.unroutes"/>
      <outfile xil_pn:name="prio_encoder.xpi"/>
      <outfile xil_pn:name="prio_encoder_pad.csv"/>
      <outfile xil_pn:name="prio_encoder_pad.txt"/>
      <outfile xil_pn:name="prio_encoder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1552029757" xil_pn:in_ck="-5955415015162412548" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1552029745">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="prio_encoder.bgn"/>
      <outfile xil_pn:name="prio_encoder.ut"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1552029518" xil_pn:in_ck="-5955415015162412548" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1552029503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="prio_encoder.twr"/>
      <outfile xil_pn:name="prio_encoder.twx"/>
    </transform>
    <transform xil_pn:end_ts="1552029419" xil_pn:in_ck="-5955415015162412417" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3572943375295295315" xil_pn:start_ts="1552029413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/prio_encoder_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/prio_encoder_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
