=====
SETUP
-2.452
10.030
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.937
SPI_MCP3202/n293_s7
6.758
7.790
SPI_MCP3202/n293_s5
8.600
9.661
SPI_MCP3202/r_DATA_8_s0
10.030
=====
SETUP
-1.953
9.531
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.937
SPI_MCP3202/n293_s7
6.758
7.790
SPI_MCP3202/n297_s5
7.801
8.827
SPI_MCP3202/r_DATA_4_s0
9.531
=====
SETUP
-1.902
9.480
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.917
SPI_MCP3202/n294_s6
6.342
7.374
SPI_MCP3202/n294_s5
8.518
9.143
SPI_MCP3202/r_DATA_7_s0
9.480
=====
SETUP
-1.337
8.588
7.251
SPI_MCP3202/sample_counter_9_s0
0.244
0.702
SPI_MCP3202/n297_s6
2.175
2.977
SPI_MCP3202/n304_s8
3.398
4.497
SPI_MCP3202/n304_s7
5.956
6.582
SPI_MCP3202/n304_s6
7.556
8.588
SPI_MCP3202/r_STATE_0_s2
8.588
=====
SETUP
-1.172
8.750
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.917
SPI_MCP3202/n294_s6
6.342
7.368
SPI_MCP3202/n295_s7
7.789
8.414
SPI_MCP3202/r_DATA_6_s0
8.750
=====
SETUP
-1.106
8.358
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.856
2.955
SPI_MCP3202/n12_s5
3.797
4.422
SPI_MCP3202/n257_s6
4.849
5.948
SPI_MCP3202/n257_s5
7.259
8.358
SPI_MCP3202/r_MOSI_s1
8.358
=====
SETUP
-1.015
8.267
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.856
2.955
SPI_MCP3202/n12_s5
3.797
4.422
SPI_MCP3202/n257_s6
4.849
5.910
SPI_MCP3202/n303_s10
6.335
7.434
SPI_MCP3202/n303_s6
7.445
8.267
SPI_MCP3202/r_STATE_1_s1
8.267
=====
SETUP
-0.773
8.351
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.937
SPI_MCP3202/n296_s5
6.762
7.564
SPI_MCP3202/r_DATA_5_s0
8.351
=====
SETUP
-0.498
7.749
7.251
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_0_s3
6.717
7.749
SPI_MCP3202/sample_counter_0_s1
7.749
=====
SETUP
-0.323
7.901
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.937
SPI_MCP3202/n298_s5
6.762
7.564
SPI_MCP3202/r_DATA_3_s0
7.901
=====
SETUP
-0.182
7.434
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.856
2.955
SPI_MCP3202/n12_s5
3.797
4.422
SPI_MCP3202/n257_s6
4.849
5.910
SPI_MCP3202/r_CS_s14
6.335
7.434
SPI_MCP3202/r_CS_s10
7.434
=====
SETUP
0.041
7.537
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n290_s6
5.115
5.937
SPI_MCP3202/n291_s5
5.948
6.750
SPI_MCP3202/r_DATA_10_s0
7.537
=====
SETUP
0.041
7.537
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n290_s6
5.115
5.937
SPI_MCP3202/n290_s5
5.948
6.750
SPI_MCP3202/r_DATA_11_s0
7.537
=====
SETUP
0.098
7.480
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
3.026
4.125
SPI_MCP3202/n292_s7
5.115
5.917
SPI_MCP3202/n292_s5
6.342
7.144
SPI_MCP3202/r_DATA_9_s0
7.480
=====
SETUP
0.103
7.505
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_11_s0
7.505
=====
SETUP
0.103
7.505
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_4_s0
7.505
=====
SETUP
0.103
7.505
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_5_s0
7.505
=====
SETUP
0.103
7.505
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_7_s0
7.505
=====
SETUP
0.103
7.505
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_9_s0
7.505
=====
SETUP
0.103
7.505
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_10_s0
7.505
=====
SETUP
0.108
7.500
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_6_s0
7.500
=====
SETUP
0.108
7.500
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_8_s0
7.500
=====
SETUP
0.205
7.403
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.706
2.805
SPI_MCP3202/n32_s3
3.620
4.652
SPI_MCP3202/n32_s2
4.657
5.479
SPI_MCP3202/n32_s4
5.485
6.287
SPI_MCP3202/sample_counter_3_s0
7.403
=====
SETUP
0.255
6.996
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.856
2.955
SPI_MCP3202/n12_s5
3.797
4.422
SPI_MCP3202/n9_s5
4.849
5.948
SPI_MCP3202/n7_s2
5.964
6.996
SPI_MCP3202/sample_counter_11_s0
6.996
=====
SETUP
0.255
6.996
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.856
2.955
SPI_MCP3202/n12_s5
3.797
4.422
SPI_MCP3202/n9_s5
4.849
5.948
SPI_MCP3202/n9_s3
5.964
6.996
SPI_MCP3202/sample_counter_9_s0
6.996
=====
HOLD
-0.685
0.374
1.059
n432_s1
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.123
2.431
2.308
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.431
=====
HOLD
0.123
2.431
2.308
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
2.431
=====
HOLD
0.123
2.431
2.308
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
2.431
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.373
1.432
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.432
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.474
=====
HOLD
0.416
1.474
1.059
sample_13_s0
0.185
0.518
audio_sample_word0[1]_13_s0
1.474
=====
HOLD
0.417
1.476
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.476
=====
HOLD
0.419
1.478
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.478
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_15_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_12_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_4_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_10_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_4_s
1.594
