{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 02:55:52 2018 " "Info: Processing started: Mon Oct 22 02:55:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Main " "Info: Assuming node \"CLK_Main\" is an undefined clock" {  } { { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Main" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "divergentblock:inst26\|16dmux:inst\|28 " "Info: Detected gated clock \"divergentblock:inst26\|16dmux:inst\|28\" as buffer" {  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 760 464 528 832 "28" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|16dmux:inst\|28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divergentblock:inst26\|16dmux:inst\|31 " "Info: Detected gated clock \"divergentblock:inst26\|16dmux:inst\|31\" as buffer" {  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 976 464 528 1048 "31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|16dmux:inst\|31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divergentblock:inst26\|74163:inst1\|f74163:sub\|111 " "Info: Detected ripple clock \"divergentblock:inst26\|74163:inst1\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|74163:inst1\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divergentblock:inst26\|74163:inst1\|f74163:sub\|34 " "Info: Detected ripple clock \"divergentblock:inst26\|74163:inst1\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|74163:inst1\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divergentblock:inst26\|74163:inst1\|f74163:sub\|122 " "Info: Detected ripple clock \"divergentblock:inst26\|74163:inst1\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|74163:inst1\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divergentblock:inst26\|74163:inst1\|f74163:sub\|134 " "Info: Detected ripple clock \"divergentblock:inst26\|74163:inst1\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|74163:inst1\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divergentblock:inst26\|16dmux:inst\|29 " "Info: Detected gated clock \"divergentblock:inst26\|16dmux:inst\|29\" as buffer" {  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 832 464 528 904 "29" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divergentblock:inst26\|16dmux:inst\|29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_Main register register divergentblock:inst26\|74163:inst1\|f74163:sub\|122 divergentblock:inst26\|74163:inst1\|f74163:sub\|111 422.12 MHz Internal " "Info: Clock \"CLK_Main\" Internal fmax is restricted to 422.12 MHz between source register \"divergentblock:inst26\|74163:inst1\|f74163:sub\|122\" and destination register \"divergentblock:inst26\|74163:inst1\|f74163:sub\|111\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.841 ns + Longest register register " "Info: + Longest register to register delay is 1.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|122 1 REG LC_X1_Y13_N2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N2; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.366 ns) 0.812 ns divergentblock:inst26\|16dmux:inst\|22 2 COMB LC_X1_Y13_N6 3 " "Info: 2: + IC(0.446 ns) + CELL(0.366 ns) = 0.812 ns; Loc. = LC_X1_Y13_N6; Fanout = 3; COMB Node = 'divergentblock:inst26\|16dmux:inst\|22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|22 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 472 464 528 544 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.539 ns) 1.841 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|111 3 REG LC_X1_Y13_N1 12 " "Info: 3: + IC(0.490 ns) + CELL(0.539 ns) = 1.841 ns; Loc. = LC_X1_Y13_N1; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { divergentblock:inst26|16dmux:inst|22 divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.905 ns ( 49.16 % ) " "Info: Total cell delay = 0.905 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 50.84 % ) " "Info: Total interconnect delay = 0.936 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|22 divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.841 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|22 {} divergentblock:inst26|74163:inst1|f74163:sub|111 {} } { 0.000ns 0.446ns 0.490ns } { 0.000ns 0.366ns 0.539ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Main destination 3.040 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Main\" to destination register is 3.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK_Main 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK_Main'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Main } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.542 ns) 3.040 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|111 2 REG LC_X1_Y13_N1 12 " "Info: 2: + IC(1.670 ns) + CELL(0.542 ns) = 3.040 ns; Loc. = LC_X1_Y13_N1; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.07 % ) " "Info: Total cell delay = 1.370 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.670 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.040 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 1.670ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Main source 3.040 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Main\" to source register is 3.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK_Main 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK_Main'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Main } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.542 ns) 3.040 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|122 2 REG LC_X1_Y13_N2 12 " "Info: 2: + IC(1.670 ns) + CELL(0.542 ns) = 3.040 ns; Loc. = LC_X1_Y13_N2; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.07 % ) " "Info: Total cell delay = 1.370 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.670 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.040 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.670ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.040 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 1.670ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.040 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.670ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|22 divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.841 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|22 {} divergentblock:inst26|74163:inst1|f74163:sub|111 {} } { 0.000ns 0.446ns 0.490ns } { 0.000ns 0.366ns 0.539ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.040 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 1.670ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.040 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.670ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { divergentblock:inst26|74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { divergentblock:inst26|74163:inst1|f74163:sub|111 {} } {  } {  } "" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] pin_name3\[3\] CLK_Main -0.753 ns register " "Info: tsu for register \"CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"pin_name3\[3\]\", clock pin = \"CLK_Main\") is -0.753 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.222 ns + Longest pin register " "Info: + Longest pin to register delay is 6.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pin_name3\[3\] 1 PIN PIN_E17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E17; Fanout = 3; PIN Node = 'pin_name3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[3] } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.912 ns) + CELL(0.223 ns) 6.222 ns CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LC_X13_Y2_N2 1 " "Info: 2: + IC(4.912 ns) + CELL(0.223 ns) = 6.222 ns; Loc. = LC_X13_Y2_N2; Fanout = 1; REG Node = 'CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { pin_name3[3] CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 21.05 % ) " "Info: Total cell delay = 1.310 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.912 ns ( 78.95 % ) " "Info: Total interconnect delay = 4.912 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { pin_name3[3] CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.222 ns" { pin_name3[3] {} pin_name3[3]~out0 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.912ns } { 0.000ns 1.087ns 0.223ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Main destination 6.985 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Main\" to destination register is 6.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK_Main 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK_Main'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Main } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.698 ns) 3.196 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|122 2 REG LC_X1_Y13_N2 12 " "Info: 2: + IC(1.670 ns) + CELL(0.698 ns) = 3.196 ns; Loc. = LC_X1_Y13_N2; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.075 ns) 3.705 ns divergentblock:inst26\|16dmux:inst\|29 3 COMB LC_X1_Y13_N5 9 " "Info: 3: + IC(0.434 ns) + CELL(0.075 ns) = 3.705 ns; Loc. = LC_X1_Y13_N5; Fanout = 9; COMB Node = 'divergentblock:inst26\|16dmux:inst\|29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|29 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 832 464 528 904 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.738 ns) + CELL(0.542 ns) 6.985 ns CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LC_X13_Y2_N2 1 " "Info: 4: + IC(2.738 ns) + CELL(0.542 ns) = 6.985 ns; Loc. = LC_X13_Y2_N2; Fanout = 1; REG Node = 'CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { divergentblock:inst26|16dmux:inst|29 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.143 ns ( 30.68 % ) " "Info: Total cell delay = 2.143 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.842 ns ( 69.32 % ) " "Info: Total interconnect delay = 4.842 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|29 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|29 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.670ns 0.434ns 2.738ns } { 0.000ns 0.828ns 0.698ns 0.075ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { pin_name3[3] CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.222 ns" { pin_name3[3] {} pin_name3[3]~out0 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.912ns } { 0.000ns 1.087ns 0.223ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|29 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|29 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.670ns 0.434ns 2.738ns } { 0.000ns 0.828ns 0.698ns 0.075ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Main TEST_ADD\[3\] CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] 14.994 ns register " "Info: tco from clock \"CLK_Main\" to destination pin \"TEST_ADD\[3\]\" through register \"CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 14.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Main source 7.820 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Main\" to source register is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK_Main 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK_Main'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Main } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.698 ns) 3.196 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|122 2 REG LC_X1_Y13_N2 12 " "Info: 2: + IC(1.670 ns) + CELL(0.698 ns) = 3.196 ns; Loc. = LC_X1_Y13_N2; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 4.007 ns divergentblock:inst26\|16dmux:inst\|31 3 COMB LC_X1_Y13_N8 10 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 4.007 ns; Loc. = LC_X1_Y13_N8; Fanout = 10; COMB Node = 'divergentblock:inst26\|16dmux:inst\|31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|31 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 976 464 528 1048 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.271 ns) + CELL(0.542 ns) 7.820 ns CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] 4 REG LC_X9_Y6_N8 8 " "Info: 4: + IC(3.271 ns) + CELL(0.542 ns) = 7.820 ns; Loc. = LC_X9_Y6_N8; Fanout = 8; REG Node = 'CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { divergentblock:inst26|16dmux:inst|31 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 31.13 % ) " "Info: Total cell delay = 2.434 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.386 ns ( 68.87 % ) " "Info: Total interconnect delay = 5.386 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|31 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|31 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.670ns 0.445ns 3.271ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.018 ns + Longest register pin " "Info: + Longest register to pin delay is 7.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LC_X9_Y6_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N8; Fanout = 8; REG Node = 'CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.280 ns) 1.315 ns CONTROL_DEVICE:inst36\|busmux:inst9\|lpm_mux:\$00000\|mux_cgc:auto_generated\|result_node\[3\]~8 2 COMB LC_X8_Y5_N9 1 " "Info: 2: + IC(1.035 ns) + CELL(0.280 ns) = 1.315 ns; Loc. = LC_X8_Y5_N9; Fanout = 1; COMB Node = 'CONTROL_DEVICE:inst36\|busmux:inst9\|lpm_mux:\$00000\|mux_cgc:auto_generated\|result_node\[3\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8 } "NODE_NAME" } } { "db/mux_cgc.tdf" "" { Text "C:/altera/91/quartus/db/mux_cgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.280 ns) 1.908 ns CONTROL_DEVICE:inst36\|busmux:inst9\|lpm_mux:\$00000\|mux_cgc:auto_generated\|result_node\[3\]~9 3 COMB LC_X8_Y5_N4 1 " "Info: 3: + IC(0.313 ns) + CELL(0.280 ns) = 1.908 ns; Loc. = LC_X8_Y5_N4; Fanout = 1; COMB Node = 'CONTROL_DEVICE:inst36\|busmux:inst9\|lpm_mux:\$00000\|mux_cgc:auto_generated\|result_node\[3\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8 CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9 } "NODE_NAME" } } { "db/mux_cgc.tdf" "" { Text "C:/altera/91/quartus/db/mux_cgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(2.404 ns) 7.018 ns TEST_ADD\[3\] 4 PIN PIN_C16 0 " "Info: 4: + IC(2.706 ns) + CELL(2.404 ns) = 7.018 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'TEST_ADD\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.110 ns" { CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9 TEST_ADD[3] } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 42.23 % ) " "Info: Total cell delay = 2.964 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 57.77 % ) " "Info: Total interconnect delay = 4.054 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8 CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9 TEST_ADD[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] {} CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8 {} CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9 {} TEST_ADD[3] {} } { 0.000ns 1.035ns 0.313ns 2.706ns } { 0.000ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|31 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|31 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.670ns 0.445ns 3.271ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8 CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9 TEST_ADD[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] {} CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8 {} CONTROL_DEVICE:inst36|busmux:inst9|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9 {} TEST_ADD[3] {} } { 0.000ns 1.035ns 0.313ns 2.706ns } { 0.000ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] pin_name3\[6\] CLK_Main 2.859 ns register " "Info: th for register \"CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"pin_name3\[6\]\", clock pin = \"CLK_Main\") is 2.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Main destination 7.827 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Main\" to destination register is 7.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK_Main 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK_Main'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Main } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.698 ns) 3.196 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|122 2 REG LC_X1_Y13_N2 12 " "Info: 2: + IC(1.670 ns) + CELL(0.698 ns) = 3.196 ns; Loc. = LC_X1_Y13_N2; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 4.007 ns divergentblock:inst26\|16dmux:inst\|31 3 COMB LC_X1_Y13_N8 10 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 4.007 ns; Loc. = LC_X1_Y13_N8; Fanout = 10; COMB Node = 'divergentblock:inst26\|16dmux:inst\|31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|31 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 976 464 528 1048 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.278 ns) + CELL(0.542 ns) 7.827 ns CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LC_X8_Y5_N6 1 " "Info: 4: + IC(3.278 ns) + CELL(0.542 ns) = 7.827 ns; Loc. = LC_X8_Y5_N6; Fanout = 1; REG Node = 'CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.820 ns" { divergentblock:inst26|16dmux:inst|31 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 31.10 % ) " "Info: Total cell delay = 2.434 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.393 ns ( 68.90 % ) " "Info: Total interconnect delay = 5.393 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.827 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|31 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.827 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|31 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.670ns 0.445ns 3.278ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.068 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pin_name3\[6\] 1 PIN PIN_V15 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_V15; Fanout = 3; PIN Node = 'pin_name3\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[6] } "NODE_NAME" } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.896 ns) + CELL(0.085 ns) 5.068 ns CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X8_Y5_N6 1 " "Info: 2: + IC(3.896 ns) + CELL(0.085 ns) = 5.068 ns; Loc. = LC_X8_Y5_N6; Fanout = 1; REG Node = 'CONTROL_DEVICE:inst36\|Get_Command:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.981 ns" { pin_name3[6] CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 23.13 % ) " "Info: Total cell delay = 1.172 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 76.87 % ) " "Info: Total interconnect delay = 3.896 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { pin_name3[6] CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { pin_name3[6] {} pin_name3[6]~out0 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.896ns } { 0.000ns 1.087ns 0.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.827 ns" { CLK_Main divergentblock:inst26|74163:inst1|f74163:sub|122 divergentblock:inst26|16dmux:inst|31 CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.827 ns" { CLK_Main {} CLK_Main~out0 {} divergentblock:inst26|74163:inst1|f74163:sub|122 {} divergentblock:inst26|16dmux:inst|31 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.670ns 0.445ns 3.278ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { pin_name3[6] CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { pin_name3[6] {} pin_name3[6]~out0 {} CONTROL_DEVICE:inst36|Get_Command:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.896ns } { 0.000ns 1.087ns 0.085ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 02:55:52 2018 " "Info: Processing ended: Mon Oct 22 02:55:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
